Fitter report for JK02FPGA
Thu Nov 22 18:52:42 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Incremental Compilation LogicLock Region Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. LogicLock Region Resource Usage
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Other Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 22 18:52:42 2018            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; JK02FPGA                                         ;
; Top-level Entity Name              ; JK02FPGA                                         ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6E22C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 1,844 / 6,272 ( 29 % )                           ;
;     Total combinational functions  ; 1,144 / 6,272 ( 18 % )                           ;
;     Dedicated logic registers      ; 1,497 / 6,272 ( 24 % )                           ;
; Total registers                    ; 1497                                             ;
; Total pins                         ; 34 / 92 ( 37 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 184,320 / 276,480 ( 67 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                   ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                   ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; ADC_nRST      ; Missing drive strength and slew rate ;
; ADC_SPInCS    ; Missing drive strength and slew rate ;
; ADC_SPICLK    ; Missing drive strength and slew rate ;
; ADC_SPISDI    ; Missing drive strength and slew rate ;
; DSP_SPI_FDOUT ; Missing drive strength and slew rate ;
; DAC_CLK       ; Missing drive strength and slew rate ;
; DAC_SPIOUT    ; Missing drive strength and slew rate ;
; DAC_NCS       ; Missing drive strength and slew rate ;
; artDIR        ; Missing drive strength and slew rate ;
; artData[7]    ; Missing drive strength and slew rate ;
; artData[6]    ; Missing drive strength and slew rate ;
; artData[5]    ; Missing drive strength and slew rate ;
; artData[4]    ; Missing drive strength and slew rate ;
; artData[3]    ; Missing drive strength and slew rate ;
; artData[2]    ; Missing drive strength and slew rate ;
; artData[1]    ; Missing drive strength and slew rate ;
; artData[0]    ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2784 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2784 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                     ;
+------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------+
; Partition Name                     ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                           ;
+------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------+
; Top                                ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                    ;
; sld_hub:auto_hub                   ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                   ;
; sld_signaltap:auto_signaltap_0     ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0     ;
; sld_signaltap:auto_signaltap_PC104 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_PC104 ;
; hard_block:auto_generated_inst     ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst     ;
+------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                 ;
+------------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                     ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+------------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                                ; 463     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub                   ; 284     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0     ; 630     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_PC104 ; 1394    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst     ; 13      ; 0                 ; N/A                     ; Source File       ;
+------------------------------------+---------+-------------------+-------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation LogicLock Region Preservation                                                                                               ;
+------------------------+------------+------------------+-----------------+------------------+------------------+-----------------+------------------+
; Region Name            ; Partitions ; Requested Origin ; Requested Width ; Requested Height ; Effective Origin ; Effective Width ; Effective Height ;
+------------------------+------------+------------------+-----------------+------------------+------------------+-----------------+------------------+
; ARTCOM:inst4           ; Top        ; Floating         ; Auto            ; Auto             ; Floating         ; Auto            ; Auto             ;
; D_F_SPI:inst1          ; Top        ; Floating         ; Auto            ; Auto             ; Floating         ; Auto            ; Auto             ;
; FPGA_ADC:inst2         ; Top        ; Floating         ; Auto            ; Auto             ; Floating         ; Auto            ; Auto             ;
; FPGA_DAC:inst3         ; Top        ; Floating         ; Auto            ; Auto             ; Floating         ; Auto            ; Auto             ;
; ShiftWindowFilter:inst ; Top        ; Floating         ; Auto            ; Auto             ; Floating         ; Auto            ; Auto             ;
+------------------------+------------+------------------+-----------------+------------------+------------------+-----------------+------------------+
Note: The effective origin and size are the region properties taking into account any post-fit logic assigned to the LogicLock region.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/FPGAprj/JK02ABT20181121/output_files/JK02FPGA.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,844 / 6,272 ( 29 % )     ;
;     -- Combinational with no register       ; 347                        ;
;     -- Register only                        ; 700                        ;
;     -- Combinational with a register        ; 797                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 610                        ;
;     -- 3 input functions                    ; 260                        ;
;     -- <=2 input functions                  ; 274                        ;
;     -- Register only                        ; 700                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1011                       ;
;     -- arithmetic mode                      ; 133                        ;
;                                             ;                            ;
; Total registers*                            ; 1,497 / 6,684 ( 22 % )     ;
;     -- Dedicated logic registers            ; 1,497 / 6,272 ( 24 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 161 / 392 ( 41 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 34 / 92 ( 37 % )           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 5                          ;
; M9Ks                                        ; 23 / 30 ( 77 % )           ;
; Total block memory bits                     ; 184,320 / 276,480 ( 67 % ) ;
; Total block memory implementation bits      ; 211,968 / 276,480 ( 77 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 5 / 10 ( 50 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%               ;
; Peak interconnect usage (total/H/V)         ; 11% / 11% / 11%            ;
; Maximum fan-out                             ; 695                        ;
; Highest non-global fan-out                  ; 227                        ;
; Total fan-out                               ; 9705                       ;
; Average fan-out                             ; 2.98                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LogicLock Region Resource Usage                                                                                                                                           ;
+---------------------------------------------+----------------------+------------------+--------------------+------------------+------------------+------------------------+
; Statistic                                   ; Root Region          ; ARTCOM:inst4     ; D_F_SPI:inst1      ; FPGA_ADC:inst2   ; FPGA_DAC:inst3   ; ShiftWindowFilter:inst ;
+---------------------------------------------+----------------------+------------------+--------------------+------------------+------------------+------------------------+
; Difficulty Clustering Region                ; Low                  ; Low              ; Low                ; Low              ; Low              ; Low                    ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Total logic elements                        ; 1557 / 6272 ( 25 % ) ; 33 / 64 ( 52 % ) ; 113 / 128 ( 88 % ) ; 85 / 96 ( 89 % ) ; 45 / 64 ( 70 % ) ; 11 / 16 ( 69 % )       ;
;     -- Combinational with no register       ; 255                  ; 8                ; 20                 ; 33               ; 30               ; 1                      ;
;     -- Register only                        ; 593                  ; 24               ; 58                 ; 16               ; 0                ; 9                      ;
;     -- Combinational with a register        ; 709                  ; 1                ; 35                 ; 36               ; 15               ; 1                      ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Logic element usage by number of LUT inputs ;                      ;                  ;                    ;                  ;                  ;                        ;
;     -- 4 input functions                    ; 489                  ; 6                ; 38                 ; 44               ; 33               ; 0                      ;
;     -- 3 input functions                    ; 235                  ; 2                ; 4                  ; 11               ; 8                ; 0                      ;
;     -- <=2 input functions                  ; 240                  ; 1                ; 13                 ; 14               ; 4                ; 2                      ;
;     -- Register only                        ; 593                  ; 24               ; 58                 ; 16               ; 0                ; 9                      ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Logic elements by mode                      ;                      ;                  ;                    ;                  ;                  ;                        ;
;     -- normal mode                          ; 847                  ; 9                ; 47                 ; 61               ; 45               ; 2                      ;
;     -- arithmetic mode                      ; 117                  ; 0                ; 8                  ; 8                ; 0                ; 0                      ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Total registers                             ; 1302                 ; 25               ; 93                 ; 52               ; 15               ; 10                     ;
;     -- Dedicated logic registers            ; 1302 / 6272 ( 21 % ) ; 25 / 64 ( 39 % ) ; 93 / 128 ( 73 % )  ; 52 / 96 ( 54 % ) ; 15 / 64 ( 23 % ) ; 10 / 16 ( 63 % )       ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Total LABs:  partially or completely used   ; 139 / 392 ( 35 % )   ; 3 / 4 ( 75 % )   ; 8 / 8 ( 100 % )    ; 6 / 6 ( 100 % )  ; 4 / 4 ( 100 % )  ; 1 / 1 ( 100 % )        ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Virtual pins                                ; 0                    ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; I/O pins                                    ; 34                   ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; Total memory bits                           ; 184320               ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; Total RAM block bits                        ; 211968               ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; PLL                                         ; 1 / 2 ( 50 % )       ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; M9K                                         ; 23 / 30 ( 76 % )     ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
; Clock control block                         ; 5 / 12 ( 41 % )      ; 0                ; 0                  ; 0                ; 0                ; 0                      ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Connections                                 ;                      ;                  ;                    ;                  ;                  ;                        ;
;     -- Input Connections                    ; 61                   ; 62               ; 177                ; 78               ; 65               ; 32                     ;
;     -- Registered Input Connections         ; 21                   ; 33               ; 139                ; 72               ; 28               ; 25                     ;
;     -- Output Connections                   ; 334                  ; 35               ; 72                 ; 18               ; 3                ; 13                     ;
;     -- Registered Output Connections        ; 0                    ; 24               ; 72                 ; 18               ; 3                ; 13                     ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Internal Connections                        ;                      ;                  ;                    ;                  ;                  ;                        ;
;     -- Total Connections                    ; 8703                 ; 155              ; 620                ; 456              ; 210              ; 60                     ;
;     -- Registered Connections               ; 3558                 ; 67               ; 358                ; 233              ; 96               ; 38                     ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; External Connections                        ;                      ;                  ;                    ;                  ;                  ;                        ;
;     -- Root Region                          ; 0                    ; 68               ; 182                ; 80               ; 33               ; 32                     ;
;     -- ARTCOM:inst4                         ; 68                   ; 0                ; 16                 ; 0                ; 0                ; 13                     ;
;     -- D_F_SPI:inst1                        ; 182                  ; 16               ; 0                  ; 16               ; 35               ; 0                      ;
;     -- FPGA_ADC:inst2                       ; 80                   ; 0                ; 16                 ; 0                ; 0                ; 0                      ;
;     -- FPGA_DAC:inst3                       ; 33                   ; 0                ; 35                 ; 0                ; 0                ; 0                      ;
;     -- ShiftWindowFilter:inst               ; 32                   ; 13               ; 0                  ; 0                ; 0                ; 0                      ;
;                                             ;                      ;                  ;                    ;                  ;                  ;                        ;
; Region Placement                            ;                      ;                  ;                    ;                  ;                  ;                        ;
;     -- Origin                               ; --                   ; X17_Y20          ; X8_Y19             ; X9_Y21           ; X6_Y19           ; X13_Y20                ;
;     -- Width                                ; --                   ; 2                ; 4                  ; 3                ; 2                ; 1                      ;
;     -- Height                               ; --                   ; 2                ; 2                  ; 2                ; 2                ; 1                      ;
+---------------------------------------------+----------------------+------------------+--------------------+------------------+------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                  ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+------------------------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_PC104 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+------------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ; Low                                ; Low                            ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Total logic elements                        ; 288 / 6272 ( 5 % ) ; 186 / 6272 ( 3 % ) ; 426 / 6272 ( 7 % )             ; 944 / 6272 ( 15 % )                ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 93                 ; 74                 ; 74                             ; 106                                ; 0                              ;
;     -- Register only                        ; 107                ; 14                 ; 151                            ; 428                                ; 0                              ;
;     -- Combinational with a register        ; 88                 ; 98                 ; 201                            ; 410                                ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;                                    ;                                ;
;     -- 4 input functions                    ; 121                ; 72                 ; 115                            ; 302                                ; 0                              ;
;     -- 3 input functions                    ; 25                 ; 58                 ; 71                             ; 106                                ; 0                              ;
;     -- <=2 input functions                  ; 35                 ; 42                 ; 89                             ; 108                                ; 0                              ;
;     -- Register only                        ; 107                ; 14                 ; 151                            ; 428                                ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;                                    ;                                ;
;     -- normal mode                          ; 165                ; 164                ; 223                            ; 459                                ; 0                              ;
;     -- arithmetic mode                      ; 16                 ; 8                  ; 52                             ; 57                                 ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Total registers                             ; 195                ; 112                ; 352                            ; 838                                ; 0                              ;
;     -- Dedicated logic registers            ; 195 / 6272 ( 3 % ) ; 112 / 6272 ( 2 % ) ; 352 / 6272 ( 6 % )             ; 838 / 6272 ( 13 % )                ; 0 / 6272 ( 0 % )               ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Total LABs:  partially or completely used   ; 23 / 392 ( 6 % )   ; 16 / 392 ( 4 % )   ; 43 / 392 ( 11 % )              ; 82 / 392 ( 21 % )                  ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ; 0                                  ; 0                              ;
; I/O pins                                    ; 34                 ; 0                  ; 0                              ; 0                                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                  ; 0                  ; 16384                          ; 167936                             ; 0                              ;
; Total RAM block bits                        ; 0                  ; 0                  ; 18432                          ; 193536                             ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                      ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                      ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 2 / 30 ( 6 % )                 ; 21 / 30 ( 70 % )                   ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )     ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                     ; 2 / 12 ( 16 % )                ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;                                    ;                                ;
;     -- Input Connections                    ; 221                ; 162                ; 479                            ; 1097                               ; 1                              ;
;     -- Registered Input Connections         ; 205                ; 121                ; 384                            ; 917                                ; 0                              ;
;     -- Output Connections                   ; 834                ; 259                ; 1                              ; 1                                  ; 865                            ;
;     -- Registered Output Connections        ; 36                 ; 258                ; 0                              ; 0                                  ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;                                    ;                                ;
;     -- Total Connections                    ; 2261               ; 1198               ; 2121                           ; 5211                               ; 874                            ;
;     -- Registered Connections               ; 700                ; 864                ; 1015                           ; 3080                               ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;                                    ;                                ;
;     -- Top                                  ; 16                 ; 145                ; 179                            ; 502                                ; 213                            ;
;     -- sld_hub:auto_hub                     ; 145                ; 32                 ; 112                            ; 132                                ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 179                ; 112                ; 0                              ; 0                                  ; 189                            ;
;     -- sld_signaltap:auto_signaltap_PC104   ; 502                ; 132                ; 0                              ; 0                                  ; 464                            ;
;     -- hard_block:auto_generated_inst       ; 213                ; 0                  ; 189                            ; 464                                ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;                                    ;                                ;
;     -- Input Ports                          ; 20                 ; 29                 ; 65                             ; 139                                ; 1                              ;
;     -- Output Ports                         ; 32                 ; 46                 ; 18                             ; 92                                 ; 3                              ;
;     -- Bidir Ports                          ; 8                  ; 0                  ; 0                              ; 0                                  ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;                                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 3                  ; 9                              ; 56                                 ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 35                 ; 9                              ; 83                                 ; 0                              ;
;                                             ;                    ;                    ;                                ;                                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;                                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 2                  ; 0                              ; 0                                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 1                  ; 0                              ; 0                                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ; 0                                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ; 0                                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 1                  ; 35                             ; 35                                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ; 0                                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 2                  ; 40                             ; 40                                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 15                 ; 9                              ; 83                                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ADC_SPISDO   ; 87    ; 5        ; 34           ; 10           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; DSP_SPI_CLK  ; 71    ; 4        ; 32           ; 0            ; 14           ; 58                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; DSP_SPI_DFIN ; 69    ; 4        ; 30           ; 0            ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; DSP_SPI_EN   ; 72    ; 4        ; 32           ; 0            ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[0]   ; 144   ; 8        ; 1            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[1]   ; 143   ; 8        ; 1            ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[2]   ; 142   ; 8        ; 3            ; 24           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[3]   ; 141   ; 8        ; 5            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[4]   ; 138   ; 8        ; 7            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[5]   ; 137   ; 8        ; 7            ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[6]   ; 136   ; 8        ; 9            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[7]   ; 135   ; 8        ; 11           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[8]   ; 133   ; 8        ; 13           ; 24           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artAddr[9]   ; 132   ; 8        ; 13           ; 24           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artRD        ; 129   ; 8        ; 16           ; 24           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; artWR        ; 128   ; 8        ; 16           ; 24           ; 14           ; 28                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; inclk0       ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_SPICLK    ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SPISDI    ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SPInCS    ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_nRST      ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_CLK       ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_NCS       ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SPIOUT    ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DSP_SPI_FDOUT ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; artDIR        ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source              ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------+---------------------+
; artData[0] ; 127   ; 7        ; 16           ; 24           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
; artData[1] ; 126   ; 7        ; 16           ; 24           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
; artData[2] ; 125   ; 7        ; 18           ; 24           ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
; artData[3] ; 124   ; 7        ; 18           ; 24           ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
; artData[4] ; 121   ; 7        ; 23           ; 24           ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
; artData[5] ; 120   ; 7        ; 23           ; 24           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
; artData[6] ; 119   ; 7        ; 23           ; 24           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
; artData[7] ; 115   ; 7        ; 28           ; 24           ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ARTCOM:inst4|artData~0 (inverted) ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; ADC_SPICLK              ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; ADC_SPISDO              ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; artAddr[9]              ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; artAddr[8]              ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; artAddr[5]              ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; artAddr[4]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )     ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )    ; 2.5V          ; --           ;
; 4        ; 4 / 14 ( 29 % )   ; 2.5V          ; --           ;
; 5        ; 8 / 13 ( 62 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % )   ; 2.5V          ; --           ;
; 7        ; 9 / 13 ( 69 % )   ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; inclk0                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; DSP_SPI_DFIN                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; DSP_SPI_FDOUT                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; DSP_SPI_CLK                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; DSP_SPI_EN                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; DAC_NCS                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; DAC_CLK                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; DAC_SPIOUT                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; ADC_nRST                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; ADC_SPISDI                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; ADC_SPInCS                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; ADC_SPICLK                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; ADC_SPISDO                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; artDIR                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; artData[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; artData[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; artData[5]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; artData[4]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; artData[3]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; artData[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; artData[1]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; artData[0]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; artWR                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; artRD                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; artAddr[9]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; artAddr[8]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; artAddr[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; artAddr[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; artAddr[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; artAddr[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; artAddr[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; artAddr[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; artAddr[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; artAddr[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                        ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------+
; SDC pin name                  ; inst5|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                             ;
; Compensate clock              ; clock0                                                             ;
; Compensated input/output pins ; --                                                                 ;
; Switchover type               ; --                                                                 ;
; Input frequency 0             ; 40.0 MHz                                                           ;
; Input frequency 1             ; --                                                                 ;
; Nominal PFD frequency         ; 40.0 MHz                                                           ;
; Nominal VCO frequency         ; 599.9 MHz                                                          ;
; VCO post scale K counter      ; 2                                                                  ;
; VCO frequency control         ; Auto                                                               ;
; VCO phase shift step          ; 208 ps                                                             ;
; VCO multiply                  ; --                                                                 ;
; VCO divide                    ; --                                                                 ;
; Freq min lock                 ; 20.0 MHz                                                           ;
; Freq max lock                 ; 43.35 MHz                                                          ;
; M VCO Tap                     ; 0                                                                  ;
; M Initial                     ; 1                                                                  ;
; M value                       ; 15                                                                 ;
; N value                       ; 1                                                                  ;
; Charge pump current           ; setting 1                                                          ;
; Loop filter resistance        ; setting 27                                                         ;
; Loop filter capacitance       ; setting 0                                                          ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                 ;
; Bandwidth type                ; Medium                                                             ;
; Real time reconfigurable      ; Off                                                                ;
; Scan chain MIF file           ; --                                                                 ;
; Preserve PLL counter order    ; Off                                                                ;
; PLL location                  ; PLL_1                                                              ;
; Inclk0 signal                 ; inclk0                                                             ;
; Inclk1 signal                 ; --                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                      ;
; Inclk1 signal type            ; --                                                                 ;
+-------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+--------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 5    ; 2   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 4   ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C1      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; inst5|altpll_component|auto_generated|pll1|clk[1] ;
+--------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |JK02FPGA                                                                                               ; 1844 (1)    ; 1497 (0)                  ; 0 (0)         ; 184320      ; 23   ; 0            ; 0       ; 0         ; 34   ; 0            ; 347 (1)      ; 700 (0)           ; 797 (0)          ; |JK02FPGA                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |ARTCOM:inst4|                                                                                       ; 33 (33)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 24 (24)           ; 1 (1)            ; |JK02FPGA|ARTCOM:inst4                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |D_F_SPI:inst1|                                                                                      ; 113 (113)   ; 93 (93)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 58 (58)           ; 35 (35)          ; |JK02FPGA|D_F_SPI:inst1                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |EPLL:inst5|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |JK02FPGA|EPLL:inst5                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |JK02FPGA|EPLL:inst5|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |EPLL_altpll:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |JK02FPGA|EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |FPGA_ADC:inst2|                                                                                     ; 85 (85)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 16 (16)           ; 36 (36)          ; |JK02FPGA|FPGA_ADC:inst2                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |FPGA_DAC:inst3|                                                                                     ; 45 (45)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 15 (15)          ; |JK02FPGA|FPGA_DAC:inst3                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |ShiftWindowFilter:inst|                                                                             ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (9)             ; 1 (1)            ; |JK02FPGA|ShiftWindowFilter:inst                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 186 (1)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 14 (0)            ; 98 (0)           ; |JK02FPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 185 (143)   ; 112 (84)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (59)      ; 14 (14)           ; 98 (73)          ; |JK02FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |JK02FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |JK02FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 426 (9)     ; 352 (8)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 151 (8)           ; 201 (0)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 417 (0)     ; 344 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 143 (0)           ; 201 (0)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 417 (63)    ; 344 (52)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (11)      ; 143 (43)          ; 201 (9)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 51 (51)           ; 26 (0)           ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                     ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                 ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                       ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                         ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                                                                                  ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_0u14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated                                                                                                                                                                                                     ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                     ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                       ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 105 (105)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 13 (13)           ; 58 (58)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                         ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 37 (1)      ; 36 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 25 (0)            ; 11 (1)           ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                        ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 8 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 4 (4)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 8 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 12 (2)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (0)             ; 2 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 87 (9)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (9)       ; 0 (0)             ; 74 (0)           ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                         ; work         ;
;                   |cntr_qei:auto_generated|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated                                                                                                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                  ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                                                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                        ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                           ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                   ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 21 (21)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; |JK02FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_PC104|                                                                 ; 944 (83)    ; 838 (82)                  ; 0 (0)         ; 167936      ; 21   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (1)      ; 428 (63)          ; 410 (0)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 880 (0)     ; 756 (0)                   ; 0 (0)         ; 167936      ; 21   ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (0)      ; 365 (0)           ; 410 (0)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 880 (210)   ; 756 (200)                 ; 0 (0)         ; 167936      ; 21   ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (10)     ; 365 (191)         ; 410 (10)         ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 51 (51)           ; 26 (0)           ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                     ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 167936      ; 21   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_3124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 167936      ; 21   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3124:auto_generated                                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 107 (107)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 13 (13)           ; 56 (56)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 306 (1)     ; 259 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 99 (0)            ; 179 (1)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                            ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|             ; 290 (0)     ; 243 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 86 (0)            ; 176 (0)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                         ; work         ;
;                   |sld_ela_trigger_hvo:auto_generated|                                                  ; 290 (0)     ; 243 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 86 (0)            ; 176 (0)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated                                                                                                                                      ; work         ;
;                      |sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|                      ; 290 (47)    ; 243 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 86 (0)            ; 176 (175)        ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1                                                                          ; work         ;
;                         |lpm_compare:constant_compare_73|                                               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_compare:constant_compare_73                                          ; work         ;
;                            |cmpr_6mk:auto_generated|                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_compare:constant_compare_73|cmpr_6mk:auto_generated                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                           ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_10                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_121                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_13                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_16                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_19                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_1                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_25                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_28                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_31|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_31                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_34                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_37                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_40                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_43                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_46                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_49                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_4                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_52                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_7                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (1)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 2 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 132 (11)    ; 115 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 115 (0)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                     ; work         ;
;                   |cntr_ngi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated                                                                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                              ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                    ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |JK02FPGA|sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                          ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_nRST      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SPInCS    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SPICLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SPISDI    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DSP_SPI_FDOUT ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SPIOUT    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_NCS       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; artDIR        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; artData[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; artData[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; artData[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artData[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artData[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artData[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artData[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; artData[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artWR         ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --  ; --   ;
; artRD         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DSP_SPI_CLK   ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; DSP_SPI_DFIN  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DSP_SPI_EN    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; artAddr[9]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[8]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; artAddr[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[1]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; inclk0        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SPISDO    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; artAddr[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                        ;
+-------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------+-------------------+---------+
; artData[7]                                                              ;                   ;         ;
;      - ARTCOM:inst4|voltL[7]                                            ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[38]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[38]           ; 1                 ; 6       ;
;      - ARTCOM:inst4|comVolt[15]~feeder                                  ; 1                 ; 6       ;
; artData[6]                                                              ;                   ;         ;
;      - ARTCOM:inst4|comVolt[14]                                         ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[37]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[37]~feeder    ; 1                 ; 6       ;
;      - ARTCOM:inst4|voltL[6]~feeder                                     ; 1                 ; 6       ;
; artData[5]                                                              ;                   ;         ;
;      - ARTCOM:inst4|comVolt[13]                                         ; 0                 ; 6       ;
;      - ARTCOM:inst4|voltL[5]                                            ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[36]           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[36]~feeder ; 0                 ; 6       ;
; artData[4]                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[35]        ; 0                 ; 6       ;
;      - ARTCOM:inst4|comVolt[12]~feeder                                  ; 0                 ; 6       ;
;      - ARTCOM:inst4|voltL[4]~feeder                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[35]~feeder    ; 0                 ; 6       ;
; artData[3]                                                              ;                   ;         ;
;      - ARTCOM:inst4|voltL[3]                                            ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[34]        ; 0                 ; 6       ;
;      - ARTCOM:inst4|comVolt[11]~feeder                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[34]~feeder    ; 0                 ; 6       ;
; artData[2]                                                              ;                   ;         ;
;      - ARTCOM:inst4|comVolt[10]                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[33]        ; 0                 ; 6       ;
;      - ARTCOM:inst4|voltL[2]~feeder                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[33]~feeder    ; 0                 ; 6       ;
; artData[1]                                                              ;                   ;         ;
;      - ARTCOM:inst4|comVolt[9]                                          ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[32]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[32]           ; 1                 ; 6       ;
;      - ARTCOM:inst4|voltL[1]~feeder                                     ; 1                 ; 6       ;
; artData[0]                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[31]        ; 0                 ; 6       ;
;      - ARTCOM:inst4|voltL[0]~feeder                                     ; 0                 ; 6       ;
;      - ARTCOM:inst4|comVolt[8]~feeder                                   ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[31]~feeder    ; 0                 ; 6       ;
; artWR                                                                   ;                   ;         ;
;      - ARTCOM:inst4|artData~0                                           ; 1                 ; 6       ;
;      - ARTCOM:inst4|comVolt[5]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[6]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[7]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[4]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[10]                                         ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[9]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[11]                                         ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[8]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[13]                                         ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[14]                                         ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[15]                                         ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[12]                                         ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[2]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[1]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[3]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|comVolt[0]                                          ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[5]                                            ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltHLarrFlag                                       ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[6]                                            ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[7]                                            ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[4]                                            ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[2]                                            ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[1]                                            ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[3]                                            ; 0                 ; 0       ;
;      - ARTCOM:inst4|voltL[0]                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[40]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[40]           ; 1                 ; 6       ;
; artRD                                                                   ;                   ;         ;
;      - ARTCOM:inst4|artData~0                                           ; 1                 ; 6       ;
;      - ARTCOM:inst4|comVolt[0]~0                                        ; 1                 ; 6       ;
;      - ARTCOM:inst4|voltL[0]~0                                          ; 1                 ; 6       ;
;      - ARTCOM:inst4|voltHLarrFlag~0                                     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[39]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[39]           ; 1                 ; 6       ;
; DSP_SPI_CLK                                                             ;                   ;         ;
;      - D_F_SPI:inst1|DSP_SPI_FDOUT                                      ; 1                 ; 0       ;
;      - D_F_SPI:inst1|SPICNT[1]                                          ; 1                 ; 0       ;
;      - D_F_SPI:inst1|SPICNT[0]                                          ; 1                 ; 0       ;
;      - D_F_SPI:inst1|SPICNT[3]                                          ; 1                 ; 0       ;
;      - D_F_SPI:inst1|SPICNT[2]                                          ; 1                 ; 0       ;
;      - D_F_SPI:inst1|SPICNT[4]                                          ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[5]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[6]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[7]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[4]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[10]                                      ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[9]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[11]                                      ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[8]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[13]                                      ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[14]                                      ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[15]                                      ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[12]                                      ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[2]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[1]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[3]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|UP_LOCKED[0]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[16]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[26]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[27]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[28]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[29]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[30]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[31]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[17]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[18]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[19]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[20]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[21]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[22]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[23]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[24]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[25]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[14]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[13]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[12]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[11]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[10]                                       ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[9]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[8]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[7]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[6]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[5]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[4]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[3]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[1]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[2]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[0]                                        ; 1                 ; 0       ;
;      - D_F_SPI:inst1|frameGet[15]                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[0]         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[0]            ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder      ; 0                 ; 6       ;
; DSP_SPI_DFIN                                                            ;                   ;         ;
;      - D_F_SPI:inst1|frameGet[0]                                        ; 1                 ; 6       ;
;      - D_F_SPI:inst1|Equal2~4                                           ; 1                 ; 6       ;
;      - D_F_SPI:inst1|UP_LOCKED[15]~0                                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[1]            ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[1]~feeder  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder      ; 1                 ; 6       ;
; DSP_SPI_EN                                                              ;                   ;         ;
;      - D_F_SPI:inst1|DSP_SPI_FDOUT~0                                    ; 1                 ; 6       ;
;      - D_F_SPI:inst1|UP_LOCKED[15]~2                                    ; 1                 ; 6       ;
;      - D_F_SPI:inst1|SPICNT[0]~9                                        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]             ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[2]         ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[2]            ; 1                 ; 6       ;
; artAddr[9]                                                              ;                   ;         ;
;      - ShiftWindowFilter:inst|fineAddr[9]                               ; 0                 ; 6       ;
;      - ShiftWindowFilter:inst|Equal0~0                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[29]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[29]~feeder    ; 0                 ; 6       ;
; artAddr[8]                                                              ;                   ;         ;
;      - ShiftWindowFilter:inst|Equal0~0                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[28]        ; 0                 ; 6       ;
;      - ShiftWindowFilter:inst|fineAddr[8]~feeder                        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[28]~feeder    ; 0                 ; 6       ;
; artAddr[7]                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[27]        ; 0                 ; 6       ;
;      - ShiftWindowFilter:inst|fineAddr[7]~feeder                        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[27]~feeder    ; 0                 ; 6       ;
; artAddr[6]                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[26]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[26]           ; 0                 ; 6       ;
;      - ShiftWindowFilter:inst|fineAddr[6]~feeder                        ; 0                 ; 6       ;
; artAddr[5]                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[25]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[25]           ; 1                 ; 6       ;
;      - ShiftWindowFilter:inst|fineAddr[5]~feeder                        ; 1                 ; 6       ;
; artAddr[2]                                                              ;                   ;         ;
;      - ShiftWindowFilter:inst|fineAddr[2]                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[22]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[22]~feeder    ; 0                 ; 6       ;
; artAddr[4]                                                              ;                   ;         ;
;      - ShiftWindowFilter:inst|fineAddr[4]                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[24]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[24]~feeder    ; 0                 ; 6       ;
; artAddr[3]                                                              ;                   ;         ;
;      - ShiftWindowFilter:inst|fineAddr[3]                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[23]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[23]~feeder ; 0                 ; 6       ;
; artAddr[1]                                                              ;                   ;         ;
;      - ShiftWindowFilter:inst|fineAddr[1]                               ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[21]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[21]           ; 1                 ; 6       ;
; inclk0                                                                  ;                   ;         ;
; ADC_SPISDO                                                              ;                   ;         ;
;      - FPGA_ADC:inst2|adc_value_temp~4                                  ; 0                 ; 6       ;
;      - FPGA_ADC:inst2|adc_value_temp~7                                  ; 0                 ; 6       ;
;      - FPGA_ADC:inst2|adc_value_temp~11                                 ; 0                 ; 6       ;
;      - FPGA_ADC:inst2|adc_value_temp~13                                 ; 0                 ; 6       ;
; artAddr[0]                                                              ;                   ;         ;
;      - ShiftWindowFilter:inst|fineAddr[0]~0                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[20]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_PC104|acq_data_in_reg[20]~feeder    ; 0                 ; 6       ;
+-------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ARTCOM:inst4|artData~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y20_N14 ; 10      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ARTCOM:inst4|comVolt[0]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y20_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ARTCOM:inst4|voltL[0]~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y20_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DSP_SPI_CLK                                                                                                                                                                                                                                                                                             ; PIN_71             ; 58      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; D_F_SPI:inst1|CMD_OUT[0]~2                                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y19_N6  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; D_F_SPI:inst1|Equal3~1                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y19_N24 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; D_F_SPI:inst1|SPICNT[0]~9                                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y19_N24 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; D_F_SPI:inst1|UP_LOCKED[15]~2                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y19_N2  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; D_F_SPI:inst1|UP_LOCKED[15]~3                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y19_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                          ; PLL_1              ; 580     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                          ; PLL_1              ; 189     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                          ; PLL_1              ; 96      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; FPGA_ADC:inst2|ADC_VALUE[0]~0                                                                                                                                                                                                                                                                           ; LCCOMB_X9_Y22_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FPGA_ADC:inst2|StateM.0010                                                                                                                                                                                                                                                                              ; FF_X10_Y21_N3      ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FPGA_ADC:inst2|adc_value_temp[15]~6                                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y22_N0   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FPGA_ADC:inst2|spi_clk_cnt[4]~2                                                                                                                                                                                                                                                                         ; LCCOMB_X9_Y22_N2   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FPGA_ADC:inst2|spi_speed_cnt[3]~18                                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y21_N10 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ShiftWindowFilter:inst|Equal0~0                                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y20_N2  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                            ; JTAG_X1_Y12_N0     ; 695     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                            ; JTAG_X1_Y12_N0     ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; artWR                                                                                                                                                                                                                                                                                                   ; PIN_128            ; 28      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; inclk0                                                                                                                                                                                                                                                                                                  ; PIN_23             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                   ; FF_X18_Y13_N27     ; 49      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                        ; LCCOMB_X18_Y12_N22 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                          ; LCCOMB_X18_Y12_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                        ; LCCOMB_X19_Y11_N22 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                           ; LCCOMB_X19_Y12_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                          ; LCCOMB_X18_Y12_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                           ; LCCOMB_X19_Y13_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                             ; FF_X18_Y14_N25     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                             ; FF_X18_Y14_N31     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                          ; LCCOMB_X19_Y13_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                             ; FF_X21_Y14_N25     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                             ; FF_X21_Y14_N31     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                             ; LCCOMB_X19_Y14_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~16                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~19                                                                                                                                                                                                                      ; LCCOMB_X17_Y12_N6  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                ; LCCOMB_X19_Y13_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                    ; LCCOMB_X19_Y11_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                                   ; LCCOMB_X19_Y11_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]~18                                                                                                                                                                                                     ; LCCOMB_X17_Y11_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~21                                                                                                                                                                                                ; LCCOMB_X16_Y11_N0  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                                                                                                                                                ; LCCOMB_X17_Y11_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                        ; FF_X17_Y13_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                       ; FF_X18_Y13_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; FF_X19_Y13_N29     ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ; FF_X18_Y13_N19     ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                 ; LCCOMB_X18_Y13_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ; FF_X17_Y13_N5      ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                   ; LCCOMB_X13_Y13_N30 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                   ; LCCOMB_X13_Y13_N24 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                 ; FF_X19_Y15_N9      ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                ; LCCOMB_X11_Y14_N30 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                   ; FF_X16_Y16_N9      ; 164     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                              ; LCCOMB_X11_Y14_N18 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                               ; LCCOMB_X11_Y14_N26 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                   ; LCCOMB_X18_Y16_N16 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                         ; LCCOMB_X16_Y16_N0  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                    ; LCCOMB_X18_Y16_N14 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                       ; LCCOMB_X17_Y16_N18 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                          ; LCCOMB_X17_Y14_N2  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                               ; LCCOMB_X16_Y16_N26 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~18                                                                                                                                                         ; LCCOMB_X17_Y15_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~7                                                                                                                                                     ; LCCOMB_X17_Y15_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                       ; LCCOMB_X17_Y14_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                           ; LCCOMB_X17_Y14_N12 ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X22_Y13_N4  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X22_Y13_N2  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X22_Y13_N25     ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X23_Y13_N18 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X25_Y14_N1      ; 390     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                          ; LCCOMB_X23_Y13_N16 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X23_Y13_N4  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X24_Y11_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X25_Y14_N4  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[5]~0 ; LCCOMB_X23_Y12_N4  ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X24_Y11_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X23_Y11_N26 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X23_Y12_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~14                                                                                                                                                     ; LCCOMB_X22_Y14_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                ; LCCOMB_X22_Y14_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X22_Y14_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X22_Y14_N24 ; 227     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                      ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ; PLL_1          ; 580     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_1          ; 189     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                              ; JTAG_X1_Y12_N0 ; 695     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all     ; FF_X16_Y16_N9  ; 164     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X25_Y14_N1  ; 390     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                     ; 227     ;
; EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                                                        ; 96      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                      ; 91      ;
; DSP_SPI_CLK~input                                                                                                                                                                                                                                                                                                                                                                                     ; 58      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                 ; 49      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                      ; 48      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                           ; 45      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                                                                                                                     ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                         ; 38      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                     ; 37      ;
; D_F_SPI:inst1|UP_LOCKED[15]~2                                                                                                                                                                                                                                                                                                                                                                         ; 33      ;
; D_F_SPI:inst1|CMD_OUT[0]~2                                                                                                                                                                                                                                                                                                                                                                            ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                                                                           ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                                           ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                              ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                                                                                                                       ; 31      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                          ; 30      ;
; FPGA_ADC:inst2|StateM.0010                                                                                                                                                                                                                                                                                                                                                                            ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                         ; 29      ;
; artWR~input                                                                                                                                                                                                                                                                                                                                                                                           ; 28      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                                                                 ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                                                                     ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                           ; 27      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                                        ; 26      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                                                                              ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                                                            ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                                                                                  ; 26      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                                                             ; 25      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                                                             ; 25      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                              ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                                                                 ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                                                                 ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                  ; 25      ;
; sld_signaltap:auto_signaltap_PC104|~GND                                                                                                                                                                                                                                                                                                                                                               ; 24      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                                      ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                                      ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                       ; 23      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                                                                                                                         ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                                                                                                                         ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                                                              ; 21      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                          ; 21      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                   ; 20      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                                                          ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                      ; 19      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                 ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                     ; 18      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                                                                      ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                                                                       ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                                                                          ; 17      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                          ; 17      ;
; D_F_SPI:inst1|Equal2~3                                                                                                                                                                                                                                                                                                                                                                                ; 17      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                                                                                                                   ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                                                                    ; 16      ;
; FPGA_ADC:inst2|adc_value_temp[15]~6                                                                                                                                                                                                                                                                                                                                                                   ; 16      ;
; FPGA_ADC:inst2|Add1~0                                                                                                                                                                                                                                                                                                                                                                                 ; 16      ;
; ARTCOM:inst4|comVolt[0]~1                                                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; FPGA_ADC:inst2|ADC_VALUE[0]~0                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; D_F_SPI:inst1|UP_LOCKED[15]~3                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; D_F_SPI:inst1|Equal2~4                                                                                                                                                                                                                                                                                                                                                                                ; 16      ;
; FPGA_DAC:inst3|StateM.0010                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                      ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                             ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                             ; 14      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                   ; 13      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                                                                ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                             ; 13      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]~1                                                                                                                                                                                                                               ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                             ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                             ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                                                                             ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                     ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                       ; 10      ;
; ShiftWindowFilter:inst|Equal0~0                                                                                                                                                                                                                                                                                                                                                                       ; 10      ;
; FPGA_ADC:inst2|spi_clk_cnt[0]                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; ARTCOM:inst4|artData~0                                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                           ; 9       ;
; FPGA_ADC:inst2|spi_speed_cnt[3]~18                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; D_F_SPI:inst1|SPICNT[0]                                                                                                                                                                                                                                                                                                                                                                               ; 9       ;
; D_F_SPI:inst1|SPICNT[1]                                                                                                                                                                                                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; FPGA_ADC:inst2|ShiftLeft0~1                                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; ARTCOM:inst4|voltL[0]~0                                                                                                                                                                                                                                                                                                                                                                               ; 8       ;
; FPGA_ADC:inst2|ShiftLeft0~0                                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; DSP_SPI_EN~input                                                                                                                                                                                                                                                                                                                                                                                      ; 7       ;
; DSP_SPI_DFIN~input                                                                                                                                                                                                                                                                                                                                                                                    ; 7       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                               ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                     ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                     ; 7       ;
; FPGA_DAC:inst3|Add0~1                                                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; FPGA_DAC:inst3|spi_clk_cnt[0]                                                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; FPGA_ADC:inst2|LessThan1~0                                                                                                                                                                                                                                                                                                                                                                            ; 7       ;
; FPGA_ADC:inst2|spi_clk_cnt[3]                                                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; D_F_SPI:inst1|SPICNT[4]                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; artRD~input                                                                                                                                                                                                                                                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[5]~0                                                                                               ; 6       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                                                                   ; 6       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                             ; 6       ;
; FPGA_ADC:inst2|Selector19~3                                                                                                                                                                                                                                                                                                                                                                           ; 6       ;
; FPGA_DAC:inst3|Add0~0                                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; FPGA_DAC:inst3|speed_cnt[2]                                                                                                                                                                                                                                                                                                                                                                           ; 6       ;
; FPGA_ADC:inst2|LessThan0~1                                                                                                                                                                                                                                                                                                                                                                            ; 6       ;
; FPGA_ADC:inst2|spi_clk_cnt[4]                                                                                                                                                                                                                                                                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                                                                                                              ; 5       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~21                                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~19                                                                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~16                                                                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                             ; 5       ;
; D_F_SPI:inst1|Equal3~1                                                                                                                                                                                                                                                                                                                                                                                ; 5       ;
; FPGA_DAC:inst3|spi_clk_cnt[1]~3                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; D_F_SPI:inst1|SPICNT[0]~9                                                                                                                                                                                                                                                                                                                                                                             ; 5       ;
; FPGA_ADC:inst2|spi_clk_cnt[4]~2                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; FPGA_DAC:inst3|speed_cnt[1]                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; FPGA_DAC:inst3|LessThan0~0                                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; FPGA_DAC:inst3|spi_clk_cnt[1]                                                                                                                                                                                                                                                                                                                                                                         ; 5       ;
; FPGA_DAC:inst3|spi_clk_cnt[4]                                                                                                                                                                                                                                                                                                                                                                         ; 5       ;
; FPGA_ADC:inst2|spi_speed_cnt[3]~9                                                                                                                                                                                                                                                                                                                                                                     ; 5       ;
; FPGA_ADC:inst2|spi_clk_cnt[1]                                                                                                                                                                                                                                                                                                                                                                         ; 5       ;
; FPGA_ADC:inst2|StateM.0001                                                                                                                                                                                                                                                                                                                                                                            ; 5       ;
; D_F_SPI:inst1|DSP_SPI_FDOUT                                                                                                                                                                                                                                                                                                                                                                           ; 5       ;
; D_F_SPI:inst1|SPICNT[3]                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; FPGA_ADC:inst2|spi_speed_cnt[4]                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; FPGA_ADC:inst2|spi_speed_cnt[3]                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; FPGA_ADC:inst2|spi_speed_cnt[2]                                                                                                                                                                                                                                                                                                                                                                       ; 5       ;
; ADC_SPISDO~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artAddr[8]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artAddr[9]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[0]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[1]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[2]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[3]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[4]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[5]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[6]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; artData[7]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~14                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[2]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[1]                                        ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[2]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]                                         ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~7                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~18                                                                                                                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                        ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~2                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated|counter_reg_bit[0]                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated|counter_reg_bit[1]                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]~18                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9                                                                                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                           ; 4       ;
; FPGA_ADC:inst2|adc_value_temp~13                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; FPGA_ADC:inst2|adc_value_temp~11                                                                                                                                                                                                                                                                                                                                                                      ; 4       ;
; FPGA_ADC:inst2|adc_value_temp~7                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; FPGA_ADC:inst2|adc_value_temp~4                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; FPGA_ADC:inst2|Add1~1                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; FPGA_DAC:inst3|speed_cnt[0]~0                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; D_F_SPI:inst1|frameGet[0]                                                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; D_F_SPI:inst1|frameGet[2]                                                                                                                                                                                                                                                                                                                                                                             ; 4       ;
; FPGA_ADC:inst2|StateM.0000                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; FPGA_DAC:inst3|spi_clk_cnt[2]                                                                                                                                                                                                                                                                                                                                                                         ; 4       ;
; FPGA_DAC:inst3|Equal0~4                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; FPGA_DAC:inst3|StateM.0001                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; FPGA_ADC:inst2|LessThan1~1                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; FPGA_ADC:inst2|spi_clk_cnt[4]~0                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; FPGA_ADC:inst2|LessThan2~0                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; FPGA_ADC:inst2|LessThan0~0                                                                                                                                                                                                                                                                                                                                                                            ; 4       ;
; D_F_SPI:inst1|ReadyValidCNT[3]                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; D_F_SPI:inst1|ReadyValidCNT[2]                                                                                                                                                                                                                                                                                                                                                                        ; 4       ;
; D_F_SPI:inst1|SPICNT[2]                                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; FPGA_ADC:inst2|spi_speed_cnt[8]                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; FPGA_ADC:inst2|spi_speed_cnt[7]                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; FPGA_ADC:inst2|spi_speed_cnt[6]                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; FPGA_ADC:inst2|spi_speed_cnt[5]                                                                                                                                                                                                                                                                                                                                                                       ; 4       ;
; artAddr[0]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; artAddr[1]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; artAddr[3]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; artAddr[4]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; artAddr[2]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; artAddr[5]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; artAddr[6]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; artAddr[7]~input                                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_84|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[1]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[1]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0]                                         ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_9|dffs[0]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[1]                                          ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~6                                                                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[2]                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[4]                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[3]                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[5]                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[0]                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[1]                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2]                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0]                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3]                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~9                                                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2]                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0]                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3]                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~13                                                                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0                                                                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                      ; 3       ;
; FPGA_ADC:inst2|adc_value_temp~25                                                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; ShiftWindowFilter:inst|fineAddr[0]                                                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; FPGA_DAC:inst3|speed_cnt[0]                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; D_F_SPI:inst1|Ready                                                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; D_F_SPI:inst1|frameGet[1]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[3]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[4]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[5]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[6]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[7]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[8]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[9]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|frameGet[10]                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; D_F_SPI:inst1|frameGet[11]                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; D_F_SPI:inst1|frameGet[12]                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; D_F_SPI:inst1|frameGet[13]                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; D_F_SPI:inst1|frameGet[14]                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; FPGA_ADC:inst2|Selector17~0                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; D_F_SPI:inst1|Equal3~0                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; FPGA_DAC:inst3|DAC_NCS~0                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; FPGA_DAC:inst3|Add0~2                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; FPGA_DAC:inst3|spi_clk_cnt[3]                                                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; FPGA_DAC:inst3|Selector15~0                                                                                                                                                                                                                                                                                                                                                                           ; 3       ;
; FPGA_ADC:inst2|spi_clk_cnt[2]                                                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; FPGA_ADC:inst2|StateM.0011                                                                                                                                                                                                                                                                                                                                                                            ; 3       ;
; D_F_SPI:inst1|CMD_OUT[9]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[8]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[7]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[6]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[5]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[4]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[3]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[2]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[1]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; D_F_SPI:inst1|CMD_OUT[15]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|CMD_OUT[14]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|CMD_OUT[13]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|CMD_OUT[12]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|CMD_OUT[11]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|CMD_OUT[10]                                                                                                                                                                                                                                                                                                                                                                             ; 3       ;
; D_F_SPI:inst1|CMD_OUT[0]                                                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; ARTCOM:inst4|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; D_F_SPI:inst1|ReadyValidCNT[4]                                                                                                                                                                                                                                                                                                                                                                        ; 3       ;
; FPGA_ADC:inst2|spi_speed_cnt[1]                                                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[2]                                          ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]                                          ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[1]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[2]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[3]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[4]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[5]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[6]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[7]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[3]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[4]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[5]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[6]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[7]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[8]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[9]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[3]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[4]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[5]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[6]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[7]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[8]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[9]                                         ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[10]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[11]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[12]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[13]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[14]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[15]                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[2]                                          ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_JK02FPGA_auto_signaltap_PC104_1_8f30:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0]                                          ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~12                                                                                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10                                                                                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1]                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                      ; 2       ;
; ARTCOM:inst4|artData~0_wirecell                                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; FPGA_DAC:inst3|StateM.0011                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; ARTCOM:inst4|voltHLarrFlag                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[15]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; FPGA_DAC:inst3|StateM.0000                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; ARTCOM:inst4|comVolt[0]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; ARTCOM:inst4|comVolt[3]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; ARTCOM:inst4|comVolt[1]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; ARTCOM:inst4|comVolt[2]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; ARTCOM:inst4|comVolt[4]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; ARTCOM:inst4|comVolt[7]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; ARTCOM:inst4|comVolt[6]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; D_F_SPI:inst1|UP_LOCKED[15]~1                                                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; ARTCOM:inst4|comVolt[5]                                                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; FPGA_ADC:inst2|Selector19~0                                                                                                                                                                                                                                                                                                                                                                           ; 2       ;
; D_F_SPI:inst1|frameGet[25]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[24]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[23]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[22]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[21]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[20]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[19]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[18]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[17]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[30]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[29]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[28]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[27]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|frameGet[26]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; D_F_SPI:inst1|LessThan2~0                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; D_F_SPI:inst1|ReadyStatusLocked                                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; D_F_SPI:inst1|frameGet[16]                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; FPGA_DAC:inst3|DAC_CLK~0                                                                                                                                                                                                                                                                                                                                                                              ; 2       ;
; FPGA_ADC:inst2|LessThan2~1                                                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; ShiftWindowFilter:inst|fineAddr[1]                                                                                                                                                                                                                                                                                                                                                                    ; 2       ;
; ARTCOM:inst4|Equal0~1                                                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; ARTCOM:inst4|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; FPGA_DAC:inst3|DAC_NCS                                                                                                                                                                                                                                                                                                                                                                                ; 2       ;
; FPGA_DAC:inst3|DAC_SPIOUT                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; FPGA_DAC:inst3|DAC_CLK                                                                                                                                                                                                                                                                                                                                                                                ; 2       ;
; FPGA_ADC:inst2|ADC_SPICLK                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; FPGA_ADC:inst2|ADC_SPInCS                                                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[0]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[3]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[1]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[2]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[12]                                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[15]                                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[14]                                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[13]                                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[8]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[11]                                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[9]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[10]                                                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[4]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[7]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[6]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|adc_value_temp[5]                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA_ADC:inst2|spi_speed_cnt[0]                                                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; D_F_SPI:inst1|ReadyValidCNT[1]                                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; D_F_SPI:inst1|ReadyValidCNT[0]                                                                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder                                                                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder                                                                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                                                                       ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                                             ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                                             ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                                             ; 1       ;
; inclk0~input                                                                                                                                                                                                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0                                                                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~16                                                                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~15                                                                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~11                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~40                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~39                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~38                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                                                                           ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 4            ; 4096         ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 4096                        ; 4                           ; 4096                        ; 4                           ; 16384               ; 2    ; None ; M9K_X15_Y18_N0, M9K_X15_Y17_N0                                                                                                                                                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 41           ; 4096         ; 41           ; yes                    ; no                      ; yes                    ; no                      ; 167936 ; 4096                        ; 41                          ; 4096                        ; 41                          ; 167936              ; 21   ; None ; M9K_X27_Y9_N0, M9K_X15_Y5_N0, M9K_X15_Y7_N0, M9K_X15_Y9_N0, M9K_X15_Y6_N0, M9K_X15_Y11_N0, M9K_X15_Y14_N0, M9K_X15_Y10_N0, M9K_X15_Y8_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X15_Y12_N0, M9K_X27_Y10_N0, M9K_X27_Y11_N0, M9K_X15_Y13_N0, M9K_X27_Y12_N0, M9K_X15_Y16_N0, M9K_X27_Y13_N0, M9K_X27_Y15_N0, M9K_X15_Y15_N0, M9K_X27_Y14_N0 ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 2,330 / 32,401 ( 7 % )  ;
; C16 interconnects           ; 47 / 1,326 ( 4 % )      ;
; C4 interconnects            ; 991 / 21,816 ( 5 % )    ;
; Direct links                ; 518 / 32,401 ( 2 % )    ;
; Global clocks               ; 5 / 10 ( 50 % )         ;
; Local interconnects         ; 1,222 / 10,320 ( 12 % ) ;
; R24 interconnects           ; 35 / 1,289 ( 3 % )      ;
; R4 interconnects            ; 1,217 / 28,186 ( 4 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.45) ; Number of LABs  (Total = 161) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 8                             ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 4                             ;
; 6                                           ; 5                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 18                            ;
; 11                                          ; 4                             ;
; 12                                          ; 8                             ;
; 13                                          ; 3                             ;
; 14                                          ; 8                             ;
; 15                                          ; 10                            ;
; 16                                          ; 69                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 161) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 80                            ;
; 1 Clock                            ; 113                           ;
; 1 Clock enable                     ; 61                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 23                            ;
; 2 Clocks                           ; 38                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.43) ; Number of LABs  (Total = 161) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 8                             ;
; 2                                            ; 11                            ;
; 3                                            ; 0                             ;
; 4                                            ; 5                             ;
; 5                                            ; 0                             ;
; 6                                            ; 4                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 6                             ;
; 17                                           ; 2                             ;
; 18                                           ; 12                            ;
; 19                                           ; 11                            ;
; 20                                           ; 6                             ;
; 21                                           ; 7                             ;
; 22                                           ; 4                             ;
; 23                                           ; 3                             ;
; 24                                           ; 8                             ;
; 25                                           ; 7                             ;
; 26                                           ; 7                             ;
; 27                                           ; 5                             ;
; 28                                           ; 6                             ;
; 29                                           ; 8                             ;
; 30                                           ; 11                            ;
; 31                                           ; 2                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.57) ; Number of LABs  (Total = 161) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 36                            ;
; 2                                               ; 35                            ;
; 3                                               ; 7                             ;
; 4                                               ; 6                             ;
; 5                                               ; 11                            ;
; 6                                               ; 2                             ;
; 7                                               ; 11                            ;
; 8                                               ; 11                            ;
; 9                                               ; 10                            ;
; 10                                              ; 6                             ;
; 11                                              ; 2                             ;
; 12                                              ; 1                             ;
; 13                                              ; 5                             ;
; 14                                              ; 3                             ;
; 15                                              ; 2                             ;
; 16                                              ; 8                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.62) ; Number of LABs  (Total = 161) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 3                             ;
; 2                                           ; 17                            ;
; 3                                           ; 25                            ;
; 4                                           ; 7                             ;
; 5                                           ; 7                             ;
; 6                                           ; 7                             ;
; 7                                           ; 5                             ;
; 8                                           ; 9                             ;
; 9                                           ; 9                             ;
; 10                                          ; 4                             ;
; 11                                          ; 9                             ;
; 12                                          ; 9                             ;
; 13                                          ; 4                             ;
; 14                                          ; 6                             ;
; 15                                          ; 6                             ;
; 16                                          ; 0                             ;
; 17                                          ; 3                             ;
; 18                                          ; 4                             ;
; 19                                          ; 1                             ;
; 20                                          ; 5                             ;
; 21                                          ; 3                             ;
; 22                                          ; 10                            ;
; 23                                          ; 2                             ;
; 24                                          ; 2                             ;
; 25                                          ; 0                             ;
; 26                                          ; 2                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 34           ; 0            ; 34           ; 0            ; 0            ; 38        ; 34           ; 0            ; 38        ; 38        ; 0            ; 17           ; 0            ; 0            ; 25           ; 0            ; 17           ; 25           ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 38        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 38           ; 4            ; 38           ; 38           ; 0         ; 4            ; 38           ; 0         ; 0         ; 38           ; 21           ; 38           ; 38           ; 13           ; 38           ; 21           ; 13           ; 38           ; 38           ; 38           ; 21           ; 38           ; 38           ; 38           ; 38           ; 38           ; 0         ; 38           ; 38           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_nRST            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SPInCS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SPICLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SPISDI          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DSP_SPI_FDOUT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SPIOUT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_NCS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artDIR              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artData[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artWR               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artRD               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DSP_SPI_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DSP_SPI_DFIN        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DSP_SPI_EN          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inclk0              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SPISDO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; artAddr[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.5               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a1~portb_address_reg0 ; 0.187             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "JK02FPGA"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'JK02FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: inclk0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DSP_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: artWR was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst5|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
    Warning (332056): Node: inst5|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node EPLL:inst5|altpll:altpll_component|EPLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_PC104|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file F:/FPGAprj/JK02ABT20181121/output_files/JK02FPGA.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5196 megabytes
    Info: Processing ended: Thu Nov 22 18:52:43 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/FPGAprj/JK02ABT20181121/output_files/JK02FPGA.fit.smsg.


