// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="network,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.508000,HLS_SYN_LAT=3461,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=299,HLS_SYN_LUT=891,HLS_VERSION=2018_3}" *)

module network (
        ap_clk,
        ap_rst_n,
        input_data_TDATA,
        input_data_TVALID,
        input_data_TREADY,
        input_data_TKEEP,
        input_data_TSTRB,
        input_data_TUSER,
        input_data_TLAST,
        input_data_TID,
        input_data_TDEST,
        output_data_TDATA,
        output_data_TVALID,
        output_data_TREADY,
        output_data_TKEEP,
        output_data_TSTRB,
        output_data_TUSER,
        output_data_TLAST,
        output_data_TID,
        output_data_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_pp0_stage0 = 6'd8;
parameter    ap_ST_fsm_state7 = 6'd16;
parameter    ap_ST_fsm_state8 = 6'd32;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [15:0] input_data_TDATA;
input   input_data_TVALID;
output   input_data_TREADY;
input  [1:0] input_data_TKEEP;
input  [1:0] input_data_TSTRB;
input  [0:0] input_data_TUSER;
input  [0:0] input_data_TLAST;
input  [0:0] input_data_TID;
input  [0:0] input_data_TDEST;
output  [15:0] output_data_TDATA;
output   output_data_TVALID;
input   output_data_TREADY;
output  [1:0] output_data_TKEEP;
output  [1:0] output_data_TSTRB;
output  [0:0] output_data_TUSER;
output  [0:0] output_data_TLAST;
output  [0:0] output_data_TID;
output  [0:0] output_data_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [15:0] input_data_V_data_V_0_data_out;
wire    input_data_V_data_V_0_vld_in;
wire    input_data_V_data_V_0_vld_out;
wire    input_data_V_data_V_0_ack_in;
reg    input_data_V_data_V_0_ack_out;
reg   [15:0] input_data_V_data_V_0_payload_A;
reg   [15:0] input_data_V_data_V_0_payload_B;
reg    input_data_V_data_V_0_sel_rd;
reg    input_data_V_data_V_0_sel_wr;
wire    input_data_V_data_V_0_sel;
wire    input_data_V_data_V_0_load_A;
wire    input_data_V_data_V_0_load_B;
reg   [1:0] input_data_V_data_V_0_state;
wire    input_data_V_data_V_0_state_cmp_full;
wire    input_data_V_dest_V_0_vld_in;
reg    input_data_V_dest_V_0_ack_out;
reg   [1:0] input_data_V_dest_V_0_state;
reg   [15:0] output_data_V_data_V_1_data_out;
reg    output_data_V_data_V_1_vld_in;
wire    output_data_V_data_V_1_vld_out;
wire    output_data_V_data_V_1_ack_in;
wire    output_data_V_data_V_1_ack_out;
reg   [15:0] output_data_V_data_V_1_payload_A;
reg   [15:0] output_data_V_data_V_1_payload_B;
reg    output_data_V_data_V_1_sel_rd;
reg    output_data_V_data_V_1_sel_wr;
wire    output_data_V_data_V_1_sel;
wire    output_data_V_data_V_1_load_A;
wire    output_data_V_data_V_1_load_B;
reg   [1:0] output_data_V_data_V_1_state;
wire    output_data_V_data_V_1_state_cmp_full;
wire   [1:0] output_data_V_keep_V_1_data_out;
reg    output_data_V_keep_V_1_vld_in;
wire    output_data_V_keep_V_1_vld_out;
wire    output_data_V_keep_V_1_ack_in;
wire    output_data_V_keep_V_1_ack_out;
reg    output_data_V_keep_V_1_sel_rd;
wire    output_data_V_keep_V_1_sel;
reg   [1:0] output_data_V_keep_V_1_state;
wire   [1:0] output_data_V_strb_V_1_data_out;
reg    output_data_V_strb_V_1_vld_in;
wire    output_data_V_strb_V_1_vld_out;
wire    output_data_V_strb_V_1_ack_in;
wire    output_data_V_strb_V_1_ack_out;
reg    output_data_V_strb_V_1_sel_rd;
wire    output_data_V_strb_V_1_sel;
reg   [1:0] output_data_V_strb_V_1_state;
reg   [0:0] output_data_V_user_V_1_data_out;
reg    output_data_V_user_V_1_vld_in;
wire    output_data_V_user_V_1_vld_out;
wire    output_data_V_user_V_1_ack_in;
wire    output_data_V_user_V_1_ack_out;
reg   [0:0] output_data_V_user_V_1_payload_A;
reg   [0:0] output_data_V_user_V_1_payload_B;
reg    output_data_V_user_V_1_sel_rd;
reg    output_data_V_user_V_1_sel_wr;
wire    output_data_V_user_V_1_sel;
wire    output_data_V_user_V_1_load_A;
wire    output_data_V_user_V_1_load_B;
reg   [1:0] output_data_V_user_V_1_state;
wire    output_data_V_user_V_1_state_cmp_full;
reg   [0:0] output_data_V_last_V_1_data_out;
reg    output_data_V_last_V_1_vld_in;
wire    output_data_V_last_V_1_vld_out;
wire    output_data_V_last_V_1_ack_in;
wire    output_data_V_last_V_1_ack_out;
reg   [0:0] output_data_V_last_V_1_payload_A;
reg   [0:0] output_data_V_last_V_1_payload_B;
reg    output_data_V_last_V_1_sel_rd;
reg    output_data_V_last_V_1_sel_wr;
wire    output_data_V_last_V_1_sel;
wire    output_data_V_last_V_1_load_A;
wire    output_data_V_last_V_1_load_B;
reg   [1:0] output_data_V_last_V_1_state;
wire    output_data_V_last_V_1_state_cmp_full;
wire   [0:0] output_data_V_id_V_1_data_out;
reg    output_data_V_id_V_1_vld_in;
wire    output_data_V_id_V_1_vld_out;
wire    output_data_V_id_V_1_ack_in;
wire    output_data_V_id_V_1_ack_out;
reg    output_data_V_id_V_1_sel_rd;
wire    output_data_V_id_V_1_sel;
reg   [1:0] output_data_V_id_V_1_state;
wire   [0:0] output_data_V_dest_V_1_data_out;
reg    output_data_V_dest_V_1_vld_in;
wire    output_data_V_dest_V_1_vld_out;
wire    output_data_V_dest_V_1_ack_in;
wire    output_data_V_dest_V_1_ack_out;
reg    output_data_V_dest_V_1_sel_rd;
wire    output_data_V_dest_V_1_sel;
reg   [1:0] output_data_V_dest_V_1_state;
reg   [9:0] Padding2D_0_array_address0;
reg    Padding2D_0_array_ce0;
reg    Padding2D_0_array_we0;
wire   [15:0] Padding2D_0_array_q0;
reg    input_data_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond_fu_198_p2;
reg    output_data_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond1_reg_257;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] exitcond1_reg_257_pp0_iter1_reg;
reg   [9:0] i1_reg_180;
wire   [9:0] i_1_fu_204_p2;
reg    ap_block_state2;
wire   [0:0] exitcond1_fu_220_p2;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state5_io;
wire    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] i_2_fu_226_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_user_V_fu_232_p2;
reg   [0:0] tmp_user_V_reg_266;
wire   [0:0] tmp_last_V_fu_238_p2;
reg   [0:0] tmp_last_V_reg_271;
wire    ap_CS_fsm_state3;
wire    grp_padding2d_fix16_fu_191_ap_ready;
wire    grp_padding2d_fix16_fu_191_ap_done;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg   [9:0] input_0_array_address0;
reg    input_0_array_ce0;
reg    input_0_array_we0;
wire   [15:0] input_0_array_q0;
wire    grp_padding2d_fix16_fu_191_ap_start;
wire    grp_padding2d_fix16_fu_191_ap_idle;
wire   [9:0] grp_padding2d_fix16_fu_191_input_r_address0;
wire    grp_padding2d_fix16_fu_191_input_r_ce0;
wire   [9:0] grp_padding2d_fix16_fu_191_output_r_address0;
wire    grp_padding2d_fix16_fu_191_output_r_ce0;
wire    grp_padding2d_fix16_fu_191_output_r_we0;
wire   [15:0] grp_padding2d_fix16_fu_191_output_r_d0;
reg   [9:0] i_reg_169;
reg    grp_padding2d_fix16_fu_191_ap_start_reg;
reg    ap_block_state2_ignore_call0;
wire   [63:0] tmp_s_fu_215_p1;
wire   [63:0] tmp_4_fu_244_p1;
wire    ap_block_pp0_stage0_01001;
wire    ap_CS_fsm_state8;
reg    ap_block_state8;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 input_data_V_data_V_0_sel_rd = 1'b0;
#0 input_data_V_data_V_0_sel_wr = 1'b0;
#0 input_data_V_data_V_0_state = 2'd0;
#0 input_data_V_dest_V_0_state = 2'd0;
#0 output_data_V_data_V_1_sel_rd = 1'b0;
#0 output_data_V_data_V_1_sel_wr = 1'b0;
#0 output_data_V_data_V_1_state = 2'd0;
#0 output_data_V_keep_V_1_sel_rd = 1'b0;
#0 output_data_V_keep_V_1_state = 2'd0;
#0 output_data_V_strb_V_1_sel_rd = 1'b0;
#0 output_data_V_strb_V_1_state = 2'd0;
#0 output_data_V_user_V_1_sel_rd = 1'b0;
#0 output_data_V_user_V_1_sel_wr = 1'b0;
#0 output_data_V_user_V_1_state = 2'd0;
#0 output_data_V_last_V_1_sel_rd = 1'b0;
#0 output_data_V_last_V_1_sel_wr = 1'b0;
#0 output_data_V_last_V_1_state = 2'd0;
#0 output_data_V_id_V_1_sel_rd = 1'b0;
#0 output_data_V_id_V_1_state = 2'd0;
#0 output_data_V_dest_V_1_sel_rd = 1'b0;
#0 output_data_V_dest_V_1_state = 2'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 grp_padding2d_fix16_fu_191_ap_start_reg = 1'b0;
end

network_Padding2D_0_array #(
    .DataWidth( 16 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
Padding2D_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Padding2D_0_array_address0),
    .ce0(Padding2D_0_array_ce0),
    .we0(Padding2D_0_array_we0),
    .d0(grp_padding2d_fix16_fu_191_output_r_d0),
    .q0(Padding2D_0_array_q0)
);

network_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
network_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

network_input_0_array #(
    .DataWidth( 16 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
input_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_0_array_address0),
    .ce0(input_0_array_ce0),
    .we0(input_0_array_we0),
    .d0(input_data_V_data_V_0_data_out),
    .q0(input_0_array_q0)
);

padding2d_fix16 grp_padding2d_fix16_fu_191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_padding2d_fix16_fu_191_ap_start),
    .ap_done(grp_padding2d_fix16_fu_191_ap_done),
    .ap_idle(grp_padding2d_fix16_fu_191_ap_idle),
    .ap_ready(grp_padding2d_fix16_fu_191_ap_ready),
    .input_r_address0(grp_padding2d_fix16_fu_191_input_r_address0),
    .input_r_ce0(grp_padding2d_fix16_fu_191_input_r_ce0),
    .input_r_q0(input_0_array_q0),
    .output_r_address0(grp_padding2d_fix16_fu_191_output_r_address0),
    .output_r_ce0(grp_padding2d_fix16_fu_191_output_r_ce0),
    .output_r_we0(grp_padding2d_fix16_fu_191_output_r_we0),
    .output_r_d0(grp_padding2d_fix16_fu_191_output_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((grp_padding2d_fix16_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((grp_padding2d_fix16_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_padding2d_fix16_fu_191_ap_start_reg <= 1'b0;
    end else begin
        if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_padding2d_fix16_fu_191_ap_start_reg <= 1'b1;
        end else if ((grp_padding2d_fix16_fu_191_ap_ready == 1'b1)) begin
            grp_padding2d_fix16_fu_191_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((input_data_V_data_V_0_ack_out == 1'b1) & (input_data_V_data_V_0_vld_out == 1'b1))) begin
            input_data_V_data_V_0_sel_rd <= ~input_data_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((input_data_V_data_V_0_ack_in == 1'b1) & (input_data_V_data_V_0_vld_in == 1'b1))) begin
            input_data_V_data_V_0_sel_wr <= ~input_data_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((input_data_V_data_V_0_state == 2'd2) & (input_data_V_data_V_0_vld_in == 1'b0)) | ((input_data_V_data_V_0_state == 2'd3) & (input_data_V_data_V_0_vld_in == 1'b0) & (input_data_V_data_V_0_ack_out == 1'b1)))) begin
            input_data_V_data_V_0_state <= 2'd2;
        end else if ((((input_data_V_data_V_0_state == 2'd1) & (input_data_V_data_V_0_ack_out == 1'b0)) | ((input_data_V_data_V_0_state == 2'd3) & (input_data_V_data_V_0_ack_out == 1'b0) & (input_data_V_data_V_0_vld_in == 1'b1)))) begin
            input_data_V_data_V_0_state <= 2'd1;
        end else if (((~((input_data_V_data_V_0_vld_in == 1'b0) & (input_data_V_data_V_0_ack_out == 1'b1)) & ~((input_data_V_data_V_0_ack_out == 1'b0) & (input_data_V_data_V_0_vld_in == 1'b1)) & (input_data_V_data_V_0_state == 2'd3)) | ((input_data_V_data_V_0_state == 2'd1) & (input_data_V_data_V_0_ack_out == 1'b1)) | ((input_data_V_data_V_0_state == 2'd2) & (input_data_V_data_V_0_vld_in == 1'b1)))) begin
            input_data_V_data_V_0_state <= 2'd3;
        end else begin
            input_data_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_dest_V_0_state <= 2'd0;
    end else begin
        if ((((input_data_V_dest_V_0_state == 2'd2) & (input_data_V_dest_V_0_vld_in == 1'b0)) | ((input_data_V_dest_V_0_state == 2'd3) & (input_data_V_dest_V_0_vld_in == 1'b0) & (input_data_V_dest_V_0_ack_out == 1'b1)))) begin
            input_data_V_dest_V_0_state <= 2'd2;
        end else if ((((input_data_V_dest_V_0_state == 2'd1) & (input_data_V_dest_V_0_ack_out == 1'b0)) | ((input_data_V_dest_V_0_state == 2'd3) & (input_data_V_dest_V_0_ack_out == 1'b0) & (input_data_V_dest_V_0_vld_in == 1'b1)))) begin
            input_data_V_dest_V_0_state <= 2'd1;
        end else if (((~((input_data_V_dest_V_0_vld_in == 1'b0) & (input_data_V_dest_V_0_ack_out == 1'b1)) & ~((input_data_V_dest_V_0_ack_out == 1'b0) & (input_data_V_dest_V_0_vld_in == 1'b1)) & (input_data_V_dest_V_0_state == 2'd3)) | ((input_data_V_dest_V_0_state == 2'd1) & (input_data_V_dest_V_0_ack_out == 1'b1)) | ((input_data_V_dest_V_0_state == 2'd2) & (input_data_V_dest_V_0_vld_in == 1'b1)))) begin
            input_data_V_dest_V_0_state <= 2'd3;
        end else begin
            input_data_V_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_data_V_1_ack_out == 1'b1) & (output_data_V_data_V_1_vld_out == 1'b1))) begin
            output_data_V_data_V_1_sel_rd <= ~output_data_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_data_V_1_ack_in == 1'b1) & (output_data_V_data_V_1_vld_in == 1'b1))) begin
            output_data_V_data_V_1_sel_wr <= ~output_data_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_data_V_1_state == 2'd2) & (output_data_V_data_V_1_vld_in == 1'b0)) | ((output_data_V_data_V_1_state == 2'd3) & (output_data_V_data_V_1_vld_in == 1'b0) & (output_data_V_data_V_1_ack_out == 1'b1)))) begin
            output_data_V_data_V_1_state <= 2'd2;
        end else if ((((output_data_V_data_V_1_state == 2'd1) & (output_data_V_data_V_1_ack_out == 1'b0)) | ((output_data_V_data_V_1_state == 2'd3) & (output_data_V_data_V_1_ack_out == 1'b0) & (output_data_V_data_V_1_vld_in == 1'b1)))) begin
            output_data_V_data_V_1_state <= 2'd1;
        end else if (((~((output_data_V_data_V_1_vld_in == 1'b0) & (output_data_V_data_V_1_ack_out == 1'b1)) & ~((output_data_V_data_V_1_ack_out == 1'b0) & (output_data_V_data_V_1_vld_in == 1'b1)) & (output_data_V_data_V_1_state == 2'd3)) | ((output_data_V_data_V_1_state == 2'd1) & (output_data_V_data_V_1_ack_out == 1'b1)) | ((output_data_V_data_V_1_state == 2'd2) & (output_data_V_data_V_1_vld_in == 1'b1)))) begin
            output_data_V_data_V_1_state <= 2'd3;
        end else begin
            output_data_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_dest_V_1_ack_out == 1'b1) & (output_data_V_dest_V_1_vld_out == 1'b1))) begin
            output_data_V_dest_V_1_sel_rd <= ~output_data_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_dest_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_dest_V_1_state == 2'd2) & (output_data_V_dest_V_1_vld_in == 1'b0)) | ((output_data_V_dest_V_1_state == 2'd3) & (output_data_V_dest_V_1_vld_in == 1'b0) & (output_data_V_dest_V_1_ack_out == 1'b1)))) begin
            output_data_V_dest_V_1_state <= 2'd2;
        end else if ((((output_data_V_dest_V_1_state == 2'd1) & (output_data_V_dest_V_1_ack_out == 1'b0)) | ((output_data_V_dest_V_1_state == 2'd3) & (output_data_V_dest_V_1_ack_out == 1'b0) & (output_data_V_dest_V_1_vld_in == 1'b1)))) begin
            output_data_V_dest_V_1_state <= 2'd1;
        end else if (((~((output_data_V_dest_V_1_vld_in == 1'b0) & (output_data_V_dest_V_1_ack_out == 1'b1)) & ~((output_data_V_dest_V_1_ack_out == 1'b0) & (output_data_V_dest_V_1_vld_in == 1'b1)) & (output_data_V_dest_V_1_state == 2'd3)) | ((output_data_V_dest_V_1_state == 2'd1) & (output_data_V_dest_V_1_ack_out == 1'b1)) | ((output_data_V_dest_V_1_state == 2'd2) & (output_data_V_dest_V_1_vld_in == 1'b1)))) begin
            output_data_V_dest_V_1_state <= 2'd3;
        end else begin
            output_data_V_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_id_V_1_ack_out == 1'b1) & (output_data_V_id_V_1_vld_out == 1'b1))) begin
            output_data_V_id_V_1_sel_rd <= ~output_data_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_id_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_id_V_1_state == 2'd2) & (output_data_V_id_V_1_vld_in == 1'b0)) | ((output_data_V_id_V_1_state == 2'd3) & (output_data_V_id_V_1_vld_in == 1'b0) & (output_data_V_id_V_1_ack_out == 1'b1)))) begin
            output_data_V_id_V_1_state <= 2'd2;
        end else if ((((output_data_V_id_V_1_state == 2'd1) & (output_data_V_id_V_1_ack_out == 1'b0)) | ((output_data_V_id_V_1_state == 2'd3) & (output_data_V_id_V_1_ack_out == 1'b0) & (output_data_V_id_V_1_vld_in == 1'b1)))) begin
            output_data_V_id_V_1_state <= 2'd1;
        end else if (((~((output_data_V_id_V_1_vld_in == 1'b0) & (output_data_V_id_V_1_ack_out == 1'b1)) & ~((output_data_V_id_V_1_ack_out == 1'b0) & (output_data_V_id_V_1_vld_in == 1'b1)) & (output_data_V_id_V_1_state == 2'd3)) | ((output_data_V_id_V_1_state == 2'd1) & (output_data_V_id_V_1_ack_out == 1'b1)) | ((output_data_V_id_V_1_state == 2'd2) & (output_data_V_id_V_1_vld_in == 1'b1)))) begin
            output_data_V_id_V_1_state <= 2'd3;
        end else begin
            output_data_V_id_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_keep_V_1_ack_out == 1'b1) & (output_data_V_keep_V_1_vld_out == 1'b1))) begin
            output_data_V_keep_V_1_sel_rd <= ~output_data_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_keep_V_1_state == 2'd2) & (output_data_V_keep_V_1_vld_in == 1'b0)) | ((output_data_V_keep_V_1_state == 2'd3) & (output_data_V_keep_V_1_vld_in == 1'b0) & (output_data_V_keep_V_1_ack_out == 1'b1)))) begin
            output_data_V_keep_V_1_state <= 2'd2;
        end else if ((((output_data_V_keep_V_1_state == 2'd1) & (output_data_V_keep_V_1_ack_out == 1'b0)) | ((output_data_V_keep_V_1_state == 2'd3) & (output_data_V_keep_V_1_ack_out == 1'b0) & (output_data_V_keep_V_1_vld_in == 1'b1)))) begin
            output_data_V_keep_V_1_state <= 2'd1;
        end else if (((~((output_data_V_keep_V_1_vld_in == 1'b0) & (output_data_V_keep_V_1_ack_out == 1'b1)) & ~((output_data_V_keep_V_1_ack_out == 1'b0) & (output_data_V_keep_V_1_vld_in == 1'b1)) & (output_data_V_keep_V_1_state == 2'd3)) | ((output_data_V_keep_V_1_state == 2'd1) & (output_data_V_keep_V_1_ack_out == 1'b1)) | ((output_data_V_keep_V_1_state == 2'd2) & (output_data_V_keep_V_1_vld_in == 1'b1)))) begin
            output_data_V_keep_V_1_state <= 2'd3;
        end else begin
            output_data_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_last_V_1_ack_out == 1'b1) & (output_data_V_last_V_1_vld_out == 1'b1))) begin
            output_data_V_last_V_1_sel_rd <= ~output_data_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_last_V_1_ack_in == 1'b1) & (output_data_V_last_V_1_vld_in == 1'b1))) begin
            output_data_V_last_V_1_sel_wr <= ~output_data_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_last_V_1_state == 2'd2) & (output_data_V_last_V_1_vld_in == 1'b0)) | ((output_data_V_last_V_1_state == 2'd3) & (output_data_V_last_V_1_vld_in == 1'b0) & (output_data_V_last_V_1_ack_out == 1'b1)))) begin
            output_data_V_last_V_1_state <= 2'd2;
        end else if ((((output_data_V_last_V_1_state == 2'd1) & (output_data_V_last_V_1_ack_out == 1'b0)) | ((output_data_V_last_V_1_state == 2'd3) & (output_data_V_last_V_1_ack_out == 1'b0) & (output_data_V_last_V_1_vld_in == 1'b1)))) begin
            output_data_V_last_V_1_state <= 2'd1;
        end else if (((~((output_data_V_last_V_1_vld_in == 1'b0) & (output_data_V_last_V_1_ack_out == 1'b1)) & ~((output_data_V_last_V_1_ack_out == 1'b0) & (output_data_V_last_V_1_vld_in == 1'b1)) & (output_data_V_last_V_1_state == 2'd3)) | ((output_data_V_last_V_1_state == 2'd1) & (output_data_V_last_V_1_ack_out == 1'b1)) | ((output_data_V_last_V_1_state == 2'd2) & (output_data_V_last_V_1_vld_in == 1'b1)))) begin
            output_data_V_last_V_1_state <= 2'd3;
        end else begin
            output_data_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_strb_V_1_ack_out == 1'b1) & (output_data_V_strb_V_1_vld_out == 1'b1))) begin
            output_data_V_strb_V_1_sel_rd <= ~output_data_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_strb_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_strb_V_1_state == 2'd2) & (output_data_V_strb_V_1_vld_in == 1'b0)) | ((output_data_V_strb_V_1_state == 2'd3) & (output_data_V_strb_V_1_vld_in == 1'b0) & (output_data_V_strb_V_1_ack_out == 1'b1)))) begin
            output_data_V_strb_V_1_state <= 2'd2;
        end else if ((((output_data_V_strb_V_1_state == 2'd1) & (output_data_V_strb_V_1_ack_out == 1'b0)) | ((output_data_V_strb_V_1_state == 2'd3) & (output_data_V_strb_V_1_ack_out == 1'b0) & (output_data_V_strb_V_1_vld_in == 1'b1)))) begin
            output_data_V_strb_V_1_state <= 2'd1;
        end else if (((~((output_data_V_strb_V_1_vld_in == 1'b0) & (output_data_V_strb_V_1_ack_out == 1'b1)) & ~((output_data_V_strb_V_1_ack_out == 1'b0) & (output_data_V_strb_V_1_vld_in == 1'b1)) & (output_data_V_strb_V_1_state == 2'd3)) | ((output_data_V_strb_V_1_state == 2'd1) & (output_data_V_strb_V_1_ack_out == 1'b1)) | ((output_data_V_strb_V_1_state == 2'd2) & (output_data_V_strb_V_1_vld_in == 1'b1)))) begin
            output_data_V_strb_V_1_state <= 2'd3;
        end else begin
            output_data_V_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_user_V_1_ack_out == 1'b1) & (output_data_V_user_V_1_vld_out == 1'b1))) begin
            output_data_V_user_V_1_sel_rd <= ~output_data_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_user_V_1_ack_in == 1'b1) & (output_data_V_user_V_1_vld_in == 1'b1))) begin
            output_data_V_user_V_1_sel_wr <= ~output_data_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_user_V_1_state == 2'd2) & (output_data_V_user_V_1_vld_in == 1'b0)) | ((output_data_V_user_V_1_state == 2'd3) & (output_data_V_user_V_1_vld_in == 1'b0) & (output_data_V_user_V_1_ack_out == 1'b1)))) begin
            output_data_V_user_V_1_state <= 2'd2;
        end else if ((((output_data_V_user_V_1_state == 2'd1) & (output_data_V_user_V_1_ack_out == 1'b0)) | ((output_data_V_user_V_1_state == 2'd3) & (output_data_V_user_V_1_ack_out == 1'b0) & (output_data_V_user_V_1_vld_in == 1'b1)))) begin
            output_data_V_user_V_1_state <= 2'd1;
        end else if (((~((output_data_V_user_V_1_vld_in == 1'b0) & (output_data_V_user_V_1_ack_out == 1'b1)) & ~((output_data_V_user_V_1_ack_out == 1'b0) & (output_data_V_user_V_1_vld_in == 1'b1)) & (output_data_V_user_V_1_state == 2'd3)) | ((output_data_V_user_V_1_state == 2'd1) & (output_data_V_user_V_1_ack_out == 1'b1)) | ((output_data_V_user_V_1_state == 2'd2) & (output_data_V_user_V_1_vld_in == 1'b1)))) begin
            output_data_V_user_V_1_state <= 2'd3;
        end else begin
            output_data_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_fu_220_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i1_reg_180 <= i_2_fu_226_p2;
    end else if (((grp_padding2d_fix16_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_reg_180 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_169 <= i_1_fu_204_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_169 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond1_reg_257 <= exitcond1_fu_220_p2;
        exitcond1_reg_257_pp0_iter1_reg <= exitcond1_reg_257;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_data_V_0_load_A == 1'b1)) begin
        input_data_V_data_V_0_payload_A <= input_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_data_V_0_load_B == 1'b1)) begin
        input_data_V_data_V_0_payload_B <= input_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_data_V_1_load_A == 1'b1)) begin
        output_data_V_data_V_1_payload_A <= Padding2D_0_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_data_V_1_load_B == 1'b1)) begin
        output_data_V_data_V_1_payload_B <= Padding2D_0_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_last_V_1_load_A == 1'b1)) begin
        output_data_V_last_V_1_payload_A <= tmp_last_V_reg_271;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_last_V_1_load_B == 1'b1)) begin
        output_data_V_last_V_1_payload_B <= tmp_last_V_reg_271;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_user_V_1_load_A == 1'b1)) begin
        output_data_V_user_V_1_payload_A <= tmp_user_V_reg_266;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_user_V_1_load_B == 1'b1)) begin
        output_data_V_user_V_1_payload_B <= tmp_user_V_reg_266;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_last_V_reg_271 <= tmp_last_V_fu_238_p2;
        tmp_user_V_reg_266 <= tmp_user_V_fu_232_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Padding2D_0_array_address0 = tmp_4_fu_244_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Padding2D_0_array_address0 = grp_padding2d_fix16_fu_191_output_r_address0;
    end else begin
        Padding2D_0_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Padding2D_0_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Padding2D_0_array_ce0 = grp_padding2d_fix16_fu_191_output_r_ce0;
    end else begin
        Padding2D_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Padding2D_0_array_we0 = grp_padding2d_fix16_fu_191_output_r_we0;
    end else begin
        Padding2D_0_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_fu_220_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0)) & (output_data_V_dest_V_1_state[1'd0] == 1'b0) & (output_data_V_id_V_1_state[1'd0] == 1'b0) & (output_data_V_last_V_1_state[1'd0] == 1'b0) & (output_data_V_user_V_1_state[1'd0] == 1'b0) & (output_data_V_strb_V_1_state[1'd0] == 1'b0) & (output_data_V_keep_V_1_state[1'd0] == 1'b0) & (output_data_V_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0)) & (output_data_V_dest_V_1_state[1'd0] == 1'b0) & (output_data_V_id_V_1_state[1'd0] == 1'b0) & (output_data_V_last_V_1_state[1'd0] == 1'b0) & (output_data_V_user_V_1_state[1'd0] == 1'b0) & (output_data_V_strb_V_1_state[1'd0] == 1'b0) & (output_data_V_keep_V_1_state[1'd0] == 1'b0) & (output_data_V_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_0_array_address0 = tmp_s_fu_215_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_0_array_address0 = grp_padding2d_fix16_fu_191_input_r_address0;
    end else begin
        input_0_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_0_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_0_array_ce0 = grp_padding2d_fix16_fu_191_input_r_ce0;
    end else begin
        input_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_0_array_we0 = 1'b1;
    end else begin
        input_0_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_data_TDATA_blk_n = input_data_V_data_V_0_state[1'd0];
    end else begin
        input_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_data_V_data_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_data_V_data_V_0_sel == 1'b1)) begin
        input_data_V_data_V_0_data_out = input_data_V_data_V_0_payload_B;
    end else begin
        input_data_V_data_V_0_data_out = input_data_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_data_V_dest_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (exitcond1_reg_257_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_data_TDATA_blk_n = output_data_V_data_V_1_state[1'd1];
    end else begin
        output_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((output_data_V_data_V_1_sel == 1'b1)) begin
        output_data_V_data_V_1_data_out = output_data_V_data_V_1_payload_B;
    end else begin
        output_data_V_data_V_1_data_out = output_data_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_V_data_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_V_dest_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_V_id_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_V_keep_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_last_V_1_sel == 1'b1)) begin
        output_data_V_last_V_1_data_out = output_data_V_last_V_1_payload_B;
    end else begin
        output_data_V_last_V_1_data_out = output_data_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_V_last_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_V_strb_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_user_V_1_sel == 1'b1)) begin
        output_data_V_user_V_1_data_out = output_data_V_user_V_1_payload_B;
    end else begin
        output_data_V_user_V_1_data_out = output_data_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_257 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_V_user_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_198_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_padding2d_fix16_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond1_fu_220_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond1_fu_220_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((~((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0)) & (output_data_V_dest_V_1_state[1'd0] == 1'b0) & (output_data_V_id_V_1_state[1'd0] == 1'b0) & (output_data_V_last_V_1_state[1'd0] == 1'b0) & (output_data_V_user_V_1_state[1'd0] == 1'b0) & (output_data_V_strb_V_1_state[1'd0] == 1'b0) & (output_data_V_keep_V_1_state[1'd0] == 1'b0) & (output_data_V_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2 = ((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state2_ignore_call0 = ((exitcond_fu_198_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((exitcond1_reg_257 == 1'd0) & (output_data_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((exitcond1_reg_257_pp0_iter1_reg == 1'd0) & (output_data_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8 = ((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_220_p2 = ((i1_reg_180 == 10'd900) ? 1'b1 : 1'b0);

assign exitcond_fu_198_p2 = ((i_reg_169 == 10'd784) ? 1'b1 : 1'b0);

assign grp_padding2d_fix16_fu_191_ap_start = grp_padding2d_fix16_fu_191_ap_start_reg;

assign i_1_fu_204_p2 = (i_reg_169 + 10'd1);

assign i_2_fu_226_p2 = (i1_reg_180 + 10'd1);

assign input_data_TREADY = input_data_V_dest_V_0_state[1'd1];

assign input_data_V_data_V_0_ack_in = input_data_V_data_V_0_state[1'd1];

assign input_data_V_data_V_0_load_A = (input_data_V_data_V_0_state_cmp_full & ~input_data_V_data_V_0_sel_wr);

assign input_data_V_data_V_0_load_B = (input_data_V_data_V_0_state_cmp_full & input_data_V_data_V_0_sel_wr);

assign input_data_V_data_V_0_sel = input_data_V_data_V_0_sel_rd;

assign input_data_V_data_V_0_state_cmp_full = ((input_data_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_data_V_data_V_0_vld_in = input_data_TVALID;

assign input_data_V_data_V_0_vld_out = input_data_V_data_V_0_state[1'd0];

assign input_data_V_dest_V_0_vld_in = input_data_TVALID;

assign output_data_TDATA = output_data_V_data_V_1_data_out;

assign output_data_TDEST = output_data_V_dest_V_1_data_out;

assign output_data_TID = output_data_V_id_V_1_data_out;

assign output_data_TKEEP = output_data_V_keep_V_1_data_out;

assign output_data_TLAST = output_data_V_last_V_1_data_out;

assign output_data_TSTRB = output_data_V_strb_V_1_data_out;

assign output_data_TUSER = output_data_V_user_V_1_data_out;

assign output_data_TVALID = output_data_V_dest_V_1_state[1'd0];

assign output_data_V_data_V_1_ack_in = output_data_V_data_V_1_state[1'd1];

assign output_data_V_data_V_1_ack_out = output_data_TREADY;

assign output_data_V_data_V_1_load_A = (output_data_V_data_V_1_state_cmp_full & ~output_data_V_data_V_1_sel_wr);

assign output_data_V_data_V_1_load_B = (output_data_V_data_V_1_state_cmp_full & output_data_V_data_V_1_sel_wr);

assign output_data_V_data_V_1_sel = output_data_V_data_V_1_sel_rd;

assign output_data_V_data_V_1_state_cmp_full = ((output_data_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_data_V_1_vld_out = output_data_V_data_V_1_state[1'd0];

assign output_data_V_dest_V_1_ack_in = output_data_V_dest_V_1_state[1'd1];

assign output_data_V_dest_V_1_ack_out = output_data_TREADY;

assign output_data_V_dest_V_1_data_out = 1'd0;

assign output_data_V_dest_V_1_sel = output_data_V_dest_V_1_sel_rd;

assign output_data_V_dest_V_1_vld_out = output_data_V_dest_V_1_state[1'd0];

assign output_data_V_id_V_1_ack_in = output_data_V_id_V_1_state[1'd1];

assign output_data_V_id_V_1_ack_out = output_data_TREADY;

assign output_data_V_id_V_1_data_out = 1'd0;

assign output_data_V_id_V_1_sel = output_data_V_id_V_1_sel_rd;

assign output_data_V_id_V_1_vld_out = output_data_V_id_V_1_state[1'd0];

assign output_data_V_keep_V_1_ack_in = output_data_V_keep_V_1_state[1'd1];

assign output_data_V_keep_V_1_ack_out = output_data_TREADY;

assign output_data_V_keep_V_1_data_out = 2'd2;

assign output_data_V_keep_V_1_sel = output_data_V_keep_V_1_sel_rd;

assign output_data_V_keep_V_1_vld_out = output_data_V_keep_V_1_state[1'd0];

assign output_data_V_last_V_1_ack_in = output_data_V_last_V_1_state[1'd1];

assign output_data_V_last_V_1_ack_out = output_data_TREADY;

assign output_data_V_last_V_1_load_A = (output_data_V_last_V_1_state_cmp_full & ~output_data_V_last_V_1_sel_wr);

assign output_data_V_last_V_1_load_B = (output_data_V_last_V_1_state_cmp_full & output_data_V_last_V_1_sel_wr);

assign output_data_V_last_V_1_sel = output_data_V_last_V_1_sel_rd;

assign output_data_V_last_V_1_state_cmp_full = ((output_data_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_last_V_1_vld_out = output_data_V_last_V_1_state[1'd0];

assign output_data_V_strb_V_1_ack_in = output_data_V_strb_V_1_state[1'd1];

assign output_data_V_strb_V_1_ack_out = output_data_TREADY;

assign output_data_V_strb_V_1_data_out = 2'd0;

assign output_data_V_strb_V_1_sel = output_data_V_strb_V_1_sel_rd;

assign output_data_V_strb_V_1_vld_out = output_data_V_strb_V_1_state[1'd0];

assign output_data_V_user_V_1_ack_in = output_data_V_user_V_1_state[1'd1];

assign output_data_V_user_V_1_ack_out = output_data_TREADY;

assign output_data_V_user_V_1_load_A = (output_data_V_user_V_1_state_cmp_full & ~output_data_V_user_V_1_sel_wr);

assign output_data_V_user_V_1_load_B = (output_data_V_user_V_1_state_cmp_full & output_data_V_user_V_1_sel_wr);

assign output_data_V_user_V_1_sel = output_data_V_user_V_1_sel_rd;

assign output_data_V_user_V_1_state_cmp_full = ((output_data_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_user_V_1_vld_out = output_data_V_user_V_1_state[1'd0];

assign tmp_4_fu_244_p1 = i1_reg_180;

assign tmp_last_V_fu_238_p2 = ((i1_reg_180 == 10'd899) ? 1'b1 : 1'b0);

assign tmp_s_fu_215_p1 = i_reg_169;

assign tmp_user_V_fu_232_p2 = ((i1_reg_180 == 10'd0) ? 1'b1 : 1'b0);

endmodule //network
