vendor_name = ModelSim
source_file = 1, C:/Dev/FPGA/Project/Test0/Test0.v
source_file = 1, C:/Dev/FPGA/Project/Test0/db/Test0.cbx.xml
design_name = Test0
instance = comp, \LEDR[0]~output , LEDR[0]~output, Test0, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Test0, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Test0, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Test0, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Test0, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Test0, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Test0, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Test0, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, Test0, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Test0, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Test0, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Test0, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Test0, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Test0, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Test0, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, Test0, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, Test0, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, Test0, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, Test0, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, Test0, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, Test0, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, Test0, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Test0, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Test0, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Test0, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Test0, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Test0, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Test0, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Test0, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, Test0, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, Test0, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, Test0, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, Test0, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, Test0, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, Test0, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, Test0, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, Test0, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, Test0, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, Test0, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, Test0, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, Test0, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, Test0, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, Test0, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, Test0, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, Test0, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, Test0, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, Test0, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, Test0, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, Test0, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, Test0, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, Test0, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, Test0, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, Test0, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, Test0, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, Test0, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, Test0, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, Test0, 1
instance = comp, \SW[4]~input , SW[4]~input, Test0, 1
instance = comp, \SW[6]~input , SW[6]~input, Test0, 1
instance = comp, \SW[7]~input , SW[7]~input, Test0, 1
instance = comp, \SW[5]~input , SW[5]~input, Test0, 1
instance = comp, \m0|h0~0 , m0|h0~0, Test0, 1
instance = comp, \m0|h1~0 , m0|h1~0, Test0, 1
instance = comp, \m0|h2~0 , m0|h2~0, Test0, 1
instance = comp, \m0|h3~0 , m0|h3~0, Test0, 1
instance = comp, \m0|h4~0 , m0|h4~0, Test0, 1
instance = comp, \m0|h5~0 , m0|h5~0, Test0, 1
instance = comp, \m0|h6~0 , m0|h6~0, Test0, 1
instance = comp, \SW[2]~input , SW[2]~input, Test0, 1
instance = comp, \SW[1]~input , SW[1]~input, Test0, 1
instance = comp, \SW[3]~input , SW[3]~input, Test0, 1
instance = comp, \SW[0]~input , SW[0]~input, Test0, 1
instance = comp, \m1|h0~0 , m1|h0~0, Test0, 1
instance = comp, \m1|h1~0 , m1|h1~0, Test0, 1
instance = comp, \m1|h2~0 , m1|h2~0, Test0, 1
instance = comp, \m1|h3~0 , m1|h3~0, Test0, 1
instance = comp, \m1|h4~0 , m1|h4~0, Test0, 1
instance = comp, \m1|h5~0 , m1|h5~0, Test0, 1
instance = comp, \m1|h6~0 , m1|h6~0, Test0, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Test0, 1
instance = comp, \KEY[2]~input , KEY[2]~input, Test0, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Test0, 1
instance = comp, \Mux4~0 , Mux4~0, Test0, 1
instance = comp, \u0|m2|s~0 , u0|m2|s~0, Test0, 1
instance = comp, \Mux4~1 , Mux4~1, Test0, 1
instance = comp, \Add0~5 , Add0~5, Test0, 1
instance = comp, \Add0~9 , Add0~9, Test0, 1
instance = comp, \Add0~1 , Add0~1, Test0, 1
instance = comp, \Add0~13 , Add0~13, Test0, 1
instance = comp, \Mux4~2 , Mux4~2, Test0, 1
instance = comp, \WideAnd0~0 , WideAnd0~0, Test0, 1
instance = comp, \WideAnd0~1 , WideAnd0~1, Test0, 1
instance = comp, \Mux4~4 , Mux4~4, Test0, 1
instance = comp, \WideOr0~0 , WideOr0~0, Test0, 1
instance = comp, \Mux7~0 , Mux7~0, Test0, 1
instance = comp, \m1|h2~1 , m1|h2~1, Test0, 1
instance = comp, \Mux7~1 , Mux7~1, Test0, 1
instance = comp, \Mux5~1 , Mux5~1, Test0, 1
instance = comp, \Mux5~0 , Mux5~0, Test0, 1
instance = comp, \Mux5~2 , Mux5~2, Test0, 1
instance = comp, \u0|m0|co , u0|m0|co, Test0, 1
instance = comp, \Mux6~0 , Mux6~0, Test0, 1
instance = comp, \Mux6~1 , Mux6~1, Test0, 1
instance = comp, \m4|h0~0 , m4|h0~0, Test0, 1
instance = comp, \m4|h1~0 , m4|h1~0, Test0, 1
instance = comp, \m4|h2~0 , m4|h2~0, Test0, 1
instance = comp, \m4|h3~0 , m4|h3~0, Test0, 1
instance = comp, \m4|h4~0 , m4|h4~0, Test0, 1
instance = comp, \m4|h5~0 , m4|h5~0, Test0, 1
instance = comp, \m4|h6 , m4|h6, Test0, 1
instance = comp, \Mux0~0 , Mux0~0, Test0, 1
instance = comp, \Mux2~0 , Mux2~0, Test0, 1
instance = comp, \Mux1~0 , Mux1~0, Test0, 1
instance = comp, \Mux3~0 , Mux3~0, Test0, 1
instance = comp, \Mux4~3 , Mux4~3, Test0, 1
instance = comp, \Add0~17 , Add0~17, Test0, 1
instance = comp, \Mux3~1 , Mux3~1, Test0, 1
instance = comp, \m5|h0~0 , m5|h0~0, Test0, 1
instance = comp, \m5|h1 , m5|h1, Test0, 1
instance = comp, \m5|h2~0 , m5|h2~0, Test0, 1
instance = comp, \m5|h3~0 , m5|h3~0, Test0, 1
instance = comp, \m5|h4~0 , m5|h4~0, Test0, 1
instance = comp, \m5|h5~0 , m5|h5~0, Test0, 1
instance = comp, \m5|h6 , m5|h6, Test0, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Test0, 1
