/{
    soc{

        fpga2sdram0: fpgabridge@3 {
			compatible = "altr,socfpga-fpga2sdram-bridge";
	    };

        base_fpga: base_fpga_region {
            
            ranges =    <0x0 0x0 0xc0000000 0x20000000>,
                        <0x1 0x0 0xff200000 0x00200000>;
            #size-cells = <0x1>;
            #address-cells = <0x2>;
            
            fpga_axi: bridge0@0x0 {
                compatible = "simple-bus";
                #size-cells = <0x1>;
                #address-cells = <0x1>;
                ranges = <0x0 0x0 0x0 0x20000000>;
            };

            fpga_axi_lw: bridge1@0x1 {
                compatible = "simple-bus";
                #size-cells = <0x1>;
                #address-cells = <0x1>;
                ranges = <0x0 0x1 0x0 0x00200000>;
            };       
        };
    };
};
