

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Sun Dec 20 21:12:10 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cordic_hls
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.627 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    110|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      88|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|      88|    167|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordic_mul_mul_13bkb_U1  |cordic_mul_mul_13bkb  |  i0 * i1  |
    |cordic_mul_mul_13bkb_U2  |cordic_mul_mul_13bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |current_sin_V_fu_223_p2  |     +    |      0|  0|  12|          12|          12|
    |j_fu_134_p2              |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_218_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_1_fu_178_p2   |     -    |      0|  0|  17|           1|          13|
    |sub_ln1118_fu_144_p2     |     -    |      0|  0|  17|           1|          13|
    |icmp_ln18_fu_128_p2      |   icmp   |      0|  0|  11|           6|           7|
    |r_V_2_fu_184_p3          |  select  |      0|  0|  13|           1|          13|
    |r_V_fu_150_p3            |  select  |      0|  0|  13|           1|          13|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 110|          40|          84|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|          4|    1|          4|
    |factor_0_reg_72  |   9|          2|   12|         24|
    |j_0_reg_109      |   9|          2|    6|         12|
    |p_Val2_2_reg_96  |   9|          2|   12|         24|
    |p_Val2_4_reg_83  |   9|          2|   12|         24|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  57|         12|   43|         88|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |cos_shift_V_reg_256  |  12|   0|   12|          0|
    |factor_0_reg_72      |  12|   0|   12|          0|
    |j_0_reg_109          |   6|   0|    6|          0|
    |j_reg_251            |   6|   0|    6|          0|
    |p_Val2_2_reg_96      |  12|   0|   12|          0|
    |p_Val2_4_reg_83      |  12|   0|   12|          0|
    |r_V_7_reg_266        |  12|   0|   12|          0|
    |sin_shift_V_reg_261  |  12|   0|   12|          0|
    |tmp_reg_242          |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  88|   0|   88|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

