
---------- Begin Simulation Statistics ----------
simSeconds                                   0.097679                       # Number of seconds simulated (Second)
simTicks                                  97678634500                       # Number of ticks simulated (Tick)
finalTick                                 98672430500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    487.32                       # Real time elapsed on the host (Second)
hostTickRate                                200438982                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                     96087816                       # Number of instructions simulated (Count)
simOps                                      109814419                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   197175                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     225342                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        195357269                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       108123861                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        5                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      118554463                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    319                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               238643                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            475342                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           195356718                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.606861                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.472350                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 155602484     79.65%     79.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  13115459      6.71%     86.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7928350      4.06%     90.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1772299      0.91%     91.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   6163826      3.16%     94.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6262220      3.21%     97.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   3839095      1.97%     99.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    119447      0.06%     99.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    553538      0.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             195356718                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1238491     30.48%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     30.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                1355656     33.36%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     63.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1469722     36.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      5383296      4.54%      4.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43385102     36.60%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     10765768      9.08%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     21532360     18.16%     68.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     10765768      9.08%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     24030854     20.27%     97.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2691315      2.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      118554463                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.606860                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             4063876                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.034279                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                297606172                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                48902505                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        48756309                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                138923661                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                59460028                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        59214751                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52306986                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    64928057                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         118542763                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      24030839                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     11694                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               23410                       # Number of nop insts executed (Count)
system.cpu.numRefs                           26722154                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2739343                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      2691315                       # Number of stores executed (Count)
system.cpu.numRate                           0.606800                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               6                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             551                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    94428176                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     107885218                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.068845                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.068845                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.483361                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.483361                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   97063349                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  48661627                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  134579238                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    16253061                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   16289688                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 129150622                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       13498389                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2692374                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           29                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2762453                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2739118                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             23441                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2738629                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  217                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2738611                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999993                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              82                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               82                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          235705                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             23438                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    195312709                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.552491                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.733806                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       168312625     86.18%     86.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         8530595      4.37%     90.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3807279      1.95%     92.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             298      0.00%     92.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         4728548      2.42%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1417514      0.73%     95.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1182902      0.61%     96.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             347      0.00%     96.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         7332601      3.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    195312709                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             94451416                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              107908458                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    16148352                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13457091                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2738053                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         59208400                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    67469167                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5382800      4.99%      4.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     43317302     40.14%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            4      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     10764800      9.98%     55.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     21530400     19.95%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     10764800      9.98%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     13457091     12.47%     97.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2691261      2.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    107908458                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7332601                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5173612                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5173612                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5173612                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5173612                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     10978042                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        10978042                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     10978042                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       10978042                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 640362418500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 640362418500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 640362418500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 640362418500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16151654                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16151654                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16151654                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16151654                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.679685                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.679685                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.679685                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.679685                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58331.205009                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 58331.205009                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58331.205009                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58331.205009                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    171426170                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           32                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      3742695                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.802869                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           32                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2690854                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2690854                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      7001391                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       7001391                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      7001391                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      7001391                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3976651                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3976651                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3976651                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3976651                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 377542572000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 377542572000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 377542572000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 377542572000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.246207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.246207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.246207                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.246207                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 94939.830526                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 94939.830526                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 94939.830526                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 94939.830526                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3976650                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2482351                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2482351                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     10978042                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      10978042                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 640362418500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 640362418500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13460393                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13460393                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.815581                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.815581                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58331.205009                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58331.205009                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      7001391                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      7001391                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      3976651                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3976651                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 377542572000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 377542572000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.295433                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.295433                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 94939.830526                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 94939.830526                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2691261                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2691261                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      2691261                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2691261                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9203432                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3976650                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.314368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          399                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          625                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           68583266                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          68583266                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1853897                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             179791024                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9144707                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4543321                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23769                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2723774                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              108462994                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8238845                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       95502836                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2762453                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2738618                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     187094101                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   47544                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   8217612                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  2361                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          195356718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.558731                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.920415                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                178658510     91.45%     91.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       42      0.00%     91.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      303      0.00%     91.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3036118      1.55%     93.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23459      0.01%     93.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3044581      1.56%     94.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      110      0.00%     94.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    23285      0.01%     94.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 10570310      5.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            195356718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014141                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.488862                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8217603                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8217603                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8217603                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8217603                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            9                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               9                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            9                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              9                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       783500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       783500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       783500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       783500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8217612                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8217612                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8217612                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8217612                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 87055.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 87055.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 87055.555556                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 87055.555556                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            8                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 8                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            2                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            7                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            7                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       673500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       673500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       673500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       673500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 96214.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 96214.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 96214.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 96214.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      8                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8217603                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8217603                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       783500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       783500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8217612                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8217612                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 87055.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 87055.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            7                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            7                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       673500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       673500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 96214.285714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 96214.285714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   24                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  8                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                      3                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           32870456                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          32870456                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     23769                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  132494200                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   780798                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              108147276                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 9174                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 13498389                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2692374                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     5                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    107803                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          23232                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          218                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23450                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                107972537                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               107971060                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  87627034                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 117666158                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.552685                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.744709                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   41293                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  24                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1118                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                3486363                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13457091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            139.279369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           117.327992                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 976920      7.26%      7.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               528891      3.93%     11.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               583823      4.34%     15.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               353137      2.62%     18.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               326220      2.42%     20.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               462629      3.44%     24.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               505627      3.76%     27.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               416394      3.09%     30.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               449778      3.34%     34.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               512265      3.81%     38.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             523486      3.89%     41.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             697735      5.18%     47.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129            1223190      9.09%     56.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             423047      3.14%     59.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             965664      7.18%     66.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1195493      8.88%     75.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             205048      1.52%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             229357      1.70%     78.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             187350      1.39%     80.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             157351      1.17%     81.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             175361      1.30%     82.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             183844      1.37%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              91032      0.68%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              99788      0.74%     85.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             133762      0.99%     86.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             117733      0.87%     87.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              99612      0.74%     87.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             114827      0.85%     88.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             124610      0.93%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              79638      0.59%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          1313479      9.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13457091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23769                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3873890                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               161442726                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  10240141                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              19776192                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              108298091                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                573514                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               17354093                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands           124586717                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   292106110                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 86678306                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 81051669                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             124057498                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   529217                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  34804353                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        296120215                       # The number of ROB reads (Count)
system.cpu.rob.writes                       216332341                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 94428176                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  107885218                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandMisses::cpu.inst                    7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              3976651                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3976658                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   7                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             3976651                       # number of overall misses (Count)
system.l2.overallMisses::total                3976658                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          661500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    371002282000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       371002943500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         661500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   371002282000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      371002943500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  7                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            3976651                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3976658                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 7                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           3976651                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3976658                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total                     1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total                    1                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        94500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 93295.157659                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93295.159780                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        94500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 93295.157659                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93295.159780                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2689105                       # number of writebacks (Count)
system.l2.writebacks::total                   2689105                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          3976651                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3976658                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         3976651                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3976658                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       581500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 331235782000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   331236363500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       581500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 331235782000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  331236363500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total                 1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 83071.428571                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 83295.160174                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 83295.159780                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 83071.428571                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 83295.160174                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 83295.159780                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        3976732                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           36                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             36                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             7                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                7                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       661500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       661500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            7                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              7                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        94500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        94500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       581500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       581500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 83071.428571                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 83071.428571                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data      3976651                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3976651                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 371002282000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 371002282000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      3976651                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3976651                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 93295.157659                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 93295.157659                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      3976651                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3976651                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 331235782000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 331235782000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 83295.160174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83295.160174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            8                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                8                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            8                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            8                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2690854                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2690854                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2690854                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2690854                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      7957196                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3976732                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000938                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.112078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.395321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4095.492601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  399                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3505                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  192                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   67603252                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  67603252                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2689105.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   3976650.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000062657750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       168008                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       168008                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             9645778                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2527478                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3976657                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2689105                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3976657                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2689105                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3976657                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2689105                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1358137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1300441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  944230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  373848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  51178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 118450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 177913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 179449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 189614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 204129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 194997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 205877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 207414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 195998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 195766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 192239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 186196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 197630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 176254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       168008                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      23.669385                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.592344                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.392767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15           8036      4.78%      4.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31        138553     82.47%     87.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47          9100      5.42%     92.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63         10533      6.27%     98.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79           299      0.18%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95           138      0.08%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111          147      0.09%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127          517      0.31%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143          470      0.28%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159           55      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            3      0.00%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            3      0.00%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207           50      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223           38      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239           40      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255           21      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        168008                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       168008                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.005732                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.005446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.099863                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           167315     99.59%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              487      0.29%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              167      0.10%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               14      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               25      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        168008                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               254506048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            172102720                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2605544695.65194416                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1761927988.45892954                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   97678612000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14653.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    254505600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    172101824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4586.468702119295                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2605540109.183242321014                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1761918815.521525382996                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      3976650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2689105                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       234250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 166041304750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2513910432250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33464.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     41754.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    934850.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    254505600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      254506112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    172102720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    172102720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      3976650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3976658                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2689105                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2689105                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           5242                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2605540109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2605545351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         5242                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          5242                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1761927988                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1761927988                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1761927988                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          5242                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2605540109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4367473339                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3976657                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2689091                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       254162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       256004                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       256000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       256000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       256041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       253296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       237720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       236016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       230414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       230400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       243199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       243243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       256034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       256064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       256064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       256000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       169448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       191815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       166216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       179098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       166235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       140736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       166275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       166292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       140749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       153499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       166287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       153424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       191795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       179073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       178961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       179188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             91479220250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           19883285000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       166041539000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23004.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41754.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3651171                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            2478550                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       536032                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   795.864724                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   674.081261                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   318.947525                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        21442      4.00%      4.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        29542      5.51%      9.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        31280      5.84%     15.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        28328      5.28%     20.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        27184      5.07%     25.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        39344      7.34%     33.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        26133      4.88%     37.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        30780      5.74%     43.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       301999     56.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       536032                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             254506048                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          172101824                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2605.544696                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1761.918816                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   34.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               20.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1927664340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1024562715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    14317570680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    7026720300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7710658800.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  35072302350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   7975752960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   75055232145                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   768.389449                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20084240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3261700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  74337193500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1899725520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1009716675                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    14076210120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    7010428680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7710658800.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  34794398280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   8209842720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   74710980795                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   764.865123                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20698816500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3261700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  73722786500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3976658                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2689105                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1287366                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3976657                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     11929786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11929786                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    426608832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                426608832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3976657                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3976657    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3976657                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         20113806000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        20839565000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7953128                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3976471                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3976658                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5379959                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            8                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2573423                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              7                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3976651                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           23                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11929951                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               11929974                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    426720256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               426721280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         3976732                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 172102720                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           7953390                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000037                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.006111                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 7953093    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     297      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             7953390                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  98672430500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         6667520000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        5964975000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       7953316                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3976657                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             297                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          297                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000029                       # Number of seconds simulated (Second)
simTicks                                     29104500                       # Number of ticks simulated (Tick)
finalTick                                 98701535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                278507055                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     96098152                       # Number of instructions simulated (Count)
simOps                                      109826771                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                918533154                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1049641182                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            58209                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21859                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      266                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          19212                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     51                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9808                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5707                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 106                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               35125                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.546961                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.423282                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28435     80.95%     80.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2317      6.60%     87.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1357      3.86%     91.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       862      2.45%     93.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       738      2.10%     95.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       514      1.46%     97.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       458      1.30%     98.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       227      0.65%     99.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       217      0.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 35125                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      99     17.40%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    282     49.56%     66.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   188     33.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          495      2.58%      2.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         12021     62.57%     65.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           36      0.19%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            17      0.09%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           15      0.08%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4458     23.20%     88.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2170     11.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          19212                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.330052                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 569                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029617                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    73575                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   31587                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           17384                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      600                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     358                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             266                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18957                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         329                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18869                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4348                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       349                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  70                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6481                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3219                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2133                       # Number of stores executed (Count)
system.cpu.numRate                           0.324159                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             185                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           23084                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10336                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12352                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.631676                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.631676                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.177567                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.177567                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      19471                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     12325                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        266                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2901                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       3033                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2338                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      156                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4708                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2447                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          572                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          152                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5566                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3880                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               410                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 2029                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  259                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1666                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.821094                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     435                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             637                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              617                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           89                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9880                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               727                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        33106                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.373527                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.368392                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29426     88.88%     88.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1334      4.03%     92.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             637      1.92%     94.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             324      0.98%     95.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             349      1.05%     96.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             193      0.58%     97.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             117      0.35%     97.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              85      0.26%     98.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             641      1.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        33106                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10350                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12366                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4314                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2696                       # Number of loads committed (Count)
system.cpu.commit.amos                             78                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          78                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2249                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11535                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   208                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           78      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7922     64.06%     64.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.25%     64.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2696     21.80%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1618     13.08%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12366                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           641                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4655                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4655                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          802                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             802                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          802                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            802                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     69436488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     69436488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     69436488                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     69436488                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5457                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5457                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5457                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5457                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.146967                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.146967                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.146967                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.146967                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86579.162095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86579.162095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86579.162095                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86579.162095                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3554                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          145                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           70                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      50.771429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          145                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          275                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               275                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          463                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           463                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          463                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          463                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          339                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          339                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     32847997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     32847997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     32847997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     32847997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 96896.746313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 96896.746313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 96896.746313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 96896.746313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    343                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3222                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3222                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          695                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           695                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     60646500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     60646500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.177432                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.177432                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 87261.151079                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 87261.151079                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          379                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          379                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30886000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30886000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.080674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.080674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 97740.506329                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 97740.506329                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           75                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              75                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       356000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       356000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.038462                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.038462                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 118666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 118666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       353000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       353000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.038462                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.038462                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 117666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 117666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1433                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1433                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          107                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          107                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      8789988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      8789988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1540                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1540                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.069481                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.069481                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82149.420561                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82149.420561                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           84                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           84                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1961997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1961997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014935                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014935                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 85304.217391                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 85304.217391                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 7415                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1367                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.424287                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          935                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              22483                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             22483                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8988                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 20860                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4114                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   411                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    752                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1575                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    99                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  24586                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   357                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8537                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23953                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5566                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2121                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         22635                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1690                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  417                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2691                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      3122                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   224                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              35125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.786477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.140670                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30060     85.58%     85.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      431      1.23%     86.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      478      1.36%     88.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      489      1.39%     89.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      475      1.35%     90.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      566      1.61%     92.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      314      0.89%     93.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      339      0.97%     94.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1973      5.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                35125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.095621                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.411500                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2814                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2814                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2814                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2814                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          308                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             308                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          308                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            308                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     25411000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     25411000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     25411000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     25411000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3122                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3122                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3122                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3122                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.098655                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.098655                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.098655                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.098655                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 82503.246753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 82503.246753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 82503.246753                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 82503.246753                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          165                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      82.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          243                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               243                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           64                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            64                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           64                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           64                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          244                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          244                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          244                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          244                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     20794500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     20794500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     20794500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     20794500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.078155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.078155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.078155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.078155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 85223.360656                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 85223.360656                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 85223.360656                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 85223.360656                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    243                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2814                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2814                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          308                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           308                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     25411000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     25411000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.098655                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.098655                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 82503.246753                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 82503.246753                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           64                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           64                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          244                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          244                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     20794500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     20794500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.078155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.078155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 85223.360656                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 85223.360656                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8304428                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                499                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           16642.140281                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12731                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12731                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       752                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5614                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1842                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  22195                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   77                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4708                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2447                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   266                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        63                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1744                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             93                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          730                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  823                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    18219                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17650                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      9196                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     15436                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.303218                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.595750                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         154                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2020                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    829                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   60                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     62                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             32.251484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            71.425417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2238     83.01%     83.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   16      0.59%     83.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    9      0.33%     83.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    7      0.26%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.07%     84.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.07%     84.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  3      0.11%     84.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  7      0.26%     84.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.15%     84.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 30      1.11%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                110      4.08%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 22      0.82%     90.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.45%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 35      1.30%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.37%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  4      0.15%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                118      4.38%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 28      1.04%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.15%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.07%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.07%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.19%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.07%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               21      0.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              683                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    752                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9274                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8553                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8937                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4168                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3441                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  23574                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    774                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1527                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1358                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               21517                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       31564                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    24595                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      236                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11487                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    10063                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1797                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54503                       # The number of ROB reads (Count)
system.cpu.rob.writes                           46482                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10336                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12352                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        23                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       23                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  222                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  341                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     563                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 222                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 341                       # number of overall misses (Count)
system.l2.overallMisses::total                    563                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        20186000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        32646000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           52832000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       20186000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       32646000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          52832000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                244                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                342                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   586                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               244                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               342                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  586                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.909836                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997076                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.960751                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.909836                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997076                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.960751                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 90927.927928                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 95736.070381                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93840.142096                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 90927.927928                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 95736.070381                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93840.142096                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  430                       # number of writebacks (Count)
system.l2.writebacks::total                       430                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              222                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              341                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 563                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             222                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             341                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                563                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     17976000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     29226000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       47202000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     17976000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     29226000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      47202000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.909836                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997076                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.960751                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.909836                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997076                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.960751                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 80972.972973                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 85706.744868                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 83840.142096                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 80972.972973                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 85706.744868                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 83840.142096                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            748                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           222                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              222                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     20186000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     20186000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          244                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            244                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.909836                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.909836                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 90927.927928                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 90927.927928                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          222                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          222                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     17976000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     17976000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.909836                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.909836                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 80972.972973                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80972.972973                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               26                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  26                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2268500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2268500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        87250                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        87250                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           26                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              26                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2008500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2008500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        77250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        77250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     30377500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     30377500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 96436.507937                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 96436.507937                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     27217500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     27217500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 86404.761905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 86404.761905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          243                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              243                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          243                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          243                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          275                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              275                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          275                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          275                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8339                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4844                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.721511                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      96.127870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       103.717505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3896.154625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.025322                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.951210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  222                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3269                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  605                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10124                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10124                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       430.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       221.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       342.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000011221750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           26                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           26                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1415                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                416                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         563                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        430                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       563                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      430                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   563                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  430                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      22.153846                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.456625                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.738936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             1      3.85%      3.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             1      3.85%      7.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             5     19.23%     26.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19             2      7.69%     34.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21             5     19.23%     53.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23             2      7.69%     61.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             4     15.38%     76.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             1      3.85%     80.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31             2      7.69%     88.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             3     11.54%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.913814                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.833030                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               19     73.08%     73.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      7.69%     80.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      3.85%     84.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      7.69%     92.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      3.85%     96.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      3.85%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   36032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                27520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1238021611.77824736                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              945558247.00647664                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      29117000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      29322.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        28288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 485972959.507979869843                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 752048652.270267486572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 971945919.015959739685                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          221                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          342                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          430                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8860250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15023250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    726069000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     40091.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     43927.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1688532.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          36032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        27520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        27520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          221                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          342                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             563                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          430                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            430                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      485972960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      752048652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1238021612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    485972960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     485972960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    945558247                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        945558247                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    945558247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     485972960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     752048652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2183579859                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  563                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 442                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           83                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                13327250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2815000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           23883500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23671.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42421.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 338                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                341                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           77.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   200.600000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   137.496990                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   211.118270                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          138     43.12%     43.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           96     30.00%     73.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           39     12.19%     85.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      5.94%     91.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            6      1.88%     93.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      2.19%     95.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            5      1.56%     96.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.25%     98.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            6      1.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 36032                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              28288                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1238.021612                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              971.945919                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   17.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1156680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          607200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1834980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1111860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13170420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        84960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      20424660                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   701.769829                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       110000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27954500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1170960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          607200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2184840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1195380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13182390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        74880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      20874210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   717.215894                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE        84500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     27980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 537                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           430                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               312                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 26                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                26                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            537                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1868                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1868                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        63552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    63552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                563                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      563    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  563                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3162000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3021750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1305                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          742                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                560                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          705                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          243                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              386                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            244                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           316                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          730                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1028                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1758                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        39552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   70656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             748                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     27520                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1334                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004498                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.066939                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1328     99.55%     99.55% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       6      0.45%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1334                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     29104500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1104000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            364500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            514500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1172                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          586                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               6                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
