/*
 * Copyright 2019-2020 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

/dts-v1/;
#include "fsl-s32r45.dtsi"

/ {
	chosen {
		linux,initrd-start = <0x84000000>;
		linux,initrd-end = <0x8A000000>;
		stdout-path = "serial0:115200n8";
	};
};

&cluster0_l2_cache {
	status = "okay";
};

&cpu0 {
	next-level-cache = <&cluster0_l2_cache>;
};

&cpu1 {
	next-level-cache = <&cluster0_l2_cache>;
};

&cpu2 {
	next-level-cache = <&cluster0_l2_cache>;
};

&cpu3 {
	next-level-cache = <&cluster0_l2_cache>;
};

&fxosc {
	clock-frequency = <40000000>;
};

&generic_timer {
	clock-frequency = <5000000>;
};

&i2c0 {
	status = "okay";
};

&i2c1 {
	status = "okay";
};

&i2c2 {
	status = "okay";
};

&i2c3 {
	status = "okay";
};

&i2c4 {
	status = "okay";
};

&can0 {
	status = "okay";
};

&can1 {
	status = "okay";
};

&can2 {
	status = "okay";
};

&can3 {
	status = "okay";
};

&stm0 {
	status = "okay";
};

&stm1 {
	status = "okay";
};

&fccu {
	status = "okay";
};

&swt3 {
	status = "okay";
};

&swt4 {
	status = "okay";
};

&swt5 {
	status = "okay";
};

&swt6 {
	status = "okay";
};

&pit0 {
	status = "okay";
};

&pit1 {
	status = "okay";
};

&pinctrl0 {
	status = "okay";
	s32r45-evb {
		pinctrl0_dspi1: dspi1grp {
			fsl,pins = <
				S32_GEN1_PAD_PB6__SPI1_SOUT_OUT
				S32_GEN1_PAD_PB5__SPI1_SIN_OUT
				S32_GEN1_PAD_PB4__SPI1_SCK_OUT
				S32_GEN1_PAD_PB7__SPI1_CS0_OUT
				S32_GEN1_PAD_PB8__SPI1_CS1_OUT
			>;
		};

		pinctrl0_dspi2: dspi2grp {
			fsl,pins = <
				S32_GEN1_PAD_PB13__SPI2_SOUT_OUT
				S32_GEN1_PAD_PC01__SPI2_SIN_OUT
				S32_GEN1_PAD_PB11__SPI2_SCK_OUT
				S32_GEN1_PAD_PB14__SPI2_CS0_OUT
				S32_GEN1_PAD_PB15__SPI2_CS1_OUT
			>;
		};

		pinctrl0_dspi3: dspi3grp {
			fsl,pins = <
				S32_GEN1_PAD_PC13__SPI3_SOUT_OUT
				S32_GEN1_PAD_PC6__SPI3_SIN_OUT
				S32_GEN1_PAD_PC4__SPI3_SCK_OUT
				S32_GEN1_PAD_PC7__SPI3_CS0_OUT
				S32_GEN1_PAD_PC8__SPI3_CS1_OUT
			>;
		};

		pinctrl_gpio0: gpiogrp0 {
			fsl,pins = <
				S32R45_PAD_PA_00_SIUL_GPIO0
				S32R45_PAD_PA_01_SIUL_GPIO1
				S32R45_PAD_PA_02_SIUL_GPIO2
				S32R45_PAD_PA_03_SIUL_GPIO3
				S32R45_PAD_PA_04_SIUL_GPIO4
				S32R45_PAD_PA_05_SIUL_GPIO5
				S32R45_PAD_PA_06_SIUL_GPIO6
				S32R45_PAD_PA_07_SIUL_GPIO7
				S32R45_PAD_PA_08_SIUL_GPIO8
				S32R45_PAD_PA_09_SIUL_GPIO9
				S32R45_PAD_PA_10_SIUL_GPIO10
				S32R45_PAD_PA_11_SIUL_GPIO11
				S32R45_PAD_PA_12_SIUL_GPIO12
				S32R45_PAD_PA_13_SIUL_GPIO13
				S32R45_PAD_PA_14_SIUL_GPIO14
				S32R45_PAD_PA_15_SIUL_GPIO15
				S32R45_PAD_PB_00_SIUL_GPIO16
				S32R45_PAD_PB_01_SIUL_GPIO17
				S32R45_PAD_PB_02_SIUL_GPIO18
				S32R45_PAD_PB_03_SIUL_GPIO19
				S32R45_PAD_PB_04_SIUL_GPIO20
				S32R45_PAD_PB_05_SIUL_GPIO21
				S32R45_PAD_PB_06_SIUL_GPIO22
				S32R45_PAD_PB_07_SIUL_GPIO23
				S32R45_PAD_PB_08_SIUL_GPIO24
				S32R45_PAD_PB_09_SIUL_GPIO25
				S32R45_PAD_PB_10_SIUL_GPIO26
				S32R45_PAD_PB_11_SIUL_GPIO27
				S32R45_PAD_PB_12_SIUL_GPIO28
				S32R45_PAD_PB_13_SIUL_GPIO29
				S32R45_PAD_PB_14_SIUL_GPIO30
				S32R45_PAD_PB_15_SIUL_GPIO31
				S32R45_PAD_PC_00_SIUL_GPIO32
				S32R45_PAD_PC_01_SIUL_GPIO33
				S32R45_PAD_PC_02_SIUL_GPIO34
				S32R45_PAD_PC_03_SIUL_GPIO35
				S32R45_PAD_PC_04_SIUL_GPIO36
				S32R45_PAD_PC_05_SIUL_GPIO37
				S32R45_PAD_PC_06_SIUL_GPIO38
				S32R45_PAD_PC_07_SIUL_GPIO39
				S32R45_PAD_PC_08_SIUL_GPIO40
				S32R45_PAD_PC_09_SIUL_GPIO41
				S32R45_PAD_PC_10_SIUL_GPIO42
				S32R45_PAD_PC_11_SIUL_GPIO43
				S32R45_PAD_PC_12_SIUL_GPIO44
				S32R45_PAD_PC_13_SIUL_GPIO45
				S32R45_PAD_PC_14_SIUL_GPIO46
				S32R45_PAD_PC_15_SIUL_GPIO47
				S32R45_PAD_PD_00_SIUL_GPIO48
				S32R45_PAD_PD_01_SIUL_GPIO49
				S32R45_PAD_PD_02_SIUL_GPIO50
				S32R45_PAD_PD_03_SIUL_GPIO51
				S32R45_PAD_PD_04_SIUL_GPIO52
				S32R45_PAD_PD_05_SIUL_GPIO53
				S32R45_PAD_PD_06_SIUL_GPIO54
				S32R45_PAD_PD_07_SIUL_GPIO55
				S32R45_PAD_PD_08_SIUL_GPIO56
				S32R45_PAD_PD_09_SIUL_GPIO57
				S32R45_PAD_PD_10_SIUL_GPIO58
				S32R45_PAD_PD_11_SIUL_GPIO59
				S32R45_PAD_PD_12_SIUL_GPIO60
				S32R45_PAD_PD_13_SIUL_GPIO61
				S32R45_PAD_PD_14_SIUL_GPIO62
				S32R45_PAD_PD_15_SIUL_GPIO63
				S32R45_PAD_PE_00_SIUL_GPIO64
				S32R45_PAD_PE_01_SIUL_GPIO65
				S32R45_PAD_PE_02_SIUL_GPIO66
				S32R45_PAD_PE_03_SIUL_GPIO67
				S32R45_PAD_PE_04_SIUL_GPIO68
				S32R45_PAD_PE_05_SIUL_GPIO69
				S32R45_PAD_PE_06_SIUL_GPIO70
				S32R45_PAD_PE_07_SIUL_GPIO71
				S32R45_PAD_PE_08_SIUL_GPIO72
				S32R45_PAD_PE_09_SIUL_GPIO73
				S32R45_PAD_PE_10_SIUL_GPIO74
				S32R45_PAD_PE_11_SIUL_GPIO75
				S32R45_PAD_PE_12_SIUL_GPIO76
				S32R45_PAD_PE_13_SIUL_GPIO77
				S32R45_PAD_PE_14_SIUL_GPIO78
				S32R45_PAD_PE_15_SIUL_GPIO79
				S32R45_PAD_PF_00_SIUL_GPIO80
				S32R45_PAD_PF_01_SIUL_GPIO81
				S32R45_PAD_PF_02_SIUL_GPIO82
				S32R45_PAD_PF_03_SIUL_GPIO83
				S32R45_PAD_PF_04_SIUL_GPIO84
				S32R45_PAD_PF_05_SIUL_GPIO85
				S32R45_PAD_PF_06_SIUL_GPIO86
				S32R45_PAD_PF_07_SIUL_GPIO87
				S32R45_PAD_PF_08_SIUL_GPIO88
				S32R45_PAD_PF_09_SIUL_GPIO89
				S32R45_PAD_PF_10_SIUL_GPIO90
				S32R45_PAD_PF_11_SIUL_GPIO91
				S32R45_PAD_PF_12_SIUL_GPIO92
				S32R45_PAD_PF_13_SIUL_GPIO93
				S32R45_PAD_PF_14_SIUL_GPIO94
				S32R45_PAD_PF_15_SIUL_GPIO95
				S32R45_PAD_PG_00_SIUL_GPIO96
				S32R45_PAD_PG_01_SIUL_GPIO97
				S32R45_PAD_PG_02_SIUL_GPIO98
				S32R45_PAD_PG_03_SIUL_GPIO99
				S32R45_PAD_PG_04_SIUL_GPIO100
				S32R45_PAD_PG_05_SIUL_GPIO101
				>;
		};
	};
};

&pinctrl1 {
	status = "okay";
	s32r45-evb {
		pinctrl1_dspi1: dspi1grp {
			fsl,pins = <
				S32_GEN1_PAD_PB5__SPI1_SIN_IN
			>;
		};

		pinctrl1_dspi2: dspi2grp {
			fsl,pins = <
				S32_GEN1_PAD_PC01__SPI2_SIN_IN
			>;
		};

		pinctrl1_dspi3: dspi3grp {
			fsl,pins = <
				S32_GEN1_PAD_PC6__SPI3_SIN_IN
			>;
		};

		pinctrl1_dspi5: dspi5grp {
			fsl,pins = <
				S32_GEN1_PAD_PK05__SPI5_SOUT_OUT
				S32_GEN1_PAD_PK04__SPI5_SIN_OUT
				S32_GEN1_PAD_PK04__SPI5_SIN_IN
				S32_GEN1_PAD_PK00__SPI5_SCK_OUT
				S32_GEN1_PAD_PK03__SPI5_CS0_OUT
			>;
		};

		pinctrl_gpio1: gpiogrp1 {
			fsl,pins = <
				S32R45_PAD_PH_06_SIUL_GPIO102
				S32R45_PAD_PH_07_SIUL_GPIO103
				S32R45_PAD_PH_08_SIUL_GPIO104
				S32R45_PAD_PH_09_SIUL_GPIO105
				S32R45_PAD_PH_10_SIUL_GPIO106
				S32R45_PAD_PH_11_SIUL_GPIO107
				S32R45_PAD_PH_12_SIUL_GPIO108
				S32R45_PAD_PH_13_SIUL_GPIO109
				S32R45_PAD_PH_14_SIUL_GPIO110
				S32R45_PAD_PH_15_SIUL_GPIO111
				S32R45_PAD_PJ_00_SIUL_GPIO112
				S32R45_PAD_PJ_01_SIUL_GPIO113
				S32R45_PAD_PJ_02_SIUL_GPIO114
				S32R45_PAD_PJ_03_SIUL_GPIO115
				S32R45_PAD_PJ_04_SIUL_GPIO116
				S32R45_PAD_PJ_05_SIUL_GPIO117
				S32R45_PAD_PJ_06_SIUL_GPIO118
				S32R45_PAD_PJ_07_SIUL_GPIO119
				S32R45_PAD_PJ_08_SIUL_GPIO120
				S32R45_PAD_PJ_09_SIUL_GPIO121
				S32R45_PAD_PJ_10_SIUL_GPIO122
				S32R45_PAD_PJ_11_SIUL_GPIO123
				S32R45_PAD_PJ_12_SIUL_GPIO124
				S32R45_PAD_PJ_13_SIUL_GPIO125
				S32R45_PAD_PJ_14_SIUL_GPIO126
				S32R45_PAD_PJ_15_SIUL_GPIO127
				S32R45_PAD_PK_00_SIUL_GPIO128
				S32R45_PAD_PK_01_SIUL_GPIO129
				S32R45_PAD_PK_02_SIUL_GPIO130
				S32R45_PAD_PK_03_SIUL_GPIO131
				S32R45_PAD_PK_04_SIUL_GPIO132
				S32R45_PAD_PK_05_SIUL_GPIO133
				>;
		};
		pinctrl_gpioeirq0: gpioeirqgrp0 {
			fsl,pins = <
				S32R45_PAD_PA_00_SIUL_EIRQ0
				S32R45_PAD_PA_03_SIUL_EIRQ1
				S32R45_PAD_PA_04_SIUL_EIRQ2
				S32R45_PAD_PA_05_SIUL_EIRQ3
				S32R45_PAD_PA_06_SIUL_EIRQ4
				S32R45_PAD_PA_08_SIUL_EIRQ5
				S32R45_PAD_PA_09_SIUL_EIRQ6
				S32R45_PAD_PA_10_SIUL_EIRQ7
				S32R45_PAD_PA_11_SIUL_EIRQ8
				S32R45_PAD_PA_13_SIUL_EIRQ9
				S32R45_PAD_PB_00_SIUL_EIRQ10
				S32R45_PAD_PB_01_SIUL_EIRQ11
				S32R45_PAD_PB_02_SIUL_EIRQ12
				S32R45_PAD_PB_04_SIUL_EIRQ13
				S32R45_PAD_PB_06_SIUL_EIRQ14
				S32R45_PAD_PB_07_SIUL_EIRQ15
				S32R45_PAD_PB_09_SIUL_EIRQ16
				S32R45_PAD_PB_10_SIUL_EIRQ17
				S32R45_PAD_PB_11_SIUL_EIRQ18
				S32R45_PAD_PB_12_SIUL_EIRQ19
				S32R45_PAD_PB_13_SIUL_EIRQ20
				S32R45_PAD_PB_14_SIUL_EIRQ21
				S32R45_PAD_PB_15_SIUL_EIRQ22
				S32R45_PAD_PC_00_SIUL_EIRQ23
				S32R45_PAD_PC_01_SIUL_EIRQ24
				S32R45_PAD_PC_03_SIUL_EIRQ25
				S32R45_PAD_PC_04_SIUL_EIRQ26
				S32R45_PAD_PC_05_SIUL_EIRQ27
				S32R45_PAD_PC_06_SIUL_EIRQ28
				S32R45_PAD_PC_07_SIUL_EIRQ29
				S32R45_PAD_PC_08_SIUL_EIRQ30
				S32R45_PAD_PC_12_SIUL_EIRQ31
				>;
		};
	};
};

&edma0 {
	status = "okay";
};

&edma1 {
	status = "okay";
};

&spi0 {
	status = "okay";
};

&spi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl0_dspi1>, <&pinctrl1_dspi1>;
	status = "okay";
};

&spi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl0_dspi2>, <&pinctrl1_dspi2>;
	status = "okay";
};

&spi3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl0_dspi3>, <&pinctrl1_dspi3>;
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	spidev0: spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <4000000>;
		reg = <0>;
	};
};

&spi5 {
	pinctrl-names = "default";
	pinctrl-0 =  <&pinctrl1_dspi5>;
	status = "okay";
};
