
BDS5_OSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000913c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  080092d0  080092d0  000192d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009824  08009824  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009824  08009824  00019824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800982c  0800982c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800982c  0800982c  0001982c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009830  08009830  00019830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  200001e4  08009a18  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08009a18  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013565  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002beb  00000000  00000000  00033779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00036368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f08  00000000  00000000  000373a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004330  00000000  00000000  000382b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001303e  00000000  00000000  0003c5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1fd1  00000000  00000000  0004f61e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001215ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000591c  00000000  00000000  00121644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080092b4 	.word	0x080092b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080092b4 	.word	0x080092b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <ADS8688_Init>:
#include "ADS8688.h"

/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	68ba      	ldr	r2, [r7, #8]
 8000ffe:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 800100c:	2300      	movs	r3, #0
 800100e:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	461a      	mov	r2, r3
 800101a:	2185      	movs	r1, #133	; 0x85
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f000 f8b8 	bl	8001192 <ADS_Cmd_Write>
 8001022:	4603      	mov	r3, r0
 8001024:	461a      	mov	r2, r3
 8001026:	7dfb      	ldrb	r3, [r7, #23]
 8001028:	4413      	add	r3, r2
 800102a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 800102c:	2064      	movs	r0, #100	; 0x64
 800102e:	f001 f8eb 	bl	8002208 <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, NO_OP, ads_data);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	461a      	mov	r2, r3
 8001038:	2100      	movs	r1, #0
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	f000 f8a9 	bl	8001192 <ADS_Cmd_Write>
 8001040:	4603      	mov	r3, r0
 8001042:	461a      	mov	r2, r3
 8001044:	7dfb      	ldrb	r3, [r7, #23]
 8001046:	4413      	add	r3, r2
 8001048:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800104a:	200a      	movs	r0, #10
 800104c:	f001 f8dc 	bl	8002208 <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x03;
 8001050:	2303      	movs	r3, #3
 8001052:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	461a      	mov	r2, r3
 800105a:	2101      	movs	r1, #1
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f000 f85d 	bl	800111c <ADS_Prog_Write>
 8001062:	4603      	mov	r3, r0
 8001064:	461a      	mov	r2, r3
 8001066:	7dfb      	ldrb	r3, [r7, #23]
 8001068:	4413      	add	r3, r2
 800106a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800106c:	200a      	movs	r0, #10
 800106e:	f001 f8cb 	bl	8002208 <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 8001072:	2303      	movs	r3, #3
 8001074:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, F_S, ads_data);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	461a      	mov	r2, r3
 800107c:	2103      	movs	r1, #3
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f000 f84c 	bl	800111c <ADS_Prog_Write>
 8001084:	4603      	mov	r3, r0
 8001086:	461a      	mov	r2, r3
 8001088:	7dfb      	ldrb	r3, [r7, #23]
 800108a:	4413      	add	r3, r2
 800108c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800108e:	200a      	movs	r0, #10
 8001090:	f001 f8ba 	bl	8002208 <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = IR_5V;
 8001094:	2301      	movs	r3, #1
 8001096:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_0, ads_data);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	461a      	mov	r2, r3
 800109e:	2105      	movs	r1, #5
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f000 f83b 	bl	800111c <ADS_Prog_Write>
 80010a6:	4603      	mov	r3, r0
 80010a8:	461a      	mov	r2, r3
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	4413      	add	r3, r2
 80010ae:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010b0:	200a      	movs	r0, #10
 80010b2:	f001 f8a9 	bl	8002208 <HAL_Delay>
	ads_data[0] = IR_5V;
 80010b6:	2301      	movs	r3, #1
 80010b8:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_1, ads_data);
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	461a      	mov	r2, r3
 80010c0:	2106      	movs	r1, #6
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f000 f82a 	bl	800111c <ADS_Prog_Write>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	7dfb      	ldrb	r3, [r7, #23]
 80010ce:	4413      	add	r3, r2
 80010d0:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010d2:	200a      	movs	r0, #10
 80010d4:	f001 f898 	bl	8002208 <HAL_Delay>
	ads_data[0] = 0xfc;
 80010d8:	23fc      	movs	r3, #252	; 0xfc
 80010da:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CH_PD, ads_data);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	461a      	mov	r2, r3
 80010e2:	2102      	movs	r1, #2
 80010e4:	68f8      	ldr	r0, [r7, #12]
 80010e6:	f000 f819 	bl	800111c <ADS_Prog_Write>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	7dfb      	ldrb	r3, [r7, #23]
 80010f0:	4413      	add	r3, r2
 80010f2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010f4:	200a      	movs	r0, #10
 80010f6:	f001 f887 	bl	8002208 <HAL_Delay>
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	461a      	mov	r2, r3
 8001100:	21a0      	movs	r1, #160	; 0xa0
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f000 f845 	bl	8001192 <ADS_Cmd_Write>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	4413      	add	r3, r2
 8001110:	75fb      	strb	r3, [r7, #23]

	return state;
 8001112:	7dfb      	ldrb	r3, [r7, #23]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3718      	adds	r7, #24
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af02      	add	r7, sp, #8
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	460b      	mov	r3, r1
 8001126:	607a      	str	r2, [r7, #4]
 8001128:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	753b      	strb	r3, [r7, #20]
 8001130:	7afb      	ldrb	r3, [r7, #11]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	b25b      	sxtb	r3, r3
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	b25b      	sxtb	r3, r3
 800113c:	b2db      	uxtb	r3, r3
 800113e:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	6858      	ldr	r0, [r3, #4]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	891b      	ldrh	r3, [r3, #8]
 8001148:	2200      	movs	r2, #0
 800114a:	4619      	mov	r1, r3
 800114c:	f001 fb02 	bl	8002754 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	6818      	ldr	r0, [r3, #0]
 8001154:	f107 0210 	add.w	r2, r7, #16
 8001158:	f107 0114 	add.w	r1, r7, #20
 800115c:	230a      	movs	r3, #10
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	2302      	movs	r3, #2
 8001162:	f002 f835 	bl	80031d0 <HAL_SPI_TransmitReceive>
 8001166:	4603      	mov	r3, r0
 8001168:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	6858      	ldr	r0, [r3, #4]
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	891b      	ldrh	r3, [r3, #8]
 8001172:	2201      	movs	r2, #1
 8001174:	4619      	mov	r1, r3
 8001176:	f001 faed 	bl	8002754 <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 800117a:	7cfa      	ldrb	r2, [r7, #19]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3301      	adds	r3, #1
 8001184:	2200      	movs	r2, #0
 8001186:	701a      	strb	r2, [r3, #0]
	return ret;
 8001188:	7dfb      	ldrb	r3, [r7, #23]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b088      	sub	sp, #32
 8001196:	af02      	add	r7, sp, #8
 8001198:	60f8      	str	r0, [r7, #12]
 800119a:	460b      	mov	r3, r1
 800119c:	607a      	str	r2, [r7, #4]
 800119e:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 80011a0:	2300      	movs	r3, #0
 80011a2:	753b      	strb	r3, [r7, #20]
 80011a4:	7afb      	ldrb	r3, [r7, #11]
 80011a6:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6858      	ldr	r0, [r3, #4]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	891b      	ldrh	r3, [r3, #8]
 80011b0:	2200      	movs	r2, #0
 80011b2:	4619      	mov	r1, r3
 80011b4:	f001 face 	bl	8002754 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	6818      	ldr	r0, [r3, #0]
 80011bc:	f107 0210 	add.w	r2, r7, #16
 80011c0:	f107 0114 	add.w	r1, r7, #20
 80011c4:	230a      	movs	r3, #10
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2302      	movs	r3, #2
 80011ca:	f002 f801 	bl	80031d0 <HAL_SPI_TransmitReceive>
 80011ce:	4603      	mov	r3, r0
 80011d0:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	6858      	ldr	r0, [r3, #4]
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	891b      	ldrh	r3, [r3, #8]
 80011da:	2201      	movs	r2, #1
 80011dc:	4619      	mov	r1, r3
 80011de:	f001 fab9 	bl	8002754 <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 80011e2:	7cba      	ldrb	r2, [r7, #18]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3301      	adds	r3, #1
 80011ec:	7cfa      	ldrb	r2, [r7, #19]
 80011ee:	701a      	strb	r2, [r3, #0]
	return ret;
 80011f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3718      	adds	r7, #24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <ADS_Read_All_Raw>:

HAL_StatusTypeDef ADS_Read_All_Raw(ADS8688 *ads, uint16_t *data) {
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b086      	sub	sp, #24
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
 8001202:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t ads_raw[2];
	for(int i=0; i<CHNS_NUM_READ; i++) {
 8001204:	2300      	movs	r3, #0
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	e018      	b.n	800123c <ADS_Read_All_Raw+0x42>
	  ret = ADS_Cmd_Write(ads, NO_OP, ads_raw);
 800120a:	f107 030c 	add.w	r3, r7, #12
 800120e:	461a      	mov	r2, r3
 8001210:	2100      	movs	r1, #0
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff ffbd 	bl	8001192 <ADS_Cmd_Write>
 8001218:	4603      	mov	r3, r0
 800121a:	75fb      	strb	r3, [r7, #23]
	  data[i] = (int)((uint16_t)(ads_raw[1]<<8 | ads_raw[0]));
 800121c:	7b7b      	ldrb	r3, [r7, #13]
 800121e:	021b      	lsls	r3, r3, #8
 8001220:	b21a      	sxth	r2, r3
 8001222:	7b3b      	ldrb	r3, [r7, #12]
 8001224:	b21b      	sxth	r3, r3
 8001226:	4313      	orrs	r3, r2
 8001228:	b219      	sxth	r1, r3
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	4413      	add	r3, r2
 8001232:	b28a      	uxth	r2, r1
 8001234:	801a      	strh	r2, [r3, #0]
	for(int i=0; i<CHNS_NUM_READ; i++) {
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	3301      	adds	r3, #1
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	2b01      	cmp	r3, #1
 8001240:	dde3      	ble.n	800120a <ADS_Read_All_Raw+0x10>
	}
	return ret;
 8001242:	7dfb      	ldrb	r3, [r7, #23]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3718      	adds	r7, #24
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08e      	sub	sp, #56	; 0x38
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001252:	f107 031c 	add.w	r3, r7, #28
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
 8001260:	611a      	str	r2, [r3, #16]
 8001262:	615a      	str	r2, [r3, #20]
 8001264:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001266:	463b      	mov	r3, r7
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
 8001274:	615a      	str	r2, [r3, #20]
 8001276:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001278:	4b2f      	ldr	r3, [pc, #188]	; (8001338 <MX_FSMC_Init+0xec>)
 800127a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800127e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001280:	4b2d      	ldr	r3, [pc, #180]	; (8001338 <MX_FSMC_Init+0xec>)
 8001282:	4a2e      	ldr	r2, [pc, #184]	; (800133c <MX_FSMC_Init+0xf0>)
 8001284:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 8001286:	4b2c      	ldr	r3, [pc, #176]	; (8001338 <MX_FSMC_Init+0xec>)
 8001288:	2206      	movs	r2, #6
 800128a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800128c:	4b2a      	ldr	r3, [pc, #168]	; (8001338 <MX_FSMC_Init+0xec>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001292:	4b29      	ldr	r3, [pc, #164]	; (8001338 <MX_FSMC_Init+0xec>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001298:	4b27      	ldr	r3, [pc, #156]	; (8001338 <MX_FSMC_Init+0xec>)
 800129a:	2210      	movs	r2, #16
 800129c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800129e:	4b26      	ldr	r3, [pc, #152]	; (8001338 <MX_FSMC_Init+0xec>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <MX_FSMC_Init+0xec>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80012aa:	4b23      	ldr	r3, [pc, #140]	; (8001338 <MX_FSMC_Init+0xec>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80012b0:	4b21      	ldr	r3, [pc, #132]	; (8001338 <MX_FSMC_Init+0xec>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012b6:	4b20      	ldr	r3, [pc, #128]	; (8001338 <MX_FSMC_Init+0xec>)
 80012b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012bc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80012be:	4b1e      	ldr	r3, [pc, #120]	; (8001338 <MX_FSMC_Init+0xec>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80012c4:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <MX_FSMC_Init+0xec>)
 80012c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ca:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <MX_FSMC_Init+0xec>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80012d2:	4b19      	ldr	r3, [pc, #100]	; (8001338 <MX_FSMC_Init+0xec>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80012d8:	4b17      	ldr	r3, [pc, #92]	; (8001338 <MX_FSMC_Init+0xec>)
 80012da:	2200      	movs	r2, #0
 80012dc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80012de:	230f      	movs	r3, #15
 80012e0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80012e2:	230f      	movs	r3, #15
 80012e4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80012e6:	233c      	movs	r3, #60	; 0x3c
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80012ee:	2310      	movs	r3, #16
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80012f2:	2311      	movs	r3, #17
 80012f4:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80012f6:	2300      	movs	r3, #0
 80012f8:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 80012fa:	2309      	movs	r3, #9
 80012fc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80012fe:	230f      	movs	r3, #15
 8001300:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 8001302:	2308      	movs	r3, #8
 8001304:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800130a:	2310      	movs	r3, #16
 800130c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800130e:	2311      	movs	r3, #17
 8001310:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001312:	2300      	movs	r3, #0
 8001314:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001316:	463a      	mov	r2, r7
 8001318:	f107 031c 	add.w	r3, r7, #28
 800131c:	4619      	mov	r1, r3
 800131e:	4806      	ldr	r0, [pc, #24]	; (8001338 <MX_FSMC_Init+0xec>)
 8001320:	f002 f9c2 	bl	80036a8 <HAL_SRAM_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800132a:	f000 fbc5 	bl	8001ab8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800132e:	bf00      	nop
 8001330:	3738      	adds	r7, #56	; 0x38
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000220 	.word	0x20000220
 800133c:	a0000104 	.word	0xa0000104

08001340 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001354:	4b2c      	ldr	r3, [pc, #176]	; (8001408 <HAL_FSMC_MspInit+0xc8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d151      	bne.n	8001400 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 800135c:	4b2a      	ldr	r3, [pc, #168]	; (8001408 <HAL_FSMC_MspInit+0xc8>)
 800135e:	2201      	movs	r2, #1
 8001360:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	603b      	str	r3, [r7, #0]
 8001366:	4b29      	ldr	r3, [pc, #164]	; (800140c <HAL_FSMC_MspInit+0xcc>)
 8001368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800136a:	4a28      	ldr	r2, [pc, #160]	; (800140c <HAL_FSMC_MspInit+0xcc>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6393      	str	r3, [r2, #56]	; 0x38
 8001372:	4b26      	ldr	r3, [pc, #152]	; (800140c <HAL_FSMC_MspInit+0xcc>)
 8001374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800137e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001382:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001384:	2302      	movs	r3, #2
 8001386:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138c:	2303      	movs	r3, #3
 800138e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001390:	230c      	movs	r3, #12
 8001392:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	4619      	mov	r1, r3
 8001398:	481d      	ldr	r0, [pc, #116]	; (8001410 <HAL_FSMC_MspInit+0xd0>)
 800139a:	f001 f83f 	bl	800241c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800139e:	f64f 7380 	movw	r3, #65408	; 0xff80
 80013a2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a4:	2302      	movs	r3, #2
 80013a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013b0:	230c      	movs	r3, #12
 80013b2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	4619      	mov	r1, r3
 80013b8:	4816      	ldr	r0, [pc, #88]	; (8001414 <HAL_FSMC_MspInit+0xd4>)
 80013ba:	f001 f82f 	bl	800241c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80013be:	f24c 7333 	movw	r3, #50995	; 0xc733
 80013c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013d0:	230c      	movs	r3, #12
 80013d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	480f      	ldr	r0, [pc, #60]	; (8001418 <HAL_FSMC_MspInit+0xd8>)
 80013da:	f001 f81f 	bl	800241c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	2302      	movs	r3, #2
 80013e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ec:	2303      	movs	r3, #3
 80013ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013f0:	230c      	movs	r3, #12
 80013f2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	4619      	mov	r1, r3
 80013f8:	4808      	ldr	r0, [pc, #32]	; (800141c <HAL_FSMC_MspInit+0xdc>)
 80013fa:	f001 f80f 	bl	800241c <HAL_GPIO_Init>
 80013fe:	e000      	b.n	8001402 <HAL_FSMC_MspInit+0xc2>
    return;
 8001400:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000200 	.word	0x20000200
 800140c:	40023800 	.word	0x40023800
 8001410:	40021400 	.word	0x40021400
 8001414:	40021000 	.word	0x40021000
 8001418:	40020c00 	.word	0x40020c00
 800141c:	40021800 	.word	0x40021800

08001420 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001428:	f7ff ff8a 	bl	8001340 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08e      	sub	sp, #56	; 0x38
 8001438:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	623b      	str	r3, [r7, #32]
 800144e:	4b7e      	ldr	r3, [pc, #504]	; (8001648 <MX_GPIO_Init+0x214>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a7d      	ldr	r2, [pc, #500]	; (8001648 <MX_GPIO_Init+0x214>)
 8001454:	f043 0310 	orr.w	r3, r3, #16
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b7b      	ldr	r3, [pc, #492]	; (8001648 <MX_GPIO_Init+0x214>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0310 	and.w	r3, r3, #16
 8001462:	623b      	str	r3, [r7, #32]
 8001464:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
 800146a:	4b77      	ldr	r3, [pc, #476]	; (8001648 <MX_GPIO_Init+0x214>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a76      	ldr	r2, [pc, #472]	; (8001648 <MX_GPIO_Init+0x214>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b74      	ldr	r3, [pc, #464]	; (8001648 <MX_GPIO_Init+0x214>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	61fb      	str	r3, [r7, #28]
 8001480:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	61bb      	str	r3, [r7, #24]
 8001486:	4b70      	ldr	r3, [pc, #448]	; (8001648 <MX_GPIO_Init+0x214>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a6f      	ldr	r2, [pc, #444]	; (8001648 <MX_GPIO_Init+0x214>)
 800148c:	f043 0320 	orr.w	r3, r3, #32
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b6d      	ldr	r3, [pc, #436]	; (8001648 <MX_GPIO_Init+0x214>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0320 	and.w	r3, r3, #32
 800149a:	61bb      	str	r3, [r7, #24]
 800149c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	617b      	str	r3, [r7, #20]
 80014a2:	4b69      	ldr	r3, [pc, #420]	; (8001648 <MX_GPIO_Init+0x214>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a68      	ldr	r2, [pc, #416]	; (8001648 <MX_GPIO_Init+0x214>)
 80014a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b66      	ldr	r3, [pc, #408]	; (8001648 <MX_GPIO_Init+0x214>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	4b62      	ldr	r3, [pc, #392]	; (8001648 <MX_GPIO_Init+0x214>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a61      	ldr	r2, [pc, #388]	; (8001648 <MX_GPIO_Init+0x214>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b5f      	ldr	r3, [pc, #380]	; (8001648 <MX_GPIO_Init+0x214>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	4b5b      	ldr	r3, [pc, #364]	; (8001648 <MX_GPIO_Init+0x214>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a5a      	ldr	r2, [pc, #360]	; (8001648 <MX_GPIO_Init+0x214>)
 80014e0:	f043 0302 	orr.w	r3, r3, #2
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b58      	ldr	r3, [pc, #352]	; (8001648 <MX_GPIO_Init+0x214>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	4b54      	ldr	r3, [pc, #336]	; (8001648 <MX_GPIO_Init+0x214>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a53      	ldr	r2, [pc, #332]	; (8001648 <MX_GPIO_Init+0x214>)
 80014fc:	f043 0308 	orr.w	r3, r3, #8
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b51      	ldr	r3, [pc, #324]	; (8001648 <MX_GPIO_Init+0x214>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0308 	and.w	r3, r3, #8
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	4b4d      	ldr	r3, [pc, #308]	; (8001648 <MX_GPIO_Init+0x214>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a4c      	ldr	r2, [pc, #304]	; (8001648 <MX_GPIO_Init+0x214>)
 8001518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b4a      	ldr	r3, [pc, #296]	; (8001648 <MX_GPIO_Init+0x214>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001526:	607b      	str	r3, [r7, #4]
 8001528:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TCS_GPIO_Port, TCS_Pin, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001530:	4846      	ldr	r0, [pc, #280]	; (800164c <MX_GPIO_Init+0x218>)
 8001532:	f001 f90f 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin|TDIN_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800153c:	4844      	ldr	r0, [pc, #272]	; (8001650 <MX_GPIO_Init+0x21c>)
 800153e:	f001 f909 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TCLK_Pin|LCD_BL_Pin|IIC_SCL_Pin|IIC_SDA_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	f248 3101 	movw	r1, #33537	; 0x8301
 8001548:	4842      	ldr	r0, [pc, #264]	; (8001654 <MX_GPIO_Init+0x220>)
 800154a:	f001 f903 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800154e:	2200      	movs	r2, #0
 8001550:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001554:	4840      	ldr	r0, [pc, #256]	; (8001658 <MX_GPIO_Init+0x224>)
 8001556:	f001 f8fd 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 800155a:	231c      	movs	r3, #28
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155e:	2300      	movs	r3, #0
 8001560:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001562:	2301      	movs	r3, #1
 8001564:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001566:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156a:	4619      	mov	r1, r3
 800156c:	483b      	ldr	r0, [pc, #236]	; (800165c <MX_GPIO_Init+0x228>)
 800156e:	f000 ff55 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TCS_Pin;
 8001572:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001578:	2301      	movs	r3, #1
 800157a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	2300      	movs	r3, #0
 8001582:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TCS_GPIO_Port, &GPIO_InitStruct);
 8001584:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001588:	4619      	mov	r1, r3
 800158a:	4830      	ldr	r0, [pc, #192]	; (800164c <MX_GPIO_Init+0x218>)
 800158c:	f000 ff46 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 8001590:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001596:	2301      	movs	r3, #1
 8001598:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800159a:	2301      	movs	r3, #1
 800159c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159e:	2303      	movs	r3, #3
 80015a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a6:	4619      	mov	r1, r3
 80015a8:	4829      	ldr	r0, [pc, #164]	; (8001650 <MX_GPIO_Init+0x21c>)
 80015aa:	f000 ff37 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TCLK_Pin|IIC_SCL_Pin|IIC_SDA_Pin;
 80015ae:	f240 3301 	movw	r3, #769	; 0x301
 80015b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015bc:	2303      	movs	r3, #3
 80015be:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c4:	4619      	mov	r1, r3
 80015c6:	4823      	ldr	r0, [pc, #140]	; (8001654 <MX_GPIO_Init+0x220>)
 80015c8:	f000 ff28 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PEN_Pin|DOUT_Pin;
 80015cc:	2306      	movs	r3, #6
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015dc:	4619      	mov	r1, r3
 80015de:	481d      	ldr	r0, [pc, #116]	; (8001654 <MX_GPIO_Init+0x220>)
 80015e0:	f000 ff1c 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TDIN_Pin;
 80015e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f2:	2303      	movs	r3, #3
 80015f4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TDIN_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015fa:	4619      	mov	r1, r3
 80015fc:	4814      	ldr	r0, [pc, #80]	; (8001650 <MX_GPIO_Init+0x21c>)
 80015fe:	f000 ff0d 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001602:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160c:	2301      	movs	r3, #1
 800160e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001610:	2301      	movs	r3, #1
 8001612:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001618:	4619      	mov	r1, r3
 800161a:	480e      	ldr	r0, [pc, #56]	; (8001654 <MX_GPIO_Init+0x220>)
 800161c:	f000 fefe 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001620:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001624:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	2301      	movs	r3, #1
 8001628:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162e:	2303      	movs	r3, #3
 8001630:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001636:	4619      	mov	r1, r3
 8001638:	4807      	ldr	r0, [pc, #28]	; (8001658 <MX_GPIO_Init+0x224>)
 800163a:	f000 feef 	bl	800241c <HAL_GPIO_Init>

}
 800163e:	bf00      	nop
 8001640:	3738      	adds	r7, #56	; 0x38
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800
 800164c:	40020800 	.word	0x40020800
 8001650:	40021400 	.word	0x40021400
 8001654:	40020400 	.word	0x40020400
 8001658:	40020000 	.word	0x40020000
 800165c:	40021000 	.word	0x40021000

08001660 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001660:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001664:	b0a3      	sub	sp, #140	; 0x8c
 8001666:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001668:	f000 fd5c 	bl	8002124 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800166c:	f000 f9b8 	bl	80019e0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(200);
 8001670:	20c8      	movs	r0, #200	; 0xc8
 8001672:	f000 fdc9 	bl	8002208 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001676:	f7ff fedd 	bl	8001434 <MX_GPIO_Init>
  MX_FSMC_Init();
 800167a:	f7ff fde7 	bl	800124c <MX_FSMC_Init>
  MX_TIM3_Init();
 800167e:	f000 fbcf 	bl	8001e20 <MX_TIM3_Init>
  MX_SPI3_Init();
 8001682:	f000 fa21 	bl	8001ac8 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 8001686:	f000 fc9f 	bl	8001fc8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ADS8688_Init(&ads, &hspi3, SPI3_CS_GPIO_Port, SPI3_CS_Pin);
 800168a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800168e:	4a9e      	ldr	r2, [pc, #632]	; (8001908 <main+0x2a8>)
 8001690:	499e      	ldr	r1, [pc, #632]	; (800190c <main+0x2ac>)
 8001692:	489f      	ldr	r0, [pc, #636]	; (8001910 <main+0x2b0>)
 8001694:	f7ff fcaa 	bl	8000fec <ADS8688_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  current = HAL_GetTick();
 8001698:	f000 fdaa 	bl	80021f0 <HAL_GetTick>
 800169c:	4603      	mov	r3, r0
 800169e:	4a9d      	ldr	r2, [pc, #628]	; (8001914 <main+0x2b4>)
 80016a0:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(previous<current) {
 80016a2:	4b9d      	ldr	r3, [pc, #628]	; (8001918 <main+0x2b8>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4b9b      	ldr	r3, [pc, #620]	; (8001914 <main+0x2b4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d2f4      	bcs.n	8001698 <main+0x38>
		  unsigned long now = HAL_GetTick();
 80016ae:	f000 fd9f 	bl	80021f0 <HAL_GetTick>
 80016b2:	63b8      	str	r0, [r7, #56]	; 0x38
		  ADS_Read_All_Raw(&ads, ads_data);
 80016b4:	4999      	ldr	r1, [pc, #612]	; (800191c <main+0x2bc>)
 80016b6:	4896      	ldr	r0, [pc, #600]	; (8001910 <main+0x2b0>)
 80016b8:	f7ff fd9f 	bl	80011fa <ADS_Read_All_Raw>
		  for(int i=0; i<2; i++) {
 80016bc:	2300      	movs	r3, #0
 80016be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016c0:	e163      	b.n	800198a <main+0x32a>
			  if(i==0){
 80016c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d130      	bne.n	800172a <main+0xca>
				  volt[i] = (((float)(ads_data[i]+3))*10.24/65535.0)-5.12;
 80016c8:	4a94      	ldr	r2, [pc, #592]	; (800191c <main+0x2bc>)
 80016ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016d0:	3303      	adds	r3, #3
 80016d2:	ee07 3a90 	vmov	s15, r3
 80016d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016da:	ee17 0a90 	vmov	r0, s15
 80016de:	f7fe ff33 	bl	8000548 <__aeabi_f2d>
 80016e2:	a383      	add	r3, pc, #524	; (adr r3, 80018f0 <main+0x290>)
 80016e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e8:	f7fe ff86 	bl	80005f8 <__aeabi_dmul>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	a380      	add	r3, pc, #512	; (adr r3, 80018f8 <main+0x298>)
 80016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fa:	f7ff f8a7 	bl	800084c <__aeabi_ddiv>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4610      	mov	r0, r2
 8001704:	4619      	mov	r1, r3
 8001706:	a37e      	add	r3, pc, #504	; (adr r3, 8001900 <main+0x2a0>)
 8001708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170c:	f7fe fdbc 	bl	8000288 <__aeabi_dsub>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	f7ff fa66 	bl	8000be8 <__aeabi_d2f>
 800171c:	4602      	mov	r2, r0
 800171e:	4980      	ldr	r1, [pc, #512]	; (8001920 <main+0x2c0>)
 8001720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	440b      	add	r3, r1
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	e02e      	b.n	8001788 <main+0x128>
			  }
			  else{
				  volt[i] = (((float)(ads_data[i]))*10.24/65535.0)-5.12;
 800172a:	4a7c      	ldr	r2, [pc, #496]	; (800191c <main+0x2bc>)
 800172c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800172e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001732:	ee07 3a90 	vmov	s15, r3
 8001736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800173a:	ee17 0a90 	vmov	r0, s15
 800173e:	f7fe ff03 	bl	8000548 <__aeabi_f2d>
 8001742:	a36b      	add	r3, pc, #428	; (adr r3, 80018f0 <main+0x290>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	f7fe ff56 	bl	80005f8 <__aeabi_dmul>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	a368      	add	r3, pc, #416	; (adr r3, 80018f8 <main+0x298>)
 8001756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175a:	f7ff f877 	bl	800084c <__aeabi_ddiv>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4610      	mov	r0, r2
 8001764:	4619      	mov	r1, r3
 8001766:	a366      	add	r3, pc, #408	; (adr r3, 8001900 <main+0x2a0>)
 8001768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176c:	f7fe fd8c 	bl	8000288 <__aeabi_dsub>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	4610      	mov	r0, r2
 8001776:	4619      	mov	r1, r3
 8001778:	f7ff fa36 	bl	8000be8 <__aeabi_d2f>
 800177c:	4602      	mov	r2, r0
 800177e:	4968      	ldr	r1, [pc, #416]	; (8001920 <main+0x2c0>)
 8001780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	440b      	add	r3, r1
 8001786:	601a      	str	r2, [r3, #0]
			  }
			  printf("CHN_%d: %u %u    "BYTE_TO_BIN_PAT" "BYTE_TO_BIN_PAT"  %f\n", i, (uint16_t)(ads_data[0]), (uint16_t)(ads_data[1]<<8) ,  BYTE_TO_BIN(ads_data[1]), BYTE_TO_BIN(ads_data[0]), volt[i]);
 8001788:	4b64      	ldr	r3, [pc, #400]	; (800191c <main+0x2bc>)
 800178a:	881b      	ldrh	r3, [r3, #0]
 800178c:	4698      	mov	r8, r3
 800178e:	4b63      	ldr	r3, [pc, #396]	; (800191c <main+0x2bc>)
 8001790:	885b      	ldrh	r3, [r3, #2]
 8001792:	021b      	lsls	r3, r3, #8
 8001794:	b29b      	uxth	r3, r3
 8001796:	4699      	mov	r9, r3
 8001798:	4b60      	ldr	r3, [pc, #384]	; (800191c <main+0x2bc>)
 800179a:	885b      	ldrh	r3, [r3, #2]
 800179c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d002      	beq.n	80017aa <main+0x14a>
 80017a4:	2331      	movs	r3, #49	; 0x31
 80017a6:	637b      	str	r3, [r7, #52]	; 0x34
 80017a8:	e001      	b.n	80017ae <main+0x14e>
 80017aa:	2330      	movs	r3, #48	; 0x30
 80017ac:	637b      	str	r3, [r7, #52]	; 0x34
 80017ae:	4b5b      	ldr	r3, [pc, #364]	; (800191c <main+0x2bc>)
 80017b0:	885b      	ldrh	r3, [r3, #2]
 80017b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d002      	beq.n	80017c0 <main+0x160>
 80017ba:	2331      	movs	r3, #49	; 0x31
 80017bc:	633b      	str	r3, [r7, #48]	; 0x30
 80017be:	e001      	b.n	80017c4 <main+0x164>
 80017c0:	2330      	movs	r3, #48	; 0x30
 80017c2:	633b      	str	r3, [r7, #48]	; 0x30
 80017c4:	4b55      	ldr	r3, [pc, #340]	; (800191c <main+0x2bc>)
 80017c6:	885b      	ldrh	r3, [r3, #2]
 80017c8:	f003 0320 	and.w	r3, r3, #32
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d002      	beq.n	80017d6 <main+0x176>
 80017d0:	2331      	movs	r3, #49	; 0x31
 80017d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017d4:	e001      	b.n	80017da <main+0x17a>
 80017d6:	2330      	movs	r3, #48	; 0x30
 80017d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017da:	4b50      	ldr	r3, [pc, #320]	; (800191c <main+0x2bc>)
 80017dc:	885b      	ldrh	r3, [r3, #2]
 80017de:	f003 0310 	and.w	r3, r3, #16
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d002      	beq.n	80017ec <main+0x18c>
 80017e6:	2331      	movs	r3, #49	; 0x31
 80017e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80017ea:	e001      	b.n	80017f0 <main+0x190>
 80017ec:	2330      	movs	r3, #48	; 0x30
 80017ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80017f0:	4b4a      	ldr	r3, [pc, #296]	; (800191c <main+0x2bc>)
 80017f2:	885b      	ldrh	r3, [r3, #2]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <main+0x1a2>
 80017fc:	2331      	movs	r3, #49	; 0x31
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
 8001800:	e001      	b.n	8001806 <main+0x1a6>
 8001802:	2330      	movs	r3, #48	; 0x30
 8001804:	627b      	str	r3, [r7, #36]	; 0x24
 8001806:	4b45      	ldr	r3, [pc, #276]	; (800191c <main+0x2bc>)
 8001808:	885b      	ldrh	r3, [r3, #2]
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <main+0x1b8>
 8001812:	2331      	movs	r3, #49	; 0x31
 8001814:	623b      	str	r3, [r7, #32]
 8001816:	e001      	b.n	800181c <main+0x1bc>
 8001818:	2330      	movs	r3, #48	; 0x30
 800181a:	623b      	str	r3, [r7, #32]
 800181c:	4b3f      	ldr	r3, [pc, #252]	; (800191c <main+0x2bc>)
 800181e:	885b      	ldrh	r3, [r3, #2]
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d002      	beq.n	800182e <main+0x1ce>
 8001828:	2331      	movs	r3, #49	; 0x31
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	e001      	b.n	8001832 <main+0x1d2>
 800182e:	2330      	movs	r3, #48	; 0x30
 8001830:	61fb      	str	r3, [r7, #28]
 8001832:	4b3a      	ldr	r3, [pc, #232]	; (800191c <main+0x2bc>)
 8001834:	885b      	ldrh	r3, [r3, #2]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <main+0x1e4>
 800183e:	2331      	movs	r3, #49	; 0x31
 8001840:	61bb      	str	r3, [r7, #24]
 8001842:	e001      	b.n	8001848 <main+0x1e8>
 8001844:	2330      	movs	r3, #48	; 0x30
 8001846:	61bb      	str	r3, [r7, #24]
 8001848:	4b34      	ldr	r3, [pc, #208]	; (800191c <main+0x2bc>)
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001850:	2b00      	cmp	r3, #0
 8001852:	d002      	beq.n	800185a <main+0x1fa>
 8001854:	2331      	movs	r3, #49	; 0x31
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	e001      	b.n	800185e <main+0x1fe>
 800185a:	2330      	movs	r3, #48	; 0x30
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	4b2f      	ldr	r3, [pc, #188]	; (800191c <main+0x2bc>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001866:	2b00      	cmp	r3, #0
 8001868:	d002      	beq.n	8001870 <main+0x210>
 800186a:	2331      	movs	r3, #49	; 0x31
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	e001      	b.n	8001874 <main+0x214>
 8001870:	2330      	movs	r3, #48	; 0x30
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	4b29      	ldr	r3, [pc, #164]	; (800191c <main+0x2bc>)
 8001876:	881b      	ldrh	r3, [r3, #0]
 8001878:	f003 0320 	and.w	r3, r3, #32
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <main+0x226>
 8001880:	2331      	movs	r3, #49	; 0x31
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	e001      	b.n	800188a <main+0x22a>
 8001886:	2330      	movs	r3, #48	; 0x30
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b24      	ldr	r3, [pc, #144]	; (800191c <main+0x2bc>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	f003 0310 	and.w	r3, r3, #16
 8001892:	2b00      	cmp	r3, #0
 8001894:	d002      	beq.n	800189c <main+0x23c>
 8001896:	2331      	movs	r3, #49	; 0x31
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	e001      	b.n	80018a0 <main+0x240>
 800189c:	2330      	movs	r3, #48	; 0x30
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	4b1e      	ldr	r3, [pc, #120]	; (800191c <main+0x2bc>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	f003 0308 	and.w	r3, r3, #8
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <main+0x252>
 80018ac:	2331      	movs	r3, #49	; 0x31
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	e001      	b.n	80018b6 <main+0x256>
 80018b2:	2330      	movs	r3, #48	; 0x30
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	4b19      	ldr	r3, [pc, #100]	; (800191c <main+0x2bc>)
 80018b8:	881b      	ldrh	r3, [r3, #0]
 80018ba:	f003 0304 	and.w	r3, r3, #4
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <main+0x266>
 80018c2:	2631      	movs	r6, #49	; 0x31
 80018c4:	e000      	b.n	80018c8 <main+0x268>
 80018c6:	2630      	movs	r6, #48	; 0x30
 80018c8:	4b14      	ldr	r3, [pc, #80]	; (800191c <main+0x2bc>)
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <main+0x278>
 80018d4:	2531      	movs	r5, #49	; 0x31
 80018d6:	e000      	b.n	80018da <main+0x27a>
 80018d8:	2530      	movs	r5, #48	; 0x30
 80018da:	4b10      	ldr	r3, [pc, #64]	; (800191c <main+0x2bc>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d01e      	beq.n	8001924 <main+0x2c4>
 80018e6:	2431      	movs	r4, #49	; 0x31
 80018e8:	e01d      	b.n	8001926 <main+0x2c6>
 80018ea:	bf00      	nop
 80018ec:	f3af 8000 	nop.w
 80018f0:	47ae147b 	.word	0x47ae147b
 80018f4:	40247ae1 	.word	0x40247ae1
 80018f8:	00000000 	.word	0x00000000
 80018fc:	40efffe0 	.word	0x40efffe0
 8001900:	47ae147b 	.word	0x47ae147b
 8001904:	40147ae1 	.word	0x40147ae1
 8001908:	40020000 	.word	0x40020000
 800190c:	200002f0 	.word	0x200002f0
 8001910:	200002e4 	.word	0x200002e4
 8001914:	20000204 	.word	0x20000204
 8001918:	20000208 	.word	0x20000208
 800191c:	20000270 	.word	0x20000270
 8001920:	2000020c 	.word	0x2000020c
 8001924:	2430      	movs	r4, #48	; 0x30
 8001926:	4a27      	ldr	r2, [pc, #156]	; (80019c4 <main+0x364>)
 8001928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	4413      	add	r3, r2
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fe09 	bl	8000548 <__aeabi_f2d>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800193e:	940f      	str	r4, [sp, #60]	; 0x3c
 8001940:	950e      	str	r5, [sp, #56]	; 0x38
 8001942:	960d      	str	r6, [sp, #52]	; 0x34
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	930c      	str	r3, [sp, #48]	; 0x30
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	930b      	str	r3, [sp, #44]	; 0x2c
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	930a      	str	r3, [sp, #40]	; 0x28
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	9309      	str	r3, [sp, #36]	; 0x24
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	9308      	str	r3, [sp, #32]
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	9307      	str	r3, [sp, #28]
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	9306      	str	r3, [sp, #24]
 8001960:	6a3b      	ldr	r3, [r7, #32]
 8001962:	9305      	str	r3, [sp, #20]
 8001964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001966:	9304      	str	r3, [sp, #16]
 8001968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800196a:	9303      	str	r3, [sp, #12]
 800196c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800196e:	9302      	str	r3, [sp, #8]
 8001970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001972:	9301      	str	r3, [sp, #4]
 8001974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	464b      	mov	r3, r9
 800197a:	4642      	mov	r2, r8
 800197c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800197e:	4812      	ldr	r0, [pc, #72]	; (80019c8 <main+0x368>)
 8001980:	f003 fed4 	bl	800572c <iprintf>
		  for(int i=0; i<2; i++) {
 8001984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001986:	3301      	adds	r3, #1
 8001988:	63fb      	str	r3, [r7, #60]	; 0x3c
 800198a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800198c:	2b01      	cmp	r3, #1
 800198e:	f77f ae98 	ble.w	80016c2 <main+0x62>

		  }
		  now = HAL_GetTick() - now;
 8001992:	f000 fc2d 	bl	80021f0 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	63bb      	str	r3, [r7, #56]	; 0x38
		  printf("total: %lu ms\n\r", now);
 800199e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80019a0:	480a      	ldr	r0, [pc, #40]	; (80019cc <main+0x36c>)
 80019a2:	f003 fec3 	bl	800572c <iprintf>
		  printf("-----------------------------------------------------------\n\r");
 80019a6:	480a      	ldr	r0, [pc, #40]	; (80019d0 <main+0x370>)
 80019a8:	f003 fec0 	bl	800572c <iprintf>

		  previous = current;
 80019ac:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <main+0x374>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a09      	ldr	r2, [pc, #36]	; (80019d8 <main+0x378>)
 80019b2:	6013      	str	r3, [r2, #0]
		  previous+=interval;
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <main+0x378>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	4b08      	ldr	r3, [pc, #32]	; (80019dc <main+0x37c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4413      	add	r3, r2
 80019be:	4a06      	ldr	r2, [pc, #24]	; (80019d8 <main+0x378>)
 80019c0:	6013      	str	r3, [r2, #0]
	  current = HAL_GetTick();
 80019c2:	e669      	b.n	8001698 <main+0x38>
 80019c4:	2000020c 	.word	0x2000020c
 80019c8:	080092d0 	.word	0x080092d0
 80019cc:	08009308 	.word	0x08009308
 80019d0:	08009318 	.word	0x08009318
 80019d4:	20000204 	.word	0x20000204
 80019d8:	20000208 	.word	0x20000208
 80019dc:	20000000 	.word	0x20000000

080019e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b094      	sub	sp, #80	; 0x50
 80019e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e6:	f107 0320 	add.w	r3, r7, #32
 80019ea:	2230      	movs	r2, #48	; 0x30
 80019ec:	2100      	movs	r1, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f003 f81a 	bl	8004a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f4:	f107 030c 	add.w	r3, r7, #12
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a04:	2300      	movs	r3, #0
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	4b29      	ldr	r3, [pc, #164]	; (8001ab0 <SystemClock_Config+0xd0>)
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0c:	4a28      	ldr	r2, [pc, #160]	; (8001ab0 <SystemClock_Config+0xd0>)
 8001a0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a12:	6413      	str	r3, [r2, #64]	; 0x40
 8001a14:	4b26      	ldr	r3, [pc, #152]	; (8001ab0 <SystemClock_Config+0xd0>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a20:	2300      	movs	r3, #0
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	4b23      	ldr	r3, [pc, #140]	; (8001ab4 <SystemClock_Config+0xd4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a22      	ldr	r2, [pc, #136]	; (8001ab4 <SystemClock_Config+0xd4>)
 8001a2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a2e:	6013      	str	r3, [r2, #0]
 8001a30:	4b20      	ldr	r3, [pc, #128]	; (8001ab4 <SystemClock_Config+0xd4>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a38:	607b      	str	r3, [r7, #4]
 8001a3a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a46:	2302      	movs	r3, #2
 8001a48:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a4a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a50:	2304      	movs	r3, #4
 8001a52:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a54:	23a8      	movs	r3, #168	; 0xa8
 8001a56:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a5c:	2304      	movs	r3, #4
 8001a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a60:	f107 0320 	add.w	r3, r7, #32
 8001a64:	4618      	mov	r0, r3
 8001a66:	f000 fe8f 	bl	8002788 <HAL_RCC_OscConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a70:	f000 f822 	bl	8001ab8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a74:	230f      	movs	r3, #15
 8001a76:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a80:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a8c:	f107 030c 	add.w	r3, r7, #12
 8001a90:	2105      	movs	r1, #5
 8001a92:	4618      	mov	r0, r3
 8001a94:	f001 f8f0 	bl	8002c78 <HAL_RCC_ClockConfig>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a9e:	f000 f80b 	bl	8001ab8 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001aa2:	f001 f9cf 	bl	8002e44 <HAL_RCC_EnableCSS>
}
 8001aa6:	bf00      	nop
 8001aa8:	3750      	adds	r7, #80	; 0x50
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40007000 	.word	0x40007000

08001ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
	...

08001ac8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001acc:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001ace:	4a19      	ldr	r2, [pc, #100]	; (8001b34 <MX_SPI3_Init+0x6c>)
 8001ad0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ad2:	4b17      	ldr	r3, [pc, #92]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001ad4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ad8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001ae0:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001ae2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ae6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001aee:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001af4:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001af6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001afa:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001afe:	2218      	movs	r2, #24
 8001b00:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b02:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b0e:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001b16:	220a      	movs	r2, #10
 8001b18:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <MX_SPI3_Init+0x68>)
 8001b1c:	f001 facf 	bl	80030be <HAL_SPI_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001b26:	f7ff ffc7 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200002f0 	.word	0x200002f0
 8001b34:	40003c00 	.word	0x40003c00

08001b38 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08a      	sub	sp, #40	; 0x28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a19      	ldr	r2, [pc, #100]	; (8001bbc <HAL_SPI_MspInit+0x84>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d12c      	bne.n	8001bb4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	4b18      	ldr	r3, [pc, #96]	; (8001bc0 <HAL_SPI_MspInit+0x88>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	4a17      	ldr	r2, [pc, #92]	; (8001bc0 <HAL_SPI_MspInit+0x88>)
 8001b64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b68:	6413      	str	r3, [r2, #64]	; 0x40
 8001b6a:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <HAL_SPI_MspInit+0x88>)
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <HAL_SPI_MspInit+0x88>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a10      	ldr	r2, [pc, #64]	; (8001bc0 <HAL_SPI_MspInit+0x88>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <HAL_SPI_MspInit+0x88>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001b92:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ba4:	2306      	movs	r3, #6
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	4619      	mov	r1, r3
 8001bae:	4805      	ldr	r0, [pc, #20]	; (8001bc4 <HAL_SPI_MspInit+0x8c>)
 8001bb0:	f000 fc34 	bl	800241c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001bb4:	bf00      	nop
 8001bb6:	3728      	adds	r7, #40	; 0x28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40003c00 	.word	0x40003c00
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020800 	.word	0x40020800

08001bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	607b      	str	r3, [r7, #4]
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <HAL_MspInit+0x4c>)
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd6:	4a0f      	ldr	r2, [pc, #60]	; (8001c14 <HAL_MspInit+0x4c>)
 8001bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bdc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bde:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <HAL_MspInit+0x4c>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	603b      	str	r3, [r7, #0]
 8001bee:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <HAL_MspInit+0x4c>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	4a08      	ldr	r2, [pc, #32]	; (8001c14 <HAL_MspInit+0x4c>)
 8001bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <HAL_MspInit+0x4c>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c02:	603b      	str	r3, [r7, #0]
 8001c04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40023800 	.word	0x40023800

08001c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001c1c:	f001 fa34 	bl	8003088 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <NMI_Handler+0x8>

08001c22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c26:	e7fe      	b.n	8001c26 <HardFault_Handler+0x4>

08001c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <MemManage_Handler+0x4>

08001c2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c32:	e7fe      	b.n	8001c32 <BusFault_Handler+0x4>

08001c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c38:	e7fe      	b.n	8001c38 <UsageFault_Handler+0x4>

08001c3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c68:	f000 faae 	bl	80021c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
	return 1;
 8001c74:	2301      	movs	r3, #1
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <_kill>:

int _kill(int pid, int sig)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c8a:	f002 fea3 	bl	80049d4 <__errno>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2216      	movs	r2, #22
 8001c92:	601a      	str	r2, [r3, #0]
	return -1;
 8001c94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <_exit>:

void _exit (int status)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff ffe7 	bl	8001c80 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001cb2:	e7fe      	b.n	8001cb2 <_exit+0x12>

08001cb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	e00a      	b.n	8001cdc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cc6:	f3af 8000 	nop.w
 8001cca:	4601      	mov	r1, r0
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	1c5a      	adds	r2, r3, #1
 8001cd0:	60ba      	str	r2, [r7, #8]
 8001cd2:	b2ca      	uxtb	r2, r1
 8001cd4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	dbf0      	blt.n	8001cc6 <_read+0x12>
	}

return len;
 8001ce4:	687b      	ldr	r3, [r7, #4]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b086      	sub	sp, #24
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	e009      	b.n	8001d14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	1c5a      	adds	r2, r3, #1
 8001d04:	60ba      	str	r2, [r7, #8]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f9cf 	bl	80020ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	dbf1      	blt.n	8001d00 <_write+0x12>
	}
	return len;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <_close>:

int _close(int file)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
	return -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d4e:	605a      	str	r2, [r3, #4]
	return 0;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <_isatty>:

int _isatty(int file)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
	return 1;
 8001d66:	2301      	movs	r3, #1
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
	return 0;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
	...

08001d90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <_sbrk+0x5c>)
 8001d9a:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <_sbrk+0x60>)
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da4:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d102      	bne.n	8001db2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dac:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <_sbrk+0x64>)
 8001dae:	4a12      	ldr	r2, [pc, #72]	; (8001df8 <_sbrk+0x68>)
 8001db0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001db2:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d207      	bcs.n	8001dd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc0:	f002 fe08 	bl	80049d4 <__errno>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	e009      	b.n	8001de4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd0:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <_sbrk+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dd6:	4b07      	ldr	r3, [pc, #28]	; (8001df4 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	4a05      	ldr	r2, [pc, #20]	; (8001df4 <_sbrk+0x64>)
 8001de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001de2:	68fb      	ldr	r3, [r7, #12]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20020000 	.word	0x20020000
 8001df0:	00000400 	.word	0x00000400
 8001df4:	20000214 	.word	0x20000214
 8001df8:	200003e8 	.word	0x200003e8

08001dfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <SystemInit+0x20>)
 8001e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e06:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <SystemInit+0x20>)
 8001e08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08e      	sub	sp, #56	; 0x38
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e34:	f107 0320 	add.w	r3, r7, #32
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
 8001e4c:	615a      	str	r2, [r3, #20]
 8001e4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e50:	4b2d      	ldr	r3, [pc, #180]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e52:	4a2e      	ldr	r2, [pc, #184]	; (8001f0c <MX_TIM3_Init+0xec>)
 8001e54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5-1;
 8001e56:	4b2c      	ldr	r3, [pc, #176]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e58:	2204      	movs	r2, #4
 8001e5a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5c:	4b2a      	ldr	r3, [pc, #168]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 840-1;
 8001e62:	4b29      	ldr	r3, [pc, #164]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e64:	f240 3247 	movw	r2, #839	; 0x347
 8001e68:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e6a:	4b27      	ldr	r3, [pc, #156]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e70:	4b25      	ldr	r3, [pc, #148]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e76:	4824      	ldr	r0, [pc, #144]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e78:	f001 fc5a 	bl	8003730 <HAL_TIM_Base_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001e82:	f7ff fe19 	bl	8001ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e90:	4619      	mov	r1, r3
 8001e92:	481d      	ldr	r0, [pc, #116]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001e94:	f001 fdb2 	bl	80039fc <HAL_TIM_ConfigClockSource>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001e9e:	f7ff fe0b 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ea2:	4819      	ldr	r0, [pc, #100]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001ea4:	f001 fc93 	bl	80037ce <HAL_TIM_PWM_Init>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001eae:	f7ff fe03 	bl	8001ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001eb2:	2320      	movs	r3, #32
 8001eb4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001eba:	f107 0320 	add.w	r3, r7, #32
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4811      	ldr	r0, [pc, #68]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001ec2:	f002 f949 	bl	8004158 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ecc:	f7ff fdf4 	bl	8001ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ed0:	2360      	movs	r3, #96	; 0x60
 8001ed2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 420;
 8001ed4:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8001ed8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001ede:	2304      	movs	r3, #4
 8001ee0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ee2:	1d3b      	adds	r3, r7, #4
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4807      	ldr	r0, [pc, #28]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001eea:	f001 fcc9 	bl	8003880 <HAL_TIM_PWM_ConfigChannel>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001ef4:	f7ff fde0 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ef8:	4803      	ldr	r0, [pc, #12]	; (8001f08 <MX_TIM3_Init+0xe8>)
 8001efa:	f000 f82b 	bl	8001f54 <HAL_TIM_MspPostInit>

}
 8001efe:	bf00      	nop
 8001f00:	3738      	adds	r7, #56	; 0x38
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000348 	.word	0x20000348
 8001f0c:	40000400 	.word	0x40000400

08001f10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a0b      	ldr	r2, [pc, #44]	; (8001f4c <HAL_TIM_Base_MspInit+0x3c>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d10d      	bne.n	8001f3e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <HAL_TIM_Base_MspInit+0x40>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	4a09      	ldr	r2, [pc, #36]	; (8001f50 <HAL_TIM_Base_MspInit+0x40>)
 8001f2c:	f043 0302 	orr.w	r3, r3, #2
 8001f30:	6413      	str	r3, [r2, #64]	; 0x40
 8001f32:	4b07      	ldr	r3, [pc, #28]	; (8001f50 <HAL_TIM_Base_MspInit+0x40>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	60fb      	str	r3, [r7, #12]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001f3e:	bf00      	nop
 8001f40:	3714      	adds	r7, #20
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40000400 	.word	0x40000400
 8001f50:	40023800 	.word	0x40023800

08001f54 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 030c 	add.w	r3, r7, #12
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <HAL_TIM_MspPostInit+0x68>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d11d      	bne.n	8001fb2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	60bb      	str	r3, [r7, #8]
 8001f7a:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <HAL_TIM_MspPostInit+0x6c>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	4a10      	ldr	r2, [pc, #64]	; (8001fc0 <HAL_TIM_MspPostInit+0x6c>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	6313      	str	r3, [r2, #48]	; 0x30
 8001f86:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <HAL_TIM_MspPostInit+0x6c>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	60bb      	str	r3, [r7, #8]
 8001f90:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f92:	2340      	movs	r3, #64	; 0x40
 8001f94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f96:	2302      	movs	r3, #2
 8001f98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa6:	f107 030c 	add.w	r3, r7, #12
 8001faa:	4619      	mov	r1, r3
 8001fac:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <HAL_TIM_MspPostInit+0x70>)
 8001fae:	f000 fa35 	bl	800241c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001fb2:	bf00      	nop
 8001fb4:	3720      	adds	r7, #32
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40000400 	.word	0x40000400
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020000 	.word	0x40020000

08001fc8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fce:	4a12      	ldr	r2, [pc, #72]	; (8002018 <MX_USART2_UART_Init+0x50>)
 8001fd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fec:	4b09      	ldr	r3, [pc, #36]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fee:	220c      	movs	r2, #12
 8001ff0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff2:	4b08      	ldr	r3, [pc, #32]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ffe:	4805      	ldr	r0, [pc, #20]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8002000:	f002 f926 	bl	8004250 <HAL_UART_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800200a:	f7ff fd55 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	20000390 	.word	0x20000390
 8002018:	40004400 	.word	0x40004400

0800201c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b08a      	sub	sp, #40	; 0x28
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	60da      	str	r2, [r3, #12]
 8002032:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a19      	ldr	r2, [pc, #100]	; (80020a0 <HAL_UART_MspInit+0x84>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d12b      	bne.n	8002096 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	4b18      	ldr	r3, [pc, #96]	; (80020a4 <HAL_UART_MspInit+0x88>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	4a17      	ldr	r2, [pc, #92]	; (80020a4 <HAL_UART_MspInit+0x88>)
 8002048:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800204c:	6413      	str	r3, [r2, #64]	; 0x40
 800204e:	4b15      	ldr	r3, [pc, #84]	; (80020a4 <HAL_UART_MspInit+0x88>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002056:	613b      	str	r3, [r7, #16]
 8002058:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <HAL_UART_MspInit+0x88>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002062:	4a10      	ldr	r2, [pc, #64]	; (80020a4 <HAL_UART_MspInit+0x88>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6313      	str	r3, [r2, #48]	; 0x30
 800206a:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <HAL_UART_MspInit+0x88>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002076:	230c      	movs	r3, #12
 8002078:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207a:	2302      	movs	r3, #2
 800207c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002082:	2303      	movs	r3, #3
 8002084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002086:	2307      	movs	r3, #7
 8002088:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208a:	f107 0314 	add.w	r3, r7, #20
 800208e:	4619      	mov	r1, r3
 8002090:	4805      	ldr	r0, [pc, #20]	; (80020a8 <HAL_UART_MspInit+0x8c>)
 8002092:	f000 f9c3 	bl	800241c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002096:	bf00      	nop
 8002098:	3728      	adds	r7, #40	; 0x28
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40004400 	.word	0x40004400
 80020a4:	40023800 	.word	0x40023800
 80020a8:	40020000 	.word	0x40020000

080020ac <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80020b4:	1d39      	adds	r1, r7, #4
 80020b6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ba:	2201      	movs	r2, #1
 80020bc:	4803      	ldr	r0, [pc, #12]	; (80020cc <__io_putchar+0x20>)
 80020be:	f002 f914 	bl	80042ea <HAL_UART_Transmit>
  return ch;
 80020c2:	687b      	ldr	r3, [r7, #4]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20000390 	.word	0x20000390

080020d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002108 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020d4:	480d      	ldr	r0, [pc, #52]	; (800210c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020d6:	490e      	ldr	r1, [pc, #56]	; (8002110 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020d8:	4a0e      	ldr	r2, [pc, #56]	; (8002114 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020dc:	e002      	b.n	80020e4 <LoopCopyDataInit>

080020de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020e2:	3304      	adds	r3, #4

080020e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e8:	d3f9      	bcc.n	80020de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ea:	4a0b      	ldr	r2, [pc, #44]	; (8002118 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020ec:	4c0b      	ldr	r4, [pc, #44]	; (800211c <LoopFillZerobss+0x26>)
  movs r3, #0
 80020ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f0:	e001      	b.n	80020f6 <LoopFillZerobss>

080020f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f4:	3204      	adds	r2, #4

080020f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f8:	d3fb      	bcc.n	80020f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80020fa:	f7ff fe7f 	bl	8001dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020fe:	f002 fc6f 	bl	80049e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002102:	f7ff faad 	bl	8001660 <main>
  bx  lr    
 8002106:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002108:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800210c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002110:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002114:	08009834 	.word	0x08009834
  ldr r2, =_sbss
 8002118:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800211c:	200003e8 	.word	0x200003e8

08002120 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002120:	e7fe      	b.n	8002120 <ADC_IRQHandler>
	...

08002124 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002128:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <HAL_Init+0x40>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0d      	ldr	r2, [pc, #52]	; (8002164 <HAL_Init+0x40>)
 800212e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002132:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002134:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <HAL_Init+0x40>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <HAL_Init+0x40>)
 800213a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800213e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002140:	4b08      	ldr	r3, [pc, #32]	; (8002164 <HAL_Init+0x40>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a07      	ldr	r2, [pc, #28]	; (8002164 <HAL_Init+0x40>)
 8002146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800214c:	2003      	movs	r0, #3
 800214e:	f000 f931 	bl	80023b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002152:	2000      	movs	r0, #0
 8002154:	f000 f808 	bl	8002168 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002158:	f7ff fd36 	bl	8001bc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40023c00 	.word	0x40023c00

08002168 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002170:	4b12      	ldr	r3, [pc, #72]	; (80021bc <HAL_InitTick+0x54>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_InitTick+0x58>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	4619      	mov	r1, r3
 800217a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800217e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002182:	fbb2 f3f3 	udiv	r3, r2, r3
 8002186:	4618      	mov	r0, r3
 8002188:	f000 f93b 	bl	8002402 <HAL_SYSTICK_Config>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e00e      	b.n	80021b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b0f      	cmp	r3, #15
 800219a:	d80a      	bhi.n	80021b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800219c:	2200      	movs	r2, #0
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	f04f 30ff 	mov.w	r0, #4294967295
 80021a4:	f000 f911 	bl	80023ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021a8:	4a06      	ldr	r2, [pc, #24]	; (80021c4 <HAL_InitTick+0x5c>)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
 80021b0:	e000      	b.n	80021b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20000004 	.word	0x20000004
 80021c0:	2000000c 	.word	0x2000000c
 80021c4:	20000008 	.word	0x20000008

080021c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021cc:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <HAL_IncTick+0x20>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	461a      	mov	r2, r3
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <HAL_IncTick+0x24>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4413      	add	r3, r2
 80021d8:	4a04      	ldr	r2, [pc, #16]	; (80021ec <HAL_IncTick+0x24>)
 80021da:	6013      	str	r3, [r2, #0]
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	2000000c 	.word	0x2000000c
 80021ec:	200003d4 	.word	0x200003d4

080021f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return uwTick;
 80021f4:	4b03      	ldr	r3, [pc, #12]	; (8002204 <HAL_GetTick+0x14>)
 80021f6:	681b      	ldr	r3, [r3, #0]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	200003d4 	.word	0x200003d4

08002208 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002210:	f7ff ffee 	bl	80021f0 <HAL_GetTick>
 8002214:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002220:	d005      	beq.n	800222e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002222:	4b0a      	ldr	r3, [pc, #40]	; (800224c <HAL_Delay+0x44>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	461a      	mov	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4413      	add	r3, r2
 800222c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800222e:	bf00      	nop
 8002230:	f7ff ffde 	bl	80021f0 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	429a      	cmp	r2, r3
 800223e:	d8f7      	bhi.n	8002230 <HAL_Delay+0x28>
  {
  }
}
 8002240:	bf00      	nop
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	2000000c 	.word	0x2000000c

08002250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800226c:	4013      	ands	r3, r2
 800226e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002278:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800227c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002282:	4a04      	ldr	r2, [pc, #16]	; (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	60d3      	str	r3, [r2, #12]
}
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800229c:	4b04      	ldr	r3, [pc, #16]	; (80022b0 <__NVIC_GetPriorityGrouping+0x18>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	0a1b      	lsrs	r3, r3, #8
 80022a2:	f003 0307 	and.w	r3, r3, #7
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	6039      	str	r1, [r7, #0]
 80022be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	db0a      	blt.n	80022de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	b2da      	uxtb	r2, r3
 80022cc:	490c      	ldr	r1, [pc, #48]	; (8002300 <__NVIC_SetPriority+0x4c>)
 80022ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d2:	0112      	lsls	r2, r2, #4
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	440b      	add	r3, r1
 80022d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022dc:	e00a      	b.n	80022f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	b2da      	uxtb	r2, r3
 80022e2:	4908      	ldr	r1, [pc, #32]	; (8002304 <__NVIC_SetPriority+0x50>)
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	3b04      	subs	r3, #4
 80022ec:	0112      	lsls	r2, r2, #4
 80022ee:	b2d2      	uxtb	r2, r2
 80022f0:	440b      	add	r3, r1
 80022f2:	761a      	strb	r2, [r3, #24]
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000e100 	.word	0xe000e100
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002308:	b480      	push	{r7}
 800230a:	b089      	sub	sp, #36	; 0x24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f1c3 0307 	rsb	r3, r3, #7
 8002322:	2b04      	cmp	r3, #4
 8002324:	bf28      	it	cs
 8002326:	2304      	movcs	r3, #4
 8002328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3304      	adds	r3, #4
 800232e:	2b06      	cmp	r3, #6
 8002330:	d902      	bls.n	8002338 <NVIC_EncodePriority+0x30>
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	3b03      	subs	r3, #3
 8002336:	e000      	b.n	800233a <NVIC_EncodePriority+0x32>
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800233c:	f04f 32ff 	mov.w	r2, #4294967295
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	43da      	mvns	r2, r3
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	401a      	ands	r2, r3
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002350:	f04f 31ff 	mov.w	r1, #4294967295
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	fa01 f303 	lsl.w	r3, r1, r3
 800235a:	43d9      	mvns	r1, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002360:	4313      	orrs	r3, r2
         );
}
 8002362:	4618      	mov	r0, r3
 8002364:	3724      	adds	r7, #36	; 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3b01      	subs	r3, #1
 800237c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002380:	d301      	bcc.n	8002386 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002382:	2301      	movs	r3, #1
 8002384:	e00f      	b.n	80023a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002386:	4a0a      	ldr	r2, [pc, #40]	; (80023b0 <SysTick_Config+0x40>)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3b01      	subs	r3, #1
 800238c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238e:	210f      	movs	r1, #15
 8002390:	f04f 30ff 	mov.w	r0, #4294967295
 8002394:	f7ff ff8e 	bl	80022b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <SysTick_Config+0x40>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239e:	4b04      	ldr	r3, [pc, #16]	; (80023b0 <SysTick_Config+0x40>)
 80023a0:	2207      	movs	r2, #7
 80023a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	e000e010 	.word	0xe000e010

080023b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f7ff ff47 	bl	8002250 <__NVIC_SetPriorityGrouping>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	4603      	mov	r3, r0
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
 80023d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023dc:	f7ff ff5c 	bl	8002298 <__NVIC_GetPriorityGrouping>
 80023e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	68b9      	ldr	r1, [r7, #8]
 80023e6:	6978      	ldr	r0, [r7, #20]
 80023e8:	f7ff ff8e 	bl	8002308 <NVIC_EncodePriority>
 80023ec:	4602      	mov	r2, r0
 80023ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ff5d 	bl	80022b4 <__NVIC_SetPriority>
}
 80023fa:	bf00      	nop
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b082      	sub	sp, #8
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff ffb0 	bl	8002370 <SysTick_Config>
 8002410:	4603      	mov	r3, r0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800241c:	b480      	push	{r7}
 800241e:	b089      	sub	sp, #36	; 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800242a:	2300      	movs	r3, #0
 800242c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800242e:	2300      	movs	r3, #0
 8002430:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002432:	2300      	movs	r3, #0
 8002434:	61fb      	str	r3, [r7, #28]
 8002436:	e16b      	b.n	8002710 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002438:	2201      	movs	r2, #1
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	4013      	ands	r3, r2
 800244a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	429a      	cmp	r2, r3
 8002452:	f040 815a 	bne.w	800270a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 0303 	and.w	r3, r3, #3
 800245e:	2b01      	cmp	r3, #1
 8002460:	d005      	beq.n	800246e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800246a:	2b02      	cmp	r3, #2
 800246c:	d130      	bne.n	80024d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	2203      	movs	r2, #3
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	43db      	mvns	r3, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4013      	ands	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024a4:	2201      	movs	r2, #1
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	091b      	lsrs	r3, r3, #4
 80024ba:	f003 0201 	and.w	r2, r3, #1
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d017      	beq.n	800250c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	2203      	movs	r2, #3
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4013      	ands	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f003 0303 	and.w	r3, r3, #3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d123      	bne.n	8002560 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	08da      	lsrs	r2, r3, #3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3208      	adds	r2, #8
 8002520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002524:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	220f      	movs	r2, #15
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	691a      	ldr	r2, [r3, #16]
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	08da      	lsrs	r2, r3, #3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3208      	adds	r2, #8
 800255a:	69b9      	ldr	r1, [r7, #24]
 800255c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	2203      	movs	r2, #3
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4013      	ands	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f003 0203 	and.w	r2, r3, #3
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	4313      	orrs	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 80b4 	beq.w	800270a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	60fb      	str	r3, [r7, #12]
 80025a6:	4b60      	ldr	r3, [pc, #384]	; (8002728 <HAL_GPIO_Init+0x30c>)
 80025a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025aa:	4a5f      	ldr	r2, [pc, #380]	; (8002728 <HAL_GPIO_Init+0x30c>)
 80025ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025b0:	6453      	str	r3, [r2, #68]	; 0x44
 80025b2:	4b5d      	ldr	r3, [pc, #372]	; (8002728 <HAL_GPIO_Init+0x30c>)
 80025b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025be:	4a5b      	ldr	r2, [pc, #364]	; (800272c <HAL_GPIO_Init+0x310>)
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	089b      	lsrs	r3, r3, #2
 80025c4:	3302      	adds	r3, #2
 80025c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	f003 0303 	and.w	r3, r3, #3
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	220f      	movs	r2, #15
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	4013      	ands	r3, r2
 80025e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a52      	ldr	r2, [pc, #328]	; (8002730 <HAL_GPIO_Init+0x314>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d02b      	beq.n	8002642 <HAL_GPIO_Init+0x226>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a51      	ldr	r2, [pc, #324]	; (8002734 <HAL_GPIO_Init+0x318>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d025      	beq.n	800263e <HAL_GPIO_Init+0x222>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a50      	ldr	r2, [pc, #320]	; (8002738 <HAL_GPIO_Init+0x31c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d01f      	beq.n	800263a <HAL_GPIO_Init+0x21e>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a4f      	ldr	r2, [pc, #316]	; (800273c <HAL_GPIO_Init+0x320>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d019      	beq.n	8002636 <HAL_GPIO_Init+0x21a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a4e      	ldr	r2, [pc, #312]	; (8002740 <HAL_GPIO_Init+0x324>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d013      	beq.n	8002632 <HAL_GPIO_Init+0x216>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a4d      	ldr	r2, [pc, #308]	; (8002744 <HAL_GPIO_Init+0x328>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d00d      	beq.n	800262e <HAL_GPIO_Init+0x212>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a4c      	ldr	r2, [pc, #304]	; (8002748 <HAL_GPIO_Init+0x32c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d007      	beq.n	800262a <HAL_GPIO_Init+0x20e>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a4b      	ldr	r2, [pc, #300]	; (800274c <HAL_GPIO_Init+0x330>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d101      	bne.n	8002626 <HAL_GPIO_Init+0x20a>
 8002622:	2307      	movs	r3, #7
 8002624:	e00e      	b.n	8002644 <HAL_GPIO_Init+0x228>
 8002626:	2308      	movs	r3, #8
 8002628:	e00c      	b.n	8002644 <HAL_GPIO_Init+0x228>
 800262a:	2306      	movs	r3, #6
 800262c:	e00a      	b.n	8002644 <HAL_GPIO_Init+0x228>
 800262e:	2305      	movs	r3, #5
 8002630:	e008      	b.n	8002644 <HAL_GPIO_Init+0x228>
 8002632:	2304      	movs	r3, #4
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x228>
 8002636:	2303      	movs	r3, #3
 8002638:	e004      	b.n	8002644 <HAL_GPIO_Init+0x228>
 800263a:	2302      	movs	r3, #2
 800263c:	e002      	b.n	8002644 <HAL_GPIO_Init+0x228>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x228>
 8002642:	2300      	movs	r3, #0
 8002644:	69fa      	ldr	r2, [r7, #28]
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	4093      	lsls	r3, r2
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002654:	4935      	ldr	r1, [pc, #212]	; (800272c <HAL_GPIO_Init+0x310>)
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002662:	4b3b      	ldr	r3, [pc, #236]	; (8002750 <HAL_GPIO_Init+0x334>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002686:	4a32      	ldr	r2, [pc, #200]	; (8002750 <HAL_GPIO_Init+0x334>)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800268c:	4b30      	ldr	r3, [pc, #192]	; (8002750 <HAL_GPIO_Init+0x334>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	43db      	mvns	r3, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4013      	ands	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026b0:	4a27      	ldr	r2, [pc, #156]	; (8002750 <HAL_GPIO_Init+0x334>)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026b6:	4b26      	ldr	r3, [pc, #152]	; (8002750 <HAL_GPIO_Init+0x334>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026da:	4a1d      	ldr	r2, [pc, #116]	; (8002750 <HAL_GPIO_Init+0x334>)
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026e0:	4b1b      	ldr	r3, [pc, #108]	; (8002750 <HAL_GPIO_Init+0x334>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002704:	4a12      	ldr	r2, [pc, #72]	; (8002750 <HAL_GPIO_Init+0x334>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3301      	adds	r3, #1
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b0f      	cmp	r3, #15
 8002714:	f67f ae90 	bls.w	8002438 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40023800 	.word	0x40023800
 800272c:	40013800 	.word	0x40013800
 8002730:	40020000 	.word	0x40020000
 8002734:	40020400 	.word	0x40020400
 8002738:	40020800 	.word	0x40020800
 800273c:	40020c00 	.word	0x40020c00
 8002740:	40021000 	.word	0x40021000
 8002744:	40021400 	.word	0x40021400
 8002748:	40021800 	.word	0x40021800
 800274c:	40021c00 	.word	0x40021c00
 8002750:	40013c00 	.word	0x40013c00

08002754 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	807b      	strh	r3, [r7, #2]
 8002760:	4613      	mov	r3, r2
 8002762:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002764:	787b      	ldrb	r3, [r7, #1]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800276a:	887a      	ldrh	r2, [r7, #2]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002770:	e003      	b.n	800277a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002772:	887b      	ldrh	r3, [r7, #2]
 8002774:	041a      	lsls	r2, r3, #16
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	619a      	str	r2, [r3, #24]
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e264      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d075      	beq.n	8002892 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80027a6:	4ba3      	ldr	r3, [pc, #652]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 030c 	and.w	r3, r3, #12
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	d00c      	beq.n	80027cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027b2:	4ba0      	ldr	r3, [pc, #640]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80027ba:	2b08      	cmp	r3, #8
 80027bc:	d112      	bne.n	80027e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027be:	4b9d      	ldr	r3, [pc, #628]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027ca:	d10b      	bne.n	80027e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027cc:	4b99      	ldr	r3, [pc, #612]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d05b      	beq.n	8002890 <HAL_RCC_OscConfig+0x108>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d157      	bne.n	8002890 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e23f      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ec:	d106      	bne.n	80027fc <HAL_RCC_OscConfig+0x74>
 80027ee:	4b91      	ldr	r3, [pc, #580]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a90      	ldr	r2, [pc, #576]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80027f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e01d      	b.n	8002838 <HAL_RCC_OscConfig+0xb0>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0x98>
 8002806:	4b8b      	ldr	r3, [pc, #556]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a8a      	ldr	r2, [pc, #552]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 800280c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b88      	ldr	r3, [pc, #544]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a87      	ldr	r2, [pc, #540]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	e00b      	b.n	8002838 <HAL_RCC_OscConfig+0xb0>
 8002820:	4b84      	ldr	r3, [pc, #528]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a83      	ldr	r2, [pc, #524]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800282a:	6013      	str	r3, [r2, #0]
 800282c:	4b81      	ldr	r3, [pc, #516]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a80      	ldr	r2, [pc, #512]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002832:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d013      	beq.n	8002868 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7ff fcd6 	bl	80021f0 <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002848:	f7ff fcd2 	bl	80021f0 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	; 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e204      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	4b76      	ldr	r3, [pc, #472]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0f0      	beq.n	8002848 <HAL_RCC_OscConfig+0xc0>
 8002866:	e014      	b.n	8002892 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002868:	f7ff fcc2 	bl	80021f0 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002870:	f7ff fcbe 	bl	80021f0 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b64      	cmp	r3, #100	; 0x64
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e1f0      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002882:	4b6c      	ldr	r3, [pc, #432]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0xe8>
 800288e:	e000      	b.n	8002892 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d063      	beq.n	8002966 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800289e:	4b65      	ldr	r3, [pc, #404]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 030c 	and.w	r3, r3, #12
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00b      	beq.n	80028c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028aa:	4b62      	ldr	r3, [pc, #392]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80028b2:	2b08      	cmp	r3, #8
 80028b4:	d11c      	bne.n	80028f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028b6:	4b5f      	ldr	r3, [pc, #380]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d116      	bne.n	80028f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c2:	4b5c      	ldr	r3, [pc, #368]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d005      	beq.n	80028da <HAL_RCC_OscConfig+0x152>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d001      	beq.n	80028da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e1c4      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028da:	4b56      	ldr	r3, [pc, #344]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	4952      	ldr	r1, [pc, #328]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ee:	e03a      	b.n	8002966 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d020      	beq.n	800293a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028f8:	4b4f      	ldr	r3, [pc, #316]	; (8002a38 <HAL_RCC_OscConfig+0x2b0>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fe:	f7ff fc77 	bl	80021f0 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002906:	f7ff fc73 	bl	80021f0 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e1a5      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002918:	4b46      	ldr	r3, [pc, #280]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0f0      	beq.n	8002906 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002924:	4b43      	ldr	r3, [pc, #268]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	4940      	ldr	r1, [pc, #256]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002934:	4313      	orrs	r3, r2
 8002936:	600b      	str	r3, [r1, #0]
 8002938:	e015      	b.n	8002966 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293a:	4b3f      	ldr	r3, [pc, #252]	; (8002a38 <HAL_RCC_OscConfig+0x2b0>)
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002940:	f7ff fc56 	bl	80021f0 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002946:	e008      	b.n	800295a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002948:	f7ff fc52 	bl	80021f0 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d901      	bls.n	800295a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e184      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295a:	4b36      	ldr	r3, [pc, #216]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1f0      	bne.n	8002948 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0308 	and.w	r3, r3, #8
 800296e:	2b00      	cmp	r3, #0
 8002970:	d030      	beq.n	80029d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d016      	beq.n	80029a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800297a:	4b30      	ldr	r3, [pc, #192]	; (8002a3c <HAL_RCC_OscConfig+0x2b4>)
 800297c:	2201      	movs	r2, #1
 800297e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002980:	f7ff fc36 	bl	80021f0 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002988:	f7ff fc32 	bl	80021f0 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e164      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299a:	4b26      	ldr	r3, [pc, #152]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 800299c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d0f0      	beq.n	8002988 <HAL_RCC_OscConfig+0x200>
 80029a6:	e015      	b.n	80029d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029a8:	4b24      	ldr	r3, [pc, #144]	; (8002a3c <HAL_RCC_OscConfig+0x2b4>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ae:	f7ff fc1f 	bl	80021f0 <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029b6:	f7ff fc1b 	bl	80021f0 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e14d      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029c8:	4b1a      	ldr	r3, [pc, #104]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80029ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f0      	bne.n	80029b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f000 80a0 	beq.w	8002b22 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029e2:	2300      	movs	r3, #0
 80029e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029e6:	4b13      	ldr	r3, [pc, #76]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10f      	bne.n	8002a12 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	4b0f      	ldr	r3, [pc, #60]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	4a0e      	ldr	r2, [pc, #56]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 80029fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a00:	6413      	str	r3, [r2, #64]	; 0x40
 8002a02:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <HAL_RCC_OscConfig+0x2ac>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a0a:	60bb      	str	r3, [r7, #8]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a12:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <HAL_RCC_OscConfig+0x2b8>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d121      	bne.n	8002a62 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a1e:	4b08      	ldr	r3, [pc, #32]	; (8002a40 <HAL_RCC_OscConfig+0x2b8>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a07      	ldr	r2, [pc, #28]	; (8002a40 <HAL_RCC_OscConfig+0x2b8>)
 8002a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a2a:	f7ff fbe1 	bl	80021f0 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a30:	e011      	b.n	8002a56 <HAL_RCC_OscConfig+0x2ce>
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800
 8002a38:	42470000 	.word	0x42470000
 8002a3c:	42470e80 	.word	0x42470e80
 8002a40:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a44:	f7ff fbd4 	bl	80021f0 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e106      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a56:	4b85      	ldr	r3, [pc, #532]	; (8002c6c <HAL_RCC_OscConfig+0x4e4>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d106      	bne.n	8002a78 <HAL_RCC_OscConfig+0x2f0>
 8002a6a:	4b81      	ldr	r3, [pc, #516]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a6e:	4a80      	ldr	r2, [pc, #512]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6713      	str	r3, [r2, #112]	; 0x70
 8002a76:	e01c      	b.n	8002ab2 <HAL_RCC_OscConfig+0x32a>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b05      	cmp	r3, #5
 8002a7e:	d10c      	bne.n	8002a9a <HAL_RCC_OscConfig+0x312>
 8002a80:	4b7b      	ldr	r3, [pc, #492]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a84:	4a7a      	ldr	r2, [pc, #488]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002a86:	f043 0304 	orr.w	r3, r3, #4
 8002a8a:	6713      	str	r3, [r2, #112]	; 0x70
 8002a8c:	4b78      	ldr	r3, [pc, #480]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a90:	4a77      	ldr	r2, [pc, #476]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	6713      	str	r3, [r2, #112]	; 0x70
 8002a98:	e00b      	b.n	8002ab2 <HAL_RCC_OscConfig+0x32a>
 8002a9a:	4b75      	ldr	r3, [pc, #468]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a9e:	4a74      	ldr	r2, [pc, #464]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002aa0:	f023 0301 	bic.w	r3, r3, #1
 8002aa4:	6713      	str	r3, [r2, #112]	; 0x70
 8002aa6:	4b72      	ldr	r3, [pc, #456]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aaa:	4a71      	ldr	r2, [pc, #452]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002aac:	f023 0304 	bic.w	r3, r3, #4
 8002ab0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d015      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aba:	f7ff fb99 	bl	80021f0 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ac0:	e00a      	b.n	8002ad8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ac2:	f7ff fb95 	bl	80021f0 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e0c5      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad8:	4b65      	ldr	r3, [pc, #404]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002ada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002adc:	f003 0302 	and.w	r3, r3, #2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d0ee      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x33a>
 8002ae4:	e014      	b.n	8002b10 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae6:	f7ff fb83 	bl	80021f0 <HAL_GetTick>
 8002aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aec:	e00a      	b.n	8002b04 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aee:	f7ff fb7f 	bl	80021f0 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e0af      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b04:	4b5a      	ldr	r3, [pc, #360]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1ee      	bne.n	8002aee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b10:	7dfb      	ldrb	r3, [r7, #23]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d105      	bne.n	8002b22 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b16:	4b56      	ldr	r3, [pc, #344]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	4a55      	ldr	r2, [pc, #340]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002b1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b20:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f000 809b 	beq.w	8002c62 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b2c:	4b50      	ldr	r3, [pc, #320]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 030c 	and.w	r3, r3, #12
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d05c      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d141      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b40:	4b4c      	ldr	r3, [pc, #304]	; (8002c74 <HAL_RCC_OscConfig+0x4ec>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b46:	f7ff fb53 	bl	80021f0 <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4c:	e008      	b.n	8002b60 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b4e:	f7ff fb4f 	bl	80021f0 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e081      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b60:	4b43      	ldr	r3, [pc, #268]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1f0      	bne.n	8002b4e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69da      	ldr	r2, [r3, #28]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	431a      	orrs	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7a:	019b      	lsls	r3, r3, #6
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b82:	085b      	lsrs	r3, r3, #1
 8002b84:	3b01      	subs	r3, #1
 8002b86:	041b      	lsls	r3, r3, #16
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8e:	061b      	lsls	r3, r3, #24
 8002b90:	4937      	ldr	r1, [pc, #220]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b96:	4b37      	ldr	r3, [pc, #220]	; (8002c74 <HAL_RCC_OscConfig+0x4ec>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7ff fb28 	bl	80021f0 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ba4:	f7ff fb24 	bl	80021f0 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e056      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bb6:	4b2e      	ldr	r3, [pc, #184]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0f0      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x41c>
 8002bc2:	e04e      	b.n	8002c62 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc4:	4b2b      	ldr	r3, [pc, #172]	; (8002c74 <HAL_RCC_OscConfig+0x4ec>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bca:	f7ff fb11 	bl	80021f0 <HAL_GetTick>
 8002bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd0:	e008      	b.n	8002be4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd2:	f7ff fb0d 	bl	80021f0 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e03f      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002be4:	4b22      	ldr	r3, [pc, #136]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1f0      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x44a>
 8002bf0:	e037      	b.n	8002c62 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d101      	bne.n	8002bfe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e032      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bfe:	4b1c      	ldr	r3, [pc, #112]	; (8002c70 <HAL_RCC_OscConfig+0x4e8>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d028      	beq.n	8002c5e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d121      	bne.n	8002c5e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d11a      	bne.n	8002c5e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c2e:	4013      	ands	r3, r2
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c34:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d111      	bne.n	8002c5e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c44:	085b      	lsrs	r3, r3, #1
 8002c46:	3b01      	subs	r3, #1
 8002c48:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c58:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d001      	beq.n	8002c62 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40007000 	.word	0x40007000
 8002c70:	40023800 	.word	0x40023800
 8002c74:	42470060 	.word	0x42470060

08002c78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0cc      	b.n	8002e26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c8c:	4b68      	ldr	r3, [pc, #416]	; (8002e30 <HAL_RCC_ClockConfig+0x1b8>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d90c      	bls.n	8002cb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9a:	4b65      	ldr	r3, [pc, #404]	; (8002e30 <HAL_RCC_ClockConfig+0x1b8>)
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca2:	4b63      	ldr	r3, [pc, #396]	; (8002e30 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e0b8      	b.n	8002e26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d020      	beq.n	8002d02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d005      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ccc:	4b59      	ldr	r3, [pc, #356]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	4a58      	ldr	r2, [pc, #352]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002cd6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0308 	and.w	r3, r3, #8
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d005      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ce4:	4b53      	ldr	r3, [pc, #332]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	4a52      	ldr	r2, [pc, #328]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002cee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf0:	4b50      	ldr	r3, [pc, #320]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	494d      	ldr	r1, [pc, #308]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d044      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d107      	bne.n	8002d26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d16:	4b47      	ldr	r3, [pc, #284]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d119      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e07f      	b.n	8002e26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d003      	beq.n	8002d36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d32:	2b03      	cmp	r3, #3
 8002d34:	d107      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d36:	4b3f      	ldr	r3, [pc, #252]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d109      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e06f      	b.n	8002e26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d46:	4b3b      	ldr	r3, [pc, #236]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e067      	b.n	8002e26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d56:	4b37      	ldr	r3, [pc, #220]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f023 0203 	bic.w	r2, r3, #3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4934      	ldr	r1, [pc, #208]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d68:	f7ff fa42 	bl	80021f0 <HAL_GetTick>
 8002d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d70:	f7ff fa3e 	bl	80021f0 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e04f      	b.n	8002e26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d86:	4b2b      	ldr	r3, [pc, #172]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 020c 	and.w	r2, r3, #12
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d1eb      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d98:	4b25      	ldr	r3, [pc, #148]	; (8002e30 <HAL_RCC_ClockConfig+0x1b8>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d20c      	bcs.n	8002dc0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002da6:	4b22      	ldr	r3, [pc, #136]	; (8002e30 <HAL_RCC_ClockConfig+0x1b8>)
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dae:	4b20      	ldr	r3, [pc, #128]	; (8002e30 <HAL_RCC_ClockConfig+0x1b8>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d001      	beq.n	8002dc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e032      	b.n	8002e26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d008      	beq.n	8002dde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dcc:	4b19      	ldr	r3, [pc, #100]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	4916      	ldr	r1, [pc, #88]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d009      	beq.n	8002dfe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dea:	4b12      	ldr	r3, [pc, #72]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	490e      	ldr	r1, [pc, #56]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dfe:	f000 f82d 	bl	8002e5c <HAL_RCC_GetSysClockFreq>
 8002e02:	4602      	mov	r2, r0
 8002e04:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	091b      	lsrs	r3, r3, #4
 8002e0a:	f003 030f 	and.w	r3, r3, #15
 8002e0e:	490a      	ldr	r1, [pc, #40]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002e10:	5ccb      	ldrb	r3, [r1, r3]
 8002e12:	fa22 f303 	lsr.w	r3, r2, r3
 8002e16:	4a09      	ldr	r2, [pc, #36]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e1a:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <HAL_RCC_ClockConfig+0x1c8>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff f9a2 	bl	8002168 <HAL_InitTick>

  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	40023c00 	.word	0x40023c00
 8002e34:	40023800 	.word	0x40023800
 8002e38:	08009358 	.word	0x08009358
 8002e3c:	20000004 	.word	0x20000004
 8002e40:	20000008 	.word	0x20000008

08002e44 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8002e48:	4b03      	ldr	r3, [pc, #12]	; (8002e58 <HAL_RCC_EnableCSS+0x14>)
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]
}
 8002e4e:	bf00      	nop
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	4247004c 	.word	0x4247004c

08002e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e5c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e60:	b084      	sub	sp, #16
 8002e62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e74:	4b67      	ldr	r3, [pc, #412]	; (8003014 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f003 030c 	and.w	r3, r3, #12
 8002e7c:	2b08      	cmp	r3, #8
 8002e7e:	d00d      	beq.n	8002e9c <HAL_RCC_GetSysClockFreq+0x40>
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	f200 80bd 	bhi.w	8003000 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d002      	beq.n	8002e90 <HAL_RCC_GetSysClockFreq+0x34>
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	d003      	beq.n	8002e96 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e8e:	e0b7      	b.n	8003000 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e90:	4b61      	ldr	r3, [pc, #388]	; (8003018 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002e92:	60bb      	str	r3, [r7, #8]
       break;
 8002e94:	e0b7      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e96:	4b61      	ldr	r3, [pc, #388]	; (800301c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002e98:	60bb      	str	r3, [r7, #8]
      break;
 8002e9a:	e0b4      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e9c:	4b5d      	ldr	r3, [pc, #372]	; (8003014 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ea4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ea6:	4b5b      	ldr	r3, [pc, #364]	; (8003014 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d04d      	beq.n	8002f4e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eb2:	4b58      	ldr	r3, [pc, #352]	; (8003014 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	099b      	lsrs	r3, r3, #6
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f04f 0300 	mov.w	r3, #0
 8002ebe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002ec2:	f04f 0100 	mov.w	r1, #0
 8002ec6:	ea02 0800 	and.w	r8, r2, r0
 8002eca:	ea03 0901 	and.w	r9, r3, r1
 8002ece:	4640      	mov	r0, r8
 8002ed0:	4649      	mov	r1, r9
 8002ed2:	f04f 0200 	mov.w	r2, #0
 8002ed6:	f04f 0300 	mov.w	r3, #0
 8002eda:	014b      	lsls	r3, r1, #5
 8002edc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002ee0:	0142      	lsls	r2, r0, #5
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	ebb0 0008 	subs.w	r0, r0, r8
 8002eea:	eb61 0109 	sbc.w	r1, r1, r9
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	018b      	lsls	r3, r1, #6
 8002ef8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002efc:	0182      	lsls	r2, r0, #6
 8002efe:	1a12      	subs	r2, r2, r0
 8002f00:	eb63 0301 	sbc.w	r3, r3, r1
 8002f04:	f04f 0000 	mov.w	r0, #0
 8002f08:	f04f 0100 	mov.w	r1, #0
 8002f0c:	00d9      	lsls	r1, r3, #3
 8002f0e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f12:	00d0      	lsls	r0, r2, #3
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	eb12 0208 	adds.w	r2, r2, r8
 8002f1c:	eb43 0309 	adc.w	r3, r3, r9
 8002f20:	f04f 0000 	mov.w	r0, #0
 8002f24:	f04f 0100 	mov.w	r1, #0
 8002f28:	0259      	lsls	r1, r3, #9
 8002f2a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002f2e:	0250      	lsls	r0, r2, #9
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	f04f 0300 	mov.w	r3, #0
 8002f40:	f7fd fea2 	bl	8000c88 <__aeabi_uldivmod>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	4613      	mov	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	e04a      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f4e:	4b31      	ldr	r3, [pc, #196]	; (8003014 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	099b      	lsrs	r3, r3, #6
 8002f54:	461a      	mov	r2, r3
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002f5e:	f04f 0100 	mov.w	r1, #0
 8002f62:	ea02 0400 	and.w	r4, r2, r0
 8002f66:	ea03 0501 	and.w	r5, r3, r1
 8002f6a:	4620      	mov	r0, r4
 8002f6c:	4629      	mov	r1, r5
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	f04f 0300 	mov.w	r3, #0
 8002f76:	014b      	lsls	r3, r1, #5
 8002f78:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002f7c:	0142      	lsls	r2, r0, #5
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4619      	mov	r1, r3
 8002f82:	1b00      	subs	r0, r0, r4
 8002f84:	eb61 0105 	sbc.w	r1, r1, r5
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	018b      	lsls	r3, r1, #6
 8002f92:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002f96:	0182      	lsls	r2, r0, #6
 8002f98:	1a12      	subs	r2, r2, r0
 8002f9a:	eb63 0301 	sbc.w	r3, r3, r1
 8002f9e:	f04f 0000 	mov.w	r0, #0
 8002fa2:	f04f 0100 	mov.w	r1, #0
 8002fa6:	00d9      	lsls	r1, r3, #3
 8002fa8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002fac:	00d0      	lsls	r0, r2, #3
 8002fae:	4602      	mov	r2, r0
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	1912      	adds	r2, r2, r4
 8002fb4:	eb45 0303 	adc.w	r3, r5, r3
 8002fb8:	f04f 0000 	mov.w	r0, #0
 8002fbc:	f04f 0100 	mov.w	r1, #0
 8002fc0:	0299      	lsls	r1, r3, #10
 8002fc2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002fc6:	0290      	lsls	r0, r2, #10
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4610      	mov	r0, r2
 8002fce:	4619      	mov	r1, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	f04f 0300 	mov.w	r3, #0
 8002fd8:	f7fd fe56 	bl	8000c88 <__aeabi_uldivmod>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	460b      	mov	r3, r1
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fe4:	4b0b      	ldr	r3, [pc, #44]	; (8003014 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	0c1b      	lsrs	r3, r3, #16
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffc:	60bb      	str	r3, [r7, #8]
      break;
 8002ffe:	e002      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003000:	4b05      	ldr	r3, [pc, #20]	; (8003018 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003002:	60bb      	str	r3, [r7, #8]
      break;
 8003004:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003006:	68bb      	ldr	r3, [r7, #8]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003012:	bf00      	nop
 8003014:	40023800 	.word	0x40023800
 8003018:	00f42400 	.word	0x00f42400
 800301c:	007a1200 	.word	0x007a1200

08003020 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003024:	4b03      	ldr	r3, [pc, #12]	; (8003034 <HAL_RCC_GetHCLKFreq+0x14>)
 8003026:	681b      	ldr	r3, [r3, #0]
}
 8003028:	4618      	mov	r0, r3
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	20000004 	.word	0x20000004

08003038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800303c:	f7ff fff0 	bl	8003020 <HAL_RCC_GetHCLKFreq>
 8003040:	4602      	mov	r2, r0
 8003042:	4b05      	ldr	r3, [pc, #20]	; (8003058 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	0a9b      	lsrs	r3, r3, #10
 8003048:	f003 0307 	and.w	r3, r3, #7
 800304c:	4903      	ldr	r1, [pc, #12]	; (800305c <HAL_RCC_GetPCLK1Freq+0x24>)
 800304e:	5ccb      	ldrb	r3, [r1, r3]
 8003050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003054:	4618      	mov	r0, r3
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40023800 	.word	0x40023800
 800305c:	08009368 	.word	0x08009368

08003060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003064:	f7ff ffdc 	bl	8003020 <HAL_RCC_GetHCLKFreq>
 8003068:	4602      	mov	r2, r0
 800306a:	4b05      	ldr	r3, [pc, #20]	; (8003080 <HAL_RCC_GetPCLK2Freq+0x20>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	0b5b      	lsrs	r3, r3, #13
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	4903      	ldr	r1, [pc, #12]	; (8003084 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003076:	5ccb      	ldrb	r3, [r1, r3]
 8003078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800307c:	4618      	mov	r0, r3
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40023800 	.word	0x40023800
 8003084:	08009368 	.word	0x08009368

08003088 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800308c:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <HAL_RCC_NMI_IRQHandler+0x20>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003094:	2b80      	cmp	r3, #128	; 0x80
 8003096:	d104      	bne.n	80030a2 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003098:	f000 f80a 	bl	80030b0 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800309c:	4b03      	ldr	r3, [pc, #12]	; (80030ac <HAL_RCC_NMI_IRQHandler+0x24>)
 800309e:	2280      	movs	r2, #128	; 0x80
 80030a0:	701a      	strb	r2, [r3, #0]
  }
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40023800 	.word	0x40023800
 80030ac:	4002380e 	.word	0x4002380e

080030b0 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr

080030be <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d101      	bne.n	80030d0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e07b      	b.n	80031c8 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d108      	bne.n	80030ea <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030e0:	d009      	beq.n	80030f6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	61da      	str	r2, [r3, #28]
 80030e8:	e005      	b.n	80030f6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d106      	bne.n	8003116 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7fe fd11 	bl	8001b38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2202      	movs	r2, #2
 800311a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800312c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003148:	431a      	orrs	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003170:	431a      	orrs	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317a:	ea42 0103 	orr.w	r1, r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003182:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	0c1b      	lsrs	r3, r3, #16
 8003194:	f003 0104 	and.w	r1, r3, #4
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319c:	f003 0210 	and.w	r2, r3, #16
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69da      	ldr	r2, [r3, #28]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031b6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08c      	sub	sp, #48	; 0x30
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
 80031dc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031de:	2301      	movs	r3, #1
 80031e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d101      	bne.n	80031f6 <HAL_SPI_TransmitReceive+0x26>
 80031f2:	2302      	movs	r3, #2
 80031f4:	e18a      	b.n	800350c <HAL_SPI_TransmitReceive+0x33c>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031fe:	f7fe fff7 	bl	80021f0 <HAL_GetTick>
 8003202:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800320a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003214:	887b      	ldrh	r3, [r7, #2]
 8003216:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003218:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800321c:	2b01      	cmp	r3, #1
 800321e:	d00f      	beq.n	8003240 <HAL_SPI_TransmitReceive+0x70>
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003226:	d107      	bne.n	8003238 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d103      	bne.n	8003238 <HAL_SPI_TransmitReceive+0x68>
 8003230:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003234:	2b04      	cmp	r3, #4
 8003236:	d003      	beq.n	8003240 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003238:	2302      	movs	r3, #2
 800323a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800323e:	e15b      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d005      	beq.n	8003252 <HAL_SPI_TransmitReceive+0x82>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d002      	beq.n	8003252 <HAL_SPI_TransmitReceive+0x82>
 800324c:	887b      	ldrh	r3, [r7, #2]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d103      	bne.n	800325a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003258:	e14e      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b04      	cmp	r3, #4
 8003264:	d003      	beq.n	800326e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2205      	movs	r2, #5
 800326a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	887a      	ldrh	r2, [r7, #2]
 800327e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	887a      	ldrh	r2, [r7, #2]
 8003284:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	887a      	ldrh	r2, [r7, #2]
 8003290:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	887a      	ldrh	r2, [r7, #2]
 8003296:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ae:	2b40      	cmp	r3, #64	; 0x40
 80032b0:	d007      	beq.n	80032c2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032ca:	d178      	bne.n	80033be <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <HAL_SPI_TransmitReceive+0x10a>
 80032d4:	8b7b      	ldrh	r3, [r7, #26]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d166      	bne.n	80033a8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032de:	881a      	ldrh	r2, [r3, #0]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	1c9a      	adds	r2, r3, #2
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032fe:	e053      	b.n	80033a8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b02      	cmp	r3, #2
 800330c:	d11b      	bne.n	8003346 <HAL_SPI_TransmitReceive+0x176>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	d016      	beq.n	8003346 <HAL_SPI_TransmitReceive+0x176>
 8003318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331a:	2b01      	cmp	r3, #1
 800331c:	d113      	bne.n	8003346 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	881a      	ldrh	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	1c9a      	adds	r2, r3, #2
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003338:	b29b      	uxth	r3, r3
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	2b01      	cmp	r3, #1
 8003352:	d119      	bne.n	8003388 <HAL_SPI_TransmitReceive+0x1b8>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d014      	beq.n	8003388 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003368:	b292      	uxth	r2, r2
 800336a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003370:	1c9a      	adds	r2, r3, #2
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800337a:	b29b      	uxth	r3, r3
 800337c:	3b01      	subs	r3, #1
 800337e:	b29a      	uxth	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003384:	2301      	movs	r3, #1
 8003386:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003388:	f7fe ff32 	bl	80021f0 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003394:	429a      	cmp	r2, r3
 8003396:	d807      	bhi.n	80033a8 <HAL_SPI_TransmitReceive+0x1d8>
 8003398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339e:	d003      	beq.n	80033a8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80033a6:	e0a7      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1a6      	bne.n	8003300 <HAL_SPI_TransmitReceive+0x130>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1a1      	bne.n	8003300 <HAL_SPI_TransmitReceive+0x130>
 80033bc:	e07c      	b.n	80034b8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d002      	beq.n	80033cc <HAL_SPI_TransmitReceive+0x1fc>
 80033c6:	8b7b      	ldrh	r3, [r7, #26]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d16b      	bne.n	80034a4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	330c      	adds	r3, #12
 80033d6:	7812      	ldrb	r2, [r2, #0]
 80033d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033f2:	e057      	b.n	80034a4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d11c      	bne.n	800343c <HAL_SPI_TransmitReceive+0x26c>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003406:	b29b      	uxth	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	d017      	beq.n	800343c <HAL_SPI_TransmitReceive+0x26c>
 800340c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800340e:	2b01      	cmp	r3, #1
 8003410:	d114      	bne.n	800343c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	330c      	adds	r3, #12
 800341c:	7812      	ldrb	r2, [r2, #0]
 800341e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003424:	1c5a      	adds	r2, r3, #1
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800342e:	b29b      	uxth	r3, r3
 8003430:	3b01      	subs	r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b01      	cmp	r3, #1
 8003448:	d119      	bne.n	800347e <HAL_SPI_TransmitReceive+0x2ae>
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800344e:	b29b      	uxth	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d014      	beq.n	800347e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68da      	ldr	r2, [r3, #12]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003466:	1c5a      	adds	r2, r3, #1
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003470:	b29b      	uxth	r3, r3
 8003472:	3b01      	subs	r3, #1
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800347a:	2301      	movs	r3, #1
 800347c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800347e:	f7fe feb7 	bl	80021f0 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800348a:	429a      	cmp	r2, r3
 800348c:	d803      	bhi.n	8003496 <HAL_SPI_TransmitReceive+0x2c6>
 800348e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003494:	d102      	bne.n	800349c <HAL_SPI_TransmitReceive+0x2cc>
 8003496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003498:	2b00      	cmp	r3, #0
 800349a:	d103      	bne.n	80034a4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80034a2:	e029      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1a2      	bne.n	80033f4 <HAL_SPI_TransmitReceive+0x224>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d19d      	bne.n	80033f4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f000 f8b1 	bl	8003624 <SPI_EndRxTxTransaction>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d006      	beq.n	80034d6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2220      	movs	r2, #32
 80034d2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80034d4:	e010      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10b      	bne.n	80034f6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	e000      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80034f6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003508:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800350c:	4618      	mov	r0, r3
 800350e:	3730      	adds	r7, #48	; 0x30
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b088      	sub	sp, #32
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	603b      	str	r3, [r7, #0]
 8003520:	4613      	mov	r3, r2
 8003522:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003524:	f7fe fe64 	bl	80021f0 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	4413      	add	r3, r2
 8003532:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003534:	f7fe fe5c 	bl	80021f0 <HAL_GetTick>
 8003538:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800353a:	4b39      	ldr	r3, [pc, #228]	; (8003620 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	015b      	lsls	r3, r3, #5
 8003540:	0d1b      	lsrs	r3, r3, #20
 8003542:	69fa      	ldr	r2, [r7, #28]
 8003544:	fb02 f303 	mul.w	r3, r2, r3
 8003548:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800354a:	e054      	b.n	80035f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003552:	d050      	beq.n	80035f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003554:	f7fe fe4c 	bl	80021f0 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	69fa      	ldr	r2, [r7, #28]
 8003560:	429a      	cmp	r2, r3
 8003562:	d902      	bls.n	800356a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d13d      	bne.n	80035e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003578:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003582:	d111      	bne.n	80035a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800358c:	d004      	beq.n	8003598 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003596:	d107      	bne.n	80035a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035b0:	d10f      	bne.n	80035d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e017      	b.n	8003616 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	4013      	ands	r3, r2
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	429a      	cmp	r2, r3
 8003604:	bf0c      	ite	eq
 8003606:	2301      	moveq	r3, #1
 8003608:	2300      	movne	r3, #0
 800360a:	b2db      	uxtb	r3, r3
 800360c:	461a      	mov	r2, r3
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	429a      	cmp	r2, r3
 8003612:	d19b      	bne.n	800354c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3720      	adds	r7, #32
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000004 	.word	0x20000004

08003624 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af02      	add	r7, sp, #8
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003630:	4b1b      	ldr	r3, [pc, #108]	; (80036a0 <SPI_EndRxTxTransaction+0x7c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1b      	ldr	r2, [pc, #108]	; (80036a4 <SPI_EndRxTxTransaction+0x80>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	0d5b      	lsrs	r3, r3, #21
 800363c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003640:	fb02 f303 	mul.w	r3, r2, r3
 8003644:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800364e:	d112      	bne.n	8003676 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	2200      	movs	r2, #0
 8003658:	2180      	movs	r1, #128	; 0x80
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f7ff ff5a 	bl	8003514 <SPI_WaitFlagStateUntilTimeout>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d016      	beq.n	8003694 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800366a:	f043 0220 	orr.w	r2, r3, #32
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e00f      	b.n	8003696 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00a      	beq.n	8003692 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	3b01      	subs	r3, #1
 8003680:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368c:	2b80      	cmp	r3, #128	; 0x80
 800368e:	d0f2      	beq.n	8003676 <SPI_EndRxTxTransaction+0x52>
 8003690:	e000      	b.n	8003694 <SPI_EndRxTxTransaction+0x70>
        break;
 8003692:	bf00      	nop
  }

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3718      	adds	r7, #24
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	20000004 	.word	0x20000004
 80036a4:	165e9f81 	.word	0x165e9f81

080036a8 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e034      	b.n	8003728 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d106      	bne.n	80036d8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f7fd fea4 	bl	8001420 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	3308      	adds	r3, #8
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f001 f8a6 	bl	8004834 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6818      	ldr	r0, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	461a      	mov	r2, r3
 80036f2:	68b9      	ldr	r1, [r7, #8]
 80036f4:	f001 f8f0 	bl	80048d8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6858      	ldr	r0, [r3, #4]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	f001 f925 	bl	8004954 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	6892      	ldr	r2, [r2, #8]
 8003712:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	6892      	ldr	r2, [r2, #8]
 800371e:	f041 0101 	orr.w	r1, r1, #1
 8003722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e041      	b.n	80037c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d106      	bne.n	800375c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f7fe fbda 	bl	8001f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2202      	movs	r2, #2
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3304      	adds	r3, #4
 800376c:	4619      	mov	r1, r3
 800376e:	4610      	mov	r0, r2
 8003770:	f000 fa08 	bl	8003b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b082      	sub	sp, #8
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e041      	b.n	8003864 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d106      	bne.n	80037fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 f839 	bl	800386c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2202      	movs	r2, #2
 80037fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	3304      	adds	r3, #4
 800380a:	4619      	mov	r1, r3
 800380c:	4610      	mov	r0, r2
 800380e:	f000 f9b9 	bl	8003b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3708      	adds	r7, #8
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003892:	2b01      	cmp	r3, #1
 8003894:	d101      	bne.n	800389a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003896:	2302      	movs	r3, #2
 8003898:	e0ac      	b.n	80039f4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b0c      	cmp	r3, #12
 80038a6:	f200 809f 	bhi.w	80039e8 <HAL_TIM_PWM_ConfigChannel+0x168>
 80038aa:	a201      	add	r2, pc, #4	; (adr r2, 80038b0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80038ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b0:	080038e5 	.word	0x080038e5
 80038b4:	080039e9 	.word	0x080039e9
 80038b8:	080039e9 	.word	0x080039e9
 80038bc:	080039e9 	.word	0x080039e9
 80038c0:	08003925 	.word	0x08003925
 80038c4:	080039e9 	.word	0x080039e9
 80038c8:	080039e9 	.word	0x080039e9
 80038cc:	080039e9 	.word	0x080039e9
 80038d0:	08003967 	.word	0x08003967
 80038d4:	080039e9 	.word	0x080039e9
 80038d8:	080039e9 	.word	0x080039e9
 80038dc:	080039e9 	.word	0x080039e9
 80038e0:	080039a7 	.word	0x080039a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68b9      	ldr	r1, [r7, #8]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 f9ea 	bl	8003cc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699a      	ldr	r2, [r3, #24]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0208 	orr.w	r2, r2, #8
 80038fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	699a      	ldr	r2, [r3, #24]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0204 	bic.w	r2, r2, #4
 800390e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6999      	ldr	r1, [r3, #24]
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	691a      	ldr	r2, [r3, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	619a      	str	r2, [r3, #24]
      break;
 8003922:	e062      	b.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68b9      	ldr	r1, [r7, #8]
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fa3a 	bl	8003da4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699a      	ldr	r2, [r3, #24]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800393e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699a      	ldr	r2, [r3, #24]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800394e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6999      	ldr	r1, [r3, #24]
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	021a      	lsls	r2, r3, #8
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	430a      	orrs	r2, r1
 8003962:	619a      	str	r2, [r3, #24]
      break;
 8003964:	e041      	b.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68b9      	ldr	r1, [r7, #8]
 800396c:	4618      	mov	r0, r3
 800396e:	f000 fa8f 	bl	8003e90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	69da      	ldr	r2, [r3, #28]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f042 0208 	orr.w	r2, r2, #8
 8003980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69da      	ldr	r2, [r3, #28]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0204 	bic.w	r2, r2, #4
 8003990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	69d9      	ldr	r1, [r3, #28]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	61da      	str	r2, [r3, #28]
      break;
 80039a4:	e021      	b.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68b9      	ldr	r1, [r7, #8]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f000 fae3 	bl	8003f78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	69da      	ldr	r2, [r3, #28]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	69da      	ldr	r2, [r3, #28]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	69d9      	ldr	r1, [r3, #28]
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	021a      	lsls	r2, r3, #8
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	430a      	orrs	r2, r1
 80039e4:	61da      	str	r2, [r3, #28]
      break;
 80039e6:	e000      	b.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80039e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3710      	adds	r7, #16
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_TIM_ConfigClockSource+0x18>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e0b3      	b.n	8003b7c <HAL_TIM_ConfigClockSource+0x180>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a3a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a4c:	d03e      	beq.n	8003acc <HAL_TIM_ConfigClockSource+0xd0>
 8003a4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a52:	f200 8087 	bhi.w	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a5a:	f000 8085 	beq.w	8003b68 <HAL_TIM_ConfigClockSource+0x16c>
 8003a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a62:	d87f      	bhi.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a64:	2b70      	cmp	r3, #112	; 0x70
 8003a66:	d01a      	beq.n	8003a9e <HAL_TIM_ConfigClockSource+0xa2>
 8003a68:	2b70      	cmp	r3, #112	; 0x70
 8003a6a:	d87b      	bhi.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a6c:	2b60      	cmp	r3, #96	; 0x60
 8003a6e:	d050      	beq.n	8003b12 <HAL_TIM_ConfigClockSource+0x116>
 8003a70:	2b60      	cmp	r3, #96	; 0x60
 8003a72:	d877      	bhi.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a74:	2b50      	cmp	r3, #80	; 0x50
 8003a76:	d03c      	beq.n	8003af2 <HAL_TIM_ConfigClockSource+0xf6>
 8003a78:	2b50      	cmp	r3, #80	; 0x50
 8003a7a:	d873      	bhi.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a7c:	2b40      	cmp	r3, #64	; 0x40
 8003a7e:	d058      	beq.n	8003b32 <HAL_TIM_ConfigClockSource+0x136>
 8003a80:	2b40      	cmp	r3, #64	; 0x40
 8003a82:	d86f      	bhi.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a84:	2b30      	cmp	r3, #48	; 0x30
 8003a86:	d064      	beq.n	8003b52 <HAL_TIM_ConfigClockSource+0x156>
 8003a88:	2b30      	cmp	r3, #48	; 0x30
 8003a8a:	d86b      	bhi.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	d060      	beq.n	8003b52 <HAL_TIM_ConfigClockSource+0x156>
 8003a90:	2b20      	cmp	r3, #32
 8003a92:	d867      	bhi.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d05c      	beq.n	8003b52 <HAL_TIM_ConfigClockSource+0x156>
 8003a98:	2b10      	cmp	r3, #16
 8003a9a:	d05a      	beq.n	8003b52 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003a9c:	e062      	b.n	8003b64 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6818      	ldr	r0, [r3, #0]
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	6899      	ldr	r1, [r3, #8]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	f000 fb33 	bl	8004118 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ac0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	609a      	str	r2, [r3, #8]
      break;
 8003aca:	e04e      	b.n	8003b6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6818      	ldr	r0, [r3, #0]
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	6899      	ldr	r1, [r3, #8]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f000 fb1c 	bl	8004118 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003aee:	609a      	str	r2, [r3, #8]
      break;
 8003af0:	e03b      	b.n	8003b6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6818      	ldr	r0, [r3, #0]
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	6859      	ldr	r1, [r3, #4]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	461a      	mov	r2, r3
 8003b00:	f000 fa90 	bl	8004024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2150      	movs	r1, #80	; 0x50
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 fae9 	bl	80040e2 <TIM_ITRx_SetConfig>
      break;
 8003b10:	e02b      	b.n	8003b6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	6859      	ldr	r1, [r3, #4]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	f000 faaf 	bl	8004082 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2160      	movs	r1, #96	; 0x60
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 fad9 	bl	80040e2 <TIM_ITRx_SetConfig>
      break;
 8003b30:	e01b      	b.n	8003b6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6818      	ldr	r0, [r3, #0]
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	6859      	ldr	r1, [r3, #4]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	f000 fa70 	bl	8004024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2140      	movs	r1, #64	; 0x40
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f000 fac9 	bl	80040e2 <TIM_ITRx_SetConfig>
      break;
 8003b50:	e00b      	b.n	8003b6a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	4610      	mov	r0, r2
 8003b5e:	f000 fac0 	bl	80040e2 <TIM_ITRx_SetConfig>
        break;
 8003b62:	e002      	b.n	8003b6a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003b64:	bf00      	nop
 8003b66:	e000      	b.n	8003b6a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003b68:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a40      	ldr	r2, [pc, #256]	; (8003c98 <TIM_Base_SetConfig+0x114>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d013      	beq.n	8003bc4 <TIM_Base_SetConfig+0x40>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ba2:	d00f      	beq.n	8003bc4 <TIM_Base_SetConfig+0x40>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a3d      	ldr	r2, [pc, #244]	; (8003c9c <TIM_Base_SetConfig+0x118>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d00b      	beq.n	8003bc4 <TIM_Base_SetConfig+0x40>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a3c      	ldr	r2, [pc, #240]	; (8003ca0 <TIM_Base_SetConfig+0x11c>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d007      	beq.n	8003bc4 <TIM_Base_SetConfig+0x40>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a3b      	ldr	r2, [pc, #236]	; (8003ca4 <TIM_Base_SetConfig+0x120>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d003      	beq.n	8003bc4 <TIM_Base_SetConfig+0x40>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a3a      	ldr	r2, [pc, #232]	; (8003ca8 <TIM_Base_SetConfig+0x124>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d108      	bne.n	8003bd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a2f      	ldr	r2, [pc, #188]	; (8003c98 <TIM_Base_SetConfig+0x114>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d02b      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003be4:	d027      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a2c      	ldr	r2, [pc, #176]	; (8003c9c <TIM_Base_SetConfig+0x118>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d023      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a2b      	ldr	r2, [pc, #172]	; (8003ca0 <TIM_Base_SetConfig+0x11c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d01f      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a2a      	ldr	r2, [pc, #168]	; (8003ca4 <TIM_Base_SetConfig+0x120>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d01b      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a29      	ldr	r2, [pc, #164]	; (8003ca8 <TIM_Base_SetConfig+0x124>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d017      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a28      	ldr	r2, [pc, #160]	; (8003cac <TIM_Base_SetConfig+0x128>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d013      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a27      	ldr	r2, [pc, #156]	; (8003cb0 <TIM_Base_SetConfig+0x12c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d00f      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a26      	ldr	r2, [pc, #152]	; (8003cb4 <TIM_Base_SetConfig+0x130>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00b      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a25      	ldr	r2, [pc, #148]	; (8003cb8 <TIM_Base_SetConfig+0x134>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d007      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a24      	ldr	r2, [pc, #144]	; (8003cbc <TIM_Base_SetConfig+0x138>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d003      	beq.n	8003c36 <TIM_Base_SetConfig+0xb2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a23      	ldr	r2, [pc, #140]	; (8003cc0 <TIM_Base_SetConfig+0x13c>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d108      	bne.n	8003c48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a0a      	ldr	r2, [pc, #40]	; (8003c98 <TIM_Base_SetConfig+0x114>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d003      	beq.n	8003c7c <TIM_Base_SetConfig+0xf8>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a0c      	ldr	r2, [pc, #48]	; (8003ca8 <TIM_Base_SetConfig+0x124>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d103      	bne.n	8003c84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	691a      	ldr	r2, [r3, #16]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	615a      	str	r2, [r3, #20]
}
 8003c8a:	bf00      	nop
 8003c8c:	3714      	adds	r7, #20
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40010000 	.word	0x40010000
 8003c9c:	40000400 	.word	0x40000400
 8003ca0:	40000800 	.word	0x40000800
 8003ca4:	40000c00 	.word	0x40000c00
 8003ca8:	40010400 	.word	0x40010400
 8003cac:	40014000 	.word	0x40014000
 8003cb0:	40014400 	.word	0x40014400
 8003cb4:	40014800 	.word	0x40014800
 8003cb8:	40001800 	.word	0x40001800
 8003cbc:	40001c00 	.word	0x40001c00
 8003cc0:	40002000 	.word	0x40002000

08003cc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b087      	sub	sp, #28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f023 0201 	bic.w	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f023 0303 	bic.w	r3, r3, #3
 8003cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f023 0302 	bic.w	r3, r3, #2
 8003d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a20      	ldr	r2, [pc, #128]	; (8003d9c <TIM_OC1_SetConfig+0xd8>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <TIM_OC1_SetConfig+0x64>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a1f      	ldr	r2, [pc, #124]	; (8003da0 <TIM_OC1_SetConfig+0xdc>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d10c      	bne.n	8003d42 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f023 0308 	bic.w	r3, r3, #8
 8003d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	f023 0304 	bic.w	r3, r3, #4
 8003d40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a15      	ldr	r2, [pc, #84]	; (8003d9c <TIM_OC1_SetConfig+0xd8>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d003      	beq.n	8003d52 <TIM_OC1_SetConfig+0x8e>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a14      	ldr	r2, [pc, #80]	; (8003da0 <TIM_OC1_SetConfig+0xdc>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d111      	bne.n	8003d76 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	697a      	ldr	r2, [r7, #20]
 8003d8e:	621a      	str	r2, [r3, #32]
}
 8003d90:	bf00      	nop
 8003d92:	371c      	adds	r7, #28
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	40010000 	.word	0x40010000
 8003da0:	40010400 	.word	0x40010400

08003da4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b087      	sub	sp, #28
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	f023 0210 	bic.w	r2, r3, #16
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	021b      	lsls	r3, r3, #8
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f023 0320 	bic.w	r3, r3, #32
 8003dee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a22      	ldr	r2, [pc, #136]	; (8003e88 <TIM_OC2_SetConfig+0xe4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d003      	beq.n	8003e0c <TIM_OC2_SetConfig+0x68>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a21      	ldr	r2, [pc, #132]	; (8003e8c <TIM_OC2_SetConfig+0xe8>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d10d      	bne.n	8003e28 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	011b      	lsls	r3, r3, #4
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e26:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a17      	ldr	r2, [pc, #92]	; (8003e88 <TIM_OC2_SetConfig+0xe4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d003      	beq.n	8003e38 <TIM_OC2_SetConfig+0x94>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a16      	ldr	r2, [pc, #88]	; (8003e8c <TIM_OC2_SetConfig+0xe8>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d113      	bne.n	8003e60 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	621a      	str	r2, [r3, #32]
}
 8003e7a:	bf00      	nop
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40010000 	.word	0x40010000
 8003e8c:	40010400 	.word	0x40010400

08003e90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	69db      	ldr	r3, [r3, #28]
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f023 0303 	bic.w	r3, r3, #3
 8003ec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ed8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	021b      	lsls	r3, r3, #8
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a21      	ldr	r2, [pc, #132]	; (8003f70 <TIM_OC3_SetConfig+0xe0>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d003      	beq.n	8003ef6 <TIM_OC3_SetConfig+0x66>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a20      	ldr	r2, [pc, #128]	; (8003f74 <TIM_OC3_SetConfig+0xe4>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d10d      	bne.n	8003f12 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003efc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	021b      	lsls	r3, r3, #8
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a16      	ldr	r2, [pc, #88]	; (8003f70 <TIM_OC3_SetConfig+0xe0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d003      	beq.n	8003f22 <TIM_OC3_SetConfig+0x92>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a15      	ldr	r2, [pc, #84]	; (8003f74 <TIM_OC3_SetConfig+0xe4>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d113      	bne.n	8003f4a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	621a      	str	r2, [r3, #32]
}
 8003f64:	bf00      	nop
 8003f66:	371c      	adds	r7, #28
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr
 8003f70:	40010000 	.word	0x40010000
 8003f74:	40010400 	.word	0x40010400

08003f78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b087      	sub	sp, #28
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	021b      	lsls	r3, r3, #8
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	031b      	lsls	r3, r3, #12
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a12      	ldr	r2, [pc, #72]	; (800401c <TIM_OC4_SetConfig+0xa4>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d003      	beq.n	8003fe0 <TIM_OC4_SetConfig+0x68>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a11      	ldr	r2, [pc, #68]	; (8004020 <TIM_OC4_SetConfig+0xa8>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d109      	bne.n	8003ff4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fe6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	019b      	lsls	r3, r3, #6
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	621a      	str	r2, [r3, #32]
}
 800400e:	bf00      	nop
 8004010:	371c      	adds	r7, #28
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	40010000 	.word	0x40010000
 8004020:	40010400 	.word	0x40010400

08004024 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004024:	b480      	push	{r7}
 8004026:	b087      	sub	sp, #28
 8004028:	af00      	add	r7, sp, #0
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	f023 0201 	bic.w	r2, r3, #1
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800404e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f023 030a 	bic.w	r3, r3, #10
 8004060:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	4313      	orrs	r3, r2
 8004068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	621a      	str	r2, [r3, #32]
}
 8004076:	bf00      	nop
 8004078:	371c      	adds	r7, #28
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004082:	b480      	push	{r7}
 8004084:	b087      	sub	sp, #28
 8004086:	af00      	add	r7, sp, #0
 8004088:	60f8      	str	r0, [r7, #12]
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f023 0210 	bic.w	r2, r3, #16
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	031b      	lsls	r3, r3, #12
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	621a      	str	r2, [r3, #32]
}
 80040d6:	bf00      	nop
 80040d8:	371c      	adds	r7, #28
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b085      	sub	sp, #20
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4313      	orrs	r3, r2
 8004100:	f043 0307 	orr.w	r3, r3, #7
 8004104:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	609a      	str	r2, [r3, #8]
}
 800410c:	bf00      	nop
 800410e:	3714      	adds	r7, #20
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
 8004124:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004132:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	021a      	lsls	r2, r3, #8
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	431a      	orrs	r2, r3
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	4313      	orrs	r3, r2
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	4313      	orrs	r3, r2
 8004144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	609a      	str	r2, [r3, #8]
}
 800414c:	bf00      	nop
 800414e:	371c      	adds	r7, #28
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004168:	2b01      	cmp	r3, #1
 800416a:	d101      	bne.n	8004170 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800416c:	2302      	movs	r3, #2
 800416e:	e05a      	b.n	8004226 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004196:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	4313      	orrs	r3, r2
 80041a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a21      	ldr	r2, [pc, #132]	; (8004234 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d022      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041bc:	d01d      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a1d      	ldr	r2, [pc, #116]	; (8004238 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d018      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a1b      	ldr	r2, [pc, #108]	; (800423c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d013      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a1a      	ldr	r2, [pc, #104]	; (8004240 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d00e      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a18      	ldr	r2, [pc, #96]	; (8004244 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d009      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a17      	ldr	r2, [pc, #92]	; (8004248 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d004      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a15      	ldr	r2, [pc, #84]	; (800424c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d10c      	bne.n	8004214 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004200:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	4313      	orrs	r3, r2
 800420a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	40010000 	.word	0x40010000
 8004238:	40000400 	.word	0x40000400
 800423c:	40000800 	.word	0x40000800
 8004240:	40000c00 	.word	0x40000c00
 8004244:	40010400 	.word	0x40010400
 8004248:	40014000 	.word	0x40014000
 800424c:	40001800 	.word	0x40001800

08004250 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e03f      	b.n	80042e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d106      	bne.n	800427c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7fd fed0 	bl	800201c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2224      	movs	r2, #36	; 0x24
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68da      	ldr	r2, [r3, #12]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004292:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 f905 	bl	80044a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	691a      	ldr	r2, [r3, #16]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	695a      	ldr	r2, [r3, #20]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68da      	ldr	r2, [r3, #12]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2220      	movs	r2, #32
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2220      	movs	r2, #32
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b08a      	sub	sp, #40	; 0x28
 80042ee:	af02      	add	r7, sp, #8
 80042f0:	60f8      	str	r0, [r7, #12]
 80042f2:	60b9      	str	r1, [r7, #8]
 80042f4:	603b      	str	r3, [r7, #0]
 80042f6:	4613      	mov	r3, r2
 80042f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b20      	cmp	r3, #32
 8004308:	d17c      	bne.n	8004404 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <HAL_UART_Transmit+0x2c>
 8004310:	88fb      	ldrh	r3, [r7, #6]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e075      	b.n	8004406 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <HAL_UART_Transmit+0x3e>
 8004324:	2302      	movs	r3, #2
 8004326:	e06e      	b.n	8004406 <HAL_UART_Transmit+0x11c>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2221      	movs	r2, #33	; 0x21
 800433a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800433e:	f7fd ff57 	bl	80021f0 <HAL_GetTick>
 8004342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004358:	d108      	bne.n	800436c <HAL_UART_Transmit+0x82>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d104      	bne.n	800436c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004362:	2300      	movs	r3, #0
 8004364:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	61bb      	str	r3, [r7, #24]
 800436a:	e003      	b.n	8004374 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004370:	2300      	movs	r3, #0
 8004372:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800437c:	e02a      	b.n	80043d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	2200      	movs	r2, #0
 8004386:	2180      	movs	r1, #128	; 0x80
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 f840 	bl	800440e <UART_WaitOnFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e036      	b.n	8004406 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10b      	bne.n	80043b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	881b      	ldrh	r3, [r3, #0]
 80043a2:	461a      	mov	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	3302      	adds	r3, #2
 80043b2:	61bb      	str	r3, [r7, #24]
 80043b4:	e007      	b.n	80043c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	781a      	ldrb	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	3301      	adds	r3, #1
 80043c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1cf      	bne.n	800437e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2200      	movs	r2, #0
 80043e6:	2140      	movs	r1, #64	; 0x40
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 f810 	bl	800440e <UART_WaitOnFlagUntilTimeout>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e006      	b.n	8004406 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2220      	movs	r2, #32
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004400:	2300      	movs	r3, #0
 8004402:	e000      	b.n	8004406 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004404:	2302      	movs	r3, #2
  }
}
 8004406:	4618      	mov	r0, r3
 8004408:	3720      	adds	r7, #32
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b084      	sub	sp, #16
 8004412:	af00      	add	r7, sp, #0
 8004414:	60f8      	str	r0, [r7, #12]
 8004416:	60b9      	str	r1, [r7, #8]
 8004418:	603b      	str	r3, [r7, #0]
 800441a:	4613      	mov	r3, r2
 800441c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800441e:	e02c      	b.n	800447a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004426:	d028      	beq.n	800447a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d007      	beq.n	800443e <UART_WaitOnFlagUntilTimeout+0x30>
 800442e:	f7fd fedf 	bl	80021f0 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	69ba      	ldr	r2, [r7, #24]
 800443a:	429a      	cmp	r2, r3
 800443c:	d21d      	bcs.n	800447a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68da      	ldr	r2, [r3, #12]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800444c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695a      	ldr	r2, [r3, #20]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0201 	bic.w	r2, r2, #1
 800445c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2220      	movs	r2, #32
 8004462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2220      	movs	r2, #32
 800446a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e00f      	b.n	800449a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4013      	ands	r3, r2
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	429a      	cmp	r2, r3
 8004488:	bf0c      	ite	eq
 800448a:	2301      	moveq	r3, #1
 800448c:	2300      	movne	r3, #0
 800448e:	b2db      	uxtb	r3, r3
 8004490:	461a      	mov	r2, r3
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	429a      	cmp	r2, r3
 8004496:	d0c3      	beq.n	8004420 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
	...

080044a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a8:	b09f      	sub	sp, #124	; 0x7c
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	691b      	ldr	r3, [r3, #16]
 80044b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80044b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ba:	68d9      	ldr	r1, [r3, #12]
 80044bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	ea40 0301 	orr.w	r3, r0, r1
 80044c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	431a      	orrs	r2, r3
 80044d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	4313      	orrs	r3, r2
 80044dc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80044de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80044e8:	f021 010c 	bic.w	r1, r1, #12
 80044ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044f2:	430b      	orrs	r3, r1
 80044f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	695b      	ldr	r3, [r3, #20]
 80044fc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004502:	6999      	ldr	r1, [r3, #24]
 8004504:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	ea40 0301 	orr.w	r3, r0, r1
 800450c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800450e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	4bc5      	ldr	r3, [pc, #788]	; (8004828 <UART_SetConfig+0x384>)
 8004514:	429a      	cmp	r2, r3
 8004516:	d004      	beq.n	8004522 <UART_SetConfig+0x7e>
 8004518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	4bc3      	ldr	r3, [pc, #780]	; (800482c <UART_SetConfig+0x388>)
 800451e:	429a      	cmp	r2, r3
 8004520:	d103      	bne.n	800452a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004522:	f7fe fd9d 	bl	8003060 <HAL_RCC_GetPCLK2Freq>
 8004526:	6778      	str	r0, [r7, #116]	; 0x74
 8004528:	e002      	b.n	8004530 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800452a:	f7fe fd85 	bl	8003038 <HAL_RCC_GetPCLK1Freq>
 800452e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004538:	f040 80b6 	bne.w	80046a8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800453c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800453e:	461c      	mov	r4, r3
 8004540:	f04f 0500 	mov.w	r5, #0
 8004544:	4622      	mov	r2, r4
 8004546:	462b      	mov	r3, r5
 8004548:	1891      	adds	r1, r2, r2
 800454a:	6439      	str	r1, [r7, #64]	; 0x40
 800454c:	415b      	adcs	r3, r3
 800454e:	647b      	str	r3, [r7, #68]	; 0x44
 8004550:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004554:	1912      	adds	r2, r2, r4
 8004556:	eb45 0303 	adc.w	r3, r5, r3
 800455a:	f04f 0000 	mov.w	r0, #0
 800455e:	f04f 0100 	mov.w	r1, #0
 8004562:	00d9      	lsls	r1, r3, #3
 8004564:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004568:	00d0      	lsls	r0, r2, #3
 800456a:	4602      	mov	r2, r0
 800456c:	460b      	mov	r3, r1
 800456e:	1911      	adds	r1, r2, r4
 8004570:	6639      	str	r1, [r7, #96]	; 0x60
 8004572:	416b      	adcs	r3, r5
 8004574:	667b      	str	r3, [r7, #100]	; 0x64
 8004576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	461a      	mov	r2, r3
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	1891      	adds	r1, r2, r2
 8004582:	63b9      	str	r1, [r7, #56]	; 0x38
 8004584:	415b      	adcs	r3, r3
 8004586:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004588:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800458c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004590:	f7fc fb7a 	bl	8000c88 <__aeabi_uldivmod>
 8004594:	4602      	mov	r2, r0
 8004596:	460b      	mov	r3, r1
 8004598:	4ba5      	ldr	r3, [pc, #660]	; (8004830 <UART_SetConfig+0x38c>)
 800459a:	fba3 2302 	umull	r2, r3, r3, r2
 800459e:	095b      	lsrs	r3, r3, #5
 80045a0:	011e      	lsls	r6, r3, #4
 80045a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045a4:	461c      	mov	r4, r3
 80045a6:	f04f 0500 	mov.w	r5, #0
 80045aa:	4622      	mov	r2, r4
 80045ac:	462b      	mov	r3, r5
 80045ae:	1891      	adds	r1, r2, r2
 80045b0:	6339      	str	r1, [r7, #48]	; 0x30
 80045b2:	415b      	adcs	r3, r3
 80045b4:	637b      	str	r3, [r7, #52]	; 0x34
 80045b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80045ba:	1912      	adds	r2, r2, r4
 80045bc:	eb45 0303 	adc.w	r3, r5, r3
 80045c0:	f04f 0000 	mov.w	r0, #0
 80045c4:	f04f 0100 	mov.w	r1, #0
 80045c8:	00d9      	lsls	r1, r3, #3
 80045ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045ce:	00d0      	lsls	r0, r2, #3
 80045d0:	4602      	mov	r2, r0
 80045d2:	460b      	mov	r3, r1
 80045d4:	1911      	adds	r1, r2, r4
 80045d6:	65b9      	str	r1, [r7, #88]	; 0x58
 80045d8:	416b      	adcs	r3, r5
 80045da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	461a      	mov	r2, r3
 80045e2:	f04f 0300 	mov.w	r3, #0
 80045e6:	1891      	adds	r1, r2, r2
 80045e8:	62b9      	str	r1, [r7, #40]	; 0x28
 80045ea:	415b      	adcs	r3, r3
 80045ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045f2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80045f6:	f7fc fb47 	bl	8000c88 <__aeabi_uldivmod>
 80045fa:	4602      	mov	r2, r0
 80045fc:	460b      	mov	r3, r1
 80045fe:	4b8c      	ldr	r3, [pc, #560]	; (8004830 <UART_SetConfig+0x38c>)
 8004600:	fba3 1302 	umull	r1, r3, r3, r2
 8004604:	095b      	lsrs	r3, r3, #5
 8004606:	2164      	movs	r1, #100	; 0x64
 8004608:	fb01 f303 	mul.w	r3, r1, r3
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	3332      	adds	r3, #50	; 0x32
 8004612:	4a87      	ldr	r2, [pc, #540]	; (8004830 <UART_SetConfig+0x38c>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	095b      	lsrs	r3, r3, #5
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004620:	441e      	add	r6, r3
 8004622:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004624:	4618      	mov	r0, r3
 8004626:	f04f 0100 	mov.w	r1, #0
 800462a:	4602      	mov	r2, r0
 800462c:	460b      	mov	r3, r1
 800462e:	1894      	adds	r4, r2, r2
 8004630:	623c      	str	r4, [r7, #32]
 8004632:	415b      	adcs	r3, r3
 8004634:	627b      	str	r3, [r7, #36]	; 0x24
 8004636:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800463a:	1812      	adds	r2, r2, r0
 800463c:	eb41 0303 	adc.w	r3, r1, r3
 8004640:	f04f 0400 	mov.w	r4, #0
 8004644:	f04f 0500 	mov.w	r5, #0
 8004648:	00dd      	lsls	r5, r3, #3
 800464a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800464e:	00d4      	lsls	r4, r2, #3
 8004650:	4622      	mov	r2, r4
 8004652:	462b      	mov	r3, r5
 8004654:	1814      	adds	r4, r2, r0
 8004656:	653c      	str	r4, [r7, #80]	; 0x50
 8004658:	414b      	adcs	r3, r1
 800465a:	657b      	str	r3, [r7, #84]	; 0x54
 800465c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	461a      	mov	r2, r3
 8004662:	f04f 0300 	mov.w	r3, #0
 8004666:	1891      	adds	r1, r2, r2
 8004668:	61b9      	str	r1, [r7, #24]
 800466a:	415b      	adcs	r3, r3
 800466c:	61fb      	str	r3, [r7, #28]
 800466e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004672:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004676:	f7fc fb07 	bl	8000c88 <__aeabi_uldivmod>
 800467a:	4602      	mov	r2, r0
 800467c:	460b      	mov	r3, r1
 800467e:	4b6c      	ldr	r3, [pc, #432]	; (8004830 <UART_SetConfig+0x38c>)
 8004680:	fba3 1302 	umull	r1, r3, r3, r2
 8004684:	095b      	lsrs	r3, r3, #5
 8004686:	2164      	movs	r1, #100	; 0x64
 8004688:	fb01 f303 	mul.w	r3, r1, r3
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	3332      	adds	r3, #50	; 0x32
 8004692:	4a67      	ldr	r2, [pc, #412]	; (8004830 <UART_SetConfig+0x38c>)
 8004694:	fba2 2303 	umull	r2, r3, r2, r3
 8004698:	095b      	lsrs	r3, r3, #5
 800469a:	f003 0207 	and.w	r2, r3, #7
 800469e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4432      	add	r2, r6
 80046a4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046a6:	e0b9      	b.n	800481c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046aa:	461c      	mov	r4, r3
 80046ac:	f04f 0500 	mov.w	r5, #0
 80046b0:	4622      	mov	r2, r4
 80046b2:	462b      	mov	r3, r5
 80046b4:	1891      	adds	r1, r2, r2
 80046b6:	6139      	str	r1, [r7, #16]
 80046b8:	415b      	adcs	r3, r3
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80046c0:	1912      	adds	r2, r2, r4
 80046c2:	eb45 0303 	adc.w	r3, r5, r3
 80046c6:	f04f 0000 	mov.w	r0, #0
 80046ca:	f04f 0100 	mov.w	r1, #0
 80046ce:	00d9      	lsls	r1, r3, #3
 80046d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046d4:	00d0      	lsls	r0, r2, #3
 80046d6:	4602      	mov	r2, r0
 80046d8:	460b      	mov	r3, r1
 80046da:	eb12 0804 	adds.w	r8, r2, r4
 80046de:	eb43 0905 	adc.w	r9, r3, r5
 80046e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f04f 0100 	mov.w	r1, #0
 80046ec:	f04f 0200 	mov.w	r2, #0
 80046f0:	f04f 0300 	mov.w	r3, #0
 80046f4:	008b      	lsls	r3, r1, #2
 80046f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046fa:	0082      	lsls	r2, r0, #2
 80046fc:	4640      	mov	r0, r8
 80046fe:	4649      	mov	r1, r9
 8004700:	f7fc fac2 	bl	8000c88 <__aeabi_uldivmod>
 8004704:	4602      	mov	r2, r0
 8004706:	460b      	mov	r3, r1
 8004708:	4b49      	ldr	r3, [pc, #292]	; (8004830 <UART_SetConfig+0x38c>)
 800470a:	fba3 2302 	umull	r2, r3, r3, r2
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	011e      	lsls	r6, r3, #4
 8004712:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004714:	4618      	mov	r0, r3
 8004716:	f04f 0100 	mov.w	r1, #0
 800471a:	4602      	mov	r2, r0
 800471c:	460b      	mov	r3, r1
 800471e:	1894      	adds	r4, r2, r2
 8004720:	60bc      	str	r4, [r7, #8]
 8004722:	415b      	adcs	r3, r3
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800472a:	1812      	adds	r2, r2, r0
 800472c:	eb41 0303 	adc.w	r3, r1, r3
 8004730:	f04f 0400 	mov.w	r4, #0
 8004734:	f04f 0500 	mov.w	r5, #0
 8004738:	00dd      	lsls	r5, r3, #3
 800473a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800473e:	00d4      	lsls	r4, r2, #3
 8004740:	4622      	mov	r2, r4
 8004742:	462b      	mov	r3, r5
 8004744:	1814      	adds	r4, r2, r0
 8004746:	64bc      	str	r4, [r7, #72]	; 0x48
 8004748:	414b      	adcs	r3, r1
 800474a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800474c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	4618      	mov	r0, r3
 8004752:	f04f 0100 	mov.w	r1, #0
 8004756:	f04f 0200 	mov.w	r2, #0
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	008b      	lsls	r3, r1, #2
 8004760:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004764:	0082      	lsls	r2, r0, #2
 8004766:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800476a:	f7fc fa8d 	bl	8000c88 <__aeabi_uldivmod>
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	4b2f      	ldr	r3, [pc, #188]	; (8004830 <UART_SetConfig+0x38c>)
 8004774:	fba3 1302 	umull	r1, r3, r3, r2
 8004778:	095b      	lsrs	r3, r3, #5
 800477a:	2164      	movs	r1, #100	; 0x64
 800477c:	fb01 f303 	mul.w	r3, r1, r3
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	3332      	adds	r3, #50	; 0x32
 8004786:	4a2a      	ldr	r2, [pc, #168]	; (8004830 <UART_SetConfig+0x38c>)
 8004788:	fba2 2303 	umull	r2, r3, r2, r3
 800478c:	095b      	lsrs	r3, r3, #5
 800478e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004792:	441e      	add	r6, r3
 8004794:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004796:	4618      	mov	r0, r3
 8004798:	f04f 0100 	mov.w	r1, #0
 800479c:	4602      	mov	r2, r0
 800479e:	460b      	mov	r3, r1
 80047a0:	1894      	adds	r4, r2, r2
 80047a2:	603c      	str	r4, [r7, #0]
 80047a4:	415b      	adcs	r3, r3
 80047a6:	607b      	str	r3, [r7, #4]
 80047a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047ac:	1812      	adds	r2, r2, r0
 80047ae:	eb41 0303 	adc.w	r3, r1, r3
 80047b2:	f04f 0400 	mov.w	r4, #0
 80047b6:	f04f 0500 	mov.w	r5, #0
 80047ba:	00dd      	lsls	r5, r3, #3
 80047bc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80047c0:	00d4      	lsls	r4, r2, #3
 80047c2:	4622      	mov	r2, r4
 80047c4:	462b      	mov	r3, r5
 80047c6:	eb12 0a00 	adds.w	sl, r2, r0
 80047ca:	eb43 0b01 	adc.w	fp, r3, r1
 80047ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f04f 0100 	mov.w	r1, #0
 80047d8:	f04f 0200 	mov.w	r2, #0
 80047dc:	f04f 0300 	mov.w	r3, #0
 80047e0:	008b      	lsls	r3, r1, #2
 80047e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80047e6:	0082      	lsls	r2, r0, #2
 80047e8:	4650      	mov	r0, sl
 80047ea:	4659      	mov	r1, fp
 80047ec:	f7fc fa4c 	bl	8000c88 <__aeabi_uldivmod>
 80047f0:	4602      	mov	r2, r0
 80047f2:	460b      	mov	r3, r1
 80047f4:	4b0e      	ldr	r3, [pc, #56]	; (8004830 <UART_SetConfig+0x38c>)
 80047f6:	fba3 1302 	umull	r1, r3, r3, r2
 80047fa:	095b      	lsrs	r3, r3, #5
 80047fc:	2164      	movs	r1, #100	; 0x64
 80047fe:	fb01 f303 	mul.w	r3, r1, r3
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	011b      	lsls	r3, r3, #4
 8004806:	3332      	adds	r3, #50	; 0x32
 8004808:	4a09      	ldr	r2, [pc, #36]	; (8004830 <UART_SetConfig+0x38c>)
 800480a:	fba2 2303 	umull	r2, r3, r2, r3
 800480e:	095b      	lsrs	r3, r3, #5
 8004810:	f003 020f 	and.w	r2, r3, #15
 8004814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4432      	add	r2, r6
 800481a:	609a      	str	r2, [r3, #8]
}
 800481c:	bf00      	nop
 800481e:	377c      	adds	r7, #124	; 0x7c
 8004820:	46bd      	mov	sp, r7
 8004822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004826:	bf00      	nop
 8004828:	40011000 	.word	0x40011000
 800482c:	40011400 	.word	0x40011400
 8004830:	51eb851f 	.word	0x51eb851f

08004834 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800484c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4b20      	ldr	r3, [pc, #128]	; (80048d4 <FSMC_NORSRAM_Init+0xa0>)
 8004852:	4013      	ands	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800485e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004864:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800486a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004870:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8004876:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800487c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004882:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8004888:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800488e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8004894:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800489a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80048a0:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d103      	bne.n	80048b8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048b6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68f9      	ldr	r1, [r7, #12]
 80048c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	fff00080 	.word	0xfff00080

080048d8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048f2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80048fa:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004906:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800490e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8004916:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	3b01      	subs	r3, #1
 800491e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004920:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	3b02      	subs	r3, #2
 8004928:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800492a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004930:	4313      	orrs	r3, r2
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	4313      	orrs	r3, r2
 8004936:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	1c5a      	adds	r2, r3, #1
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6979      	ldr	r1, [r7, #20]
 8004940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	371c      	adds	r7, #28
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
 8004960:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8004962:	2300      	movs	r3, #0
 8004964:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800496c:	d122      	bne.n	80049b4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004976:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	4b15      	ldr	r3, [pc, #84]	; (80049d0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800497c:	4013      	ands	r3, r2
 800497e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800498a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004992:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800499a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80049a0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6979      	ldr	r1, [r7, #20]
 80049ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80049b2:	e005      	b.n	80049c0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80049bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	cff00000 	.word	0xcff00000

080049d4 <__errno>:
 80049d4:	4b01      	ldr	r3, [pc, #4]	; (80049dc <__errno+0x8>)
 80049d6:	6818      	ldr	r0, [r3, #0]
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	20000010 	.word	0x20000010

080049e0 <__libc_init_array>:
 80049e0:	b570      	push	{r4, r5, r6, lr}
 80049e2:	4d0d      	ldr	r5, [pc, #52]	; (8004a18 <__libc_init_array+0x38>)
 80049e4:	4c0d      	ldr	r4, [pc, #52]	; (8004a1c <__libc_init_array+0x3c>)
 80049e6:	1b64      	subs	r4, r4, r5
 80049e8:	10a4      	asrs	r4, r4, #2
 80049ea:	2600      	movs	r6, #0
 80049ec:	42a6      	cmp	r6, r4
 80049ee:	d109      	bne.n	8004a04 <__libc_init_array+0x24>
 80049f0:	4d0b      	ldr	r5, [pc, #44]	; (8004a20 <__libc_init_array+0x40>)
 80049f2:	4c0c      	ldr	r4, [pc, #48]	; (8004a24 <__libc_init_array+0x44>)
 80049f4:	f004 fc5e 	bl	80092b4 <_init>
 80049f8:	1b64      	subs	r4, r4, r5
 80049fa:	10a4      	asrs	r4, r4, #2
 80049fc:	2600      	movs	r6, #0
 80049fe:	42a6      	cmp	r6, r4
 8004a00:	d105      	bne.n	8004a0e <__libc_init_array+0x2e>
 8004a02:	bd70      	pop	{r4, r5, r6, pc}
 8004a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a08:	4798      	blx	r3
 8004a0a:	3601      	adds	r6, #1
 8004a0c:	e7ee      	b.n	80049ec <__libc_init_array+0xc>
 8004a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a12:	4798      	blx	r3
 8004a14:	3601      	adds	r6, #1
 8004a16:	e7f2      	b.n	80049fe <__libc_init_array+0x1e>
 8004a18:	0800982c 	.word	0x0800982c
 8004a1c:	0800982c 	.word	0x0800982c
 8004a20:	0800982c 	.word	0x0800982c
 8004a24:	08009830 	.word	0x08009830

08004a28 <memset>:
 8004a28:	4402      	add	r2, r0
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d100      	bne.n	8004a32 <memset+0xa>
 8004a30:	4770      	bx	lr
 8004a32:	f803 1b01 	strb.w	r1, [r3], #1
 8004a36:	e7f9      	b.n	8004a2c <memset+0x4>

08004a38 <__cvt>:
 8004a38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a3c:	ec55 4b10 	vmov	r4, r5, d0
 8004a40:	2d00      	cmp	r5, #0
 8004a42:	460e      	mov	r6, r1
 8004a44:	4619      	mov	r1, r3
 8004a46:	462b      	mov	r3, r5
 8004a48:	bfbb      	ittet	lt
 8004a4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004a4e:	461d      	movlt	r5, r3
 8004a50:	2300      	movge	r3, #0
 8004a52:	232d      	movlt	r3, #45	; 0x2d
 8004a54:	700b      	strb	r3, [r1, #0]
 8004a56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004a5c:	4691      	mov	r9, r2
 8004a5e:	f023 0820 	bic.w	r8, r3, #32
 8004a62:	bfbc      	itt	lt
 8004a64:	4622      	movlt	r2, r4
 8004a66:	4614      	movlt	r4, r2
 8004a68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004a6c:	d005      	beq.n	8004a7a <__cvt+0x42>
 8004a6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004a72:	d100      	bne.n	8004a76 <__cvt+0x3e>
 8004a74:	3601      	adds	r6, #1
 8004a76:	2102      	movs	r1, #2
 8004a78:	e000      	b.n	8004a7c <__cvt+0x44>
 8004a7a:	2103      	movs	r1, #3
 8004a7c:	ab03      	add	r3, sp, #12
 8004a7e:	9301      	str	r3, [sp, #4]
 8004a80:	ab02      	add	r3, sp, #8
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	ec45 4b10 	vmov	d0, r4, r5
 8004a88:	4653      	mov	r3, sl
 8004a8a:	4632      	mov	r2, r6
 8004a8c:	f001 fdcc 	bl	8006628 <_dtoa_r>
 8004a90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004a94:	4607      	mov	r7, r0
 8004a96:	d102      	bne.n	8004a9e <__cvt+0x66>
 8004a98:	f019 0f01 	tst.w	r9, #1
 8004a9c:	d022      	beq.n	8004ae4 <__cvt+0xac>
 8004a9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004aa2:	eb07 0906 	add.w	r9, r7, r6
 8004aa6:	d110      	bne.n	8004aca <__cvt+0x92>
 8004aa8:	783b      	ldrb	r3, [r7, #0]
 8004aaa:	2b30      	cmp	r3, #48	; 0x30
 8004aac:	d10a      	bne.n	8004ac4 <__cvt+0x8c>
 8004aae:	2200      	movs	r2, #0
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	4620      	mov	r0, r4
 8004ab4:	4629      	mov	r1, r5
 8004ab6:	f7fc f807 	bl	8000ac8 <__aeabi_dcmpeq>
 8004aba:	b918      	cbnz	r0, 8004ac4 <__cvt+0x8c>
 8004abc:	f1c6 0601 	rsb	r6, r6, #1
 8004ac0:	f8ca 6000 	str.w	r6, [sl]
 8004ac4:	f8da 3000 	ldr.w	r3, [sl]
 8004ac8:	4499      	add	r9, r3
 8004aca:	2200      	movs	r2, #0
 8004acc:	2300      	movs	r3, #0
 8004ace:	4620      	mov	r0, r4
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	f7fb fff9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ad6:	b108      	cbz	r0, 8004adc <__cvt+0xa4>
 8004ad8:	f8cd 900c 	str.w	r9, [sp, #12]
 8004adc:	2230      	movs	r2, #48	; 0x30
 8004ade:	9b03      	ldr	r3, [sp, #12]
 8004ae0:	454b      	cmp	r3, r9
 8004ae2:	d307      	bcc.n	8004af4 <__cvt+0xbc>
 8004ae4:	9b03      	ldr	r3, [sp, #12]
 8004ae6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ae8:	1bdb      	subs	r3, r3, r7
 8004aea:	4638      	mov	r0, r7
 8004aec:	6013      	str	r3, [r2, #0]
 8004aee:	b004      	add	sp, #16
 8004af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004af4:	1c59      	adds	r1, r3, #1
 8004af6:	9103      	str	r1, [sp, #12]
 8004af8:	701a      	strb	r2, [r3, #0]
 8004afa:	e7f0      	b.n	8004ade <__cvt+0xa6>

08004afc <__exponent>:
 8004afc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004afe:	4603      	mov	r3, r0
 8004b00:	2900      	cmp	r1, #0
 8004b02:	bfb8      	it	lt
 8004b04:	4249      	neglt	r1, r1
 8004b06:	f803 2b02 	strb.w	r2, [r3], #2
 8004b0a:	bfb4      	ite	lt
 8004b0c:	222d      	movlt	r2, #45	; 0x2d
 8004b0e:	222b      	movge	r2, #43	; 0x2b
 8004b10:	2909      	cmp	r1, #9
 8004b12:	7042      	strb	r2, [r0, #1]
 8004b14:	dd2a      	ble.n	8004b6c <__exponent+0x70>
 8004b16:	f10d 0407 	add.w	r4, sp, #7
 8004b1a:	46a4      	mov	ip, r4
 8004b1c:	270a      	movs	r7, #10
 8004b1e:	46a6      	mov	lr, r4
 8004b20:	460a      	mov	r2, r1
 8004b22:	fb91 f6f7 	sdiv	r6, r1, r7
 8004b26:	fb07 1516 	mls	r5, r7, r6, r1
 8004b2a:	3530      	adds	r5, #48	; 0x30
 8004b2c:	2a63      	cmp	r2, #99	; 0x63
 8004b2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004b32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004b36:	4631      	mov	r1, r6
 8004b38:	dcf1      	bgt.n	8004b1e <__exponent+0x22>
 8004b3a:	3130      	adds	r1, #48	; 0x30
 8004b3c:	f1ae 0502 	sub.w	r5, lr, #2
 8004b40:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004b44:	1c44      	adds	r4, r0, #1
 8004b46:	4629      	mov	r1, r5
 8004b48:	4561      	cmp	r1, ip
 8004b4a:	d30a      	bcc.n	8004b62 <__exponent+0x66>
 8004b4c:	f10d 0209 	add.w	r2, sp, #9
 8004b50:	eba2 020e 	sub.w	r2, r2, lr
 8004b54:	4565      	cmp	r5, ip
 8004b56:	bf88      	it	hi
 8004b58:	2200      	movhi	r2, #0
 8004b5a:	4413      	add	r3, r2
 8004b5c:	1a18      	subs	r0, r3, r0
 8004b5e:	b003      	add	sp, #12
 8004b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b66:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004b6a:	e7ed      	b.n	8004b48 <__exponent+0x4c>
 8004b6c:	2330      	movs	r3, #48	; 0x30
 8004b6e:	3130      	adds	r1, #48	; 0x30
 8004b70:	7083      	strb	r3, [r0, #2]
 8004b72:	70c1      	strb	r1, [r0, #3]
 8004b74:	1d03      	adds	r3, r0, #4
 8004b76:	e7f1      	b.n	8004b5c <__exponent+0x60>

08004b78 <_printf_float>:
 8004b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b7c:	ed2d 8b02 	vpush	{d8}
 8004b80:	b08d      	sub	sp, #52	; 0x34
 8004b82:	460c      	mov	r4, r1
 8004b84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004b88:	4616      	mov	r6, r2
 8004b8a:	461f      	mov	r7, r3
 8004b8c:	4605      	mov	r5, r0
 8004b8e:	f002 ff9b 	bl	8007ac8 <_localeconv_r>
 8004b92:	f8d0 a000 	ldr.w	sl, [r0]
 8004b96:	4650      	mov	r0, sl
 8004b98:	f7fb fb1a 	bl	80001d0 <strlen>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	930a      	str	r3, [sp, #40]	; 0x28
 8004ba0:	6823      	ldr	r3, [r4, #0]
 8004ba2:	9305      	str	r3, [sp, #20]
 8004ba4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ba8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004bac:	3307      	adds	r3, #7
 8004bae:	f023 0307 	bic.w	r3, r3, #7
 8004bb2:	f103 0208 	add.w	r2, r3, #8
 8004bb6:	f8c8 2000 	str.w	r2, [r8]
 8004bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bbe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004bc2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004bc6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004bca:	9307      	str	r3, [sp, #28]
 8004bcc:	f8cd 8018 	str.w	r8, [sp, #24]
 8004bd0:	ee08 0a10 	vmov	s16, r0
 8004bd4:	4b9f      	ldr	r3, [pc, #636]	; (8004e54 <_printf_float+0x2dc>)
 8004bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bda:	f04f 32ff 	mov.w	r2, #4294967295
 8004bde:	f7fb ffa5 	bl	8000b2c <__aeabi_dcmpun>
 8004be2:	bb88      	cbnz	r0, 8004c48 <_printf_float+0xd0>
 8004be4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004be8:	4b9a      	ldr	r3, [pc, #616]	; (8004e54 <_printf_float+0x2dc>)
 8004bea:	f04f 32ff 	mov.w	r2, #4294967295
 8004bee:	f7fb ff7f 	bl	8000af0 <__aeabi_dcmple>
 8004bf2:	bb48      	cbnz	r0, 8004c48 <_printf_float+0xd0>
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	4640      	mov	r0, r8
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	f7fb ff6e 	bl	8000adc <__aeabi_dcmplt>
 8004c00:	b110      	cbz	r0, 8004c08 <_printf_float+0x90>
 8004c02:	232d      	movs	r3, #45	; 0x2d
 8004c04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c08:	4b93      	ldr	r3, [pc, #588]	; (8004e58 <_printf_float+0x2e0>)
 8004c0a:	4894      	ldr	r0, [pc, #592]	; (8004e5c <_printf_float+0x2e4>)
 8004c0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004c10:	bf94      	ite	ls
 8004c12:	4698      	movls	r8, r3
 8004c14:	4680      	movhi	r8, r0
 8004c16:	2303      	movs	r3, #3
 8004c18:	6123      	str	r3, [r4, #16]
 8004c1a:	9b05      	ldr	r3, [sp, #20]
 8004c1c:	f023 0204 	bic.w	r2, r3, #4
 8004c20:	6022      	str	r2, [r4, #0]
 8004c22:	f04f 0900 	mov.w	r9, #0
 8004c26:	9700      	str	r7, [sp, #0]
 8004c28:	4633      	mov	r3, r6
 8004c2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c2c:	4621      	mov	r1, r4
 8004c2e:	4628      	mov	r0, r5
 8004c30:	f000 f9d8 	bl	8004fe4 <_printf_common>
 8004c34:	3001      	adds	r0, #1
 8004c36:	f040 8090 	bne.w	8004d5a <_printf_float+0x1e2>
 8004c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c3e:	b00d      	add	sp, #52	; 0x34
 8004c40:	ecbd 8b02 	vpop	{d8}
 8004c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c48:	4642      	mov	r2, r8
 8004c4a:	464b      	mov	r3, r9
 8004c4c:	4640      	mov	r0, r8
 8004c4e:	4649      	mov	r1, r9
 8004c50:	f7fb ff6c 	bl	8000b2c <__aeabi_dcmpun>
 8004c54:	b140      	cbz	r0, 8004c68 <_printf_float+0xf0>
 8004c56:	464b      	mov	r3, r9
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bfbc      	itt	lt
 8004c5c:	232d      	movlt	r3, #45	; 0x2d
 8004c5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004c62:	487f      	ldr	r0, [pc, #508]	; (8004e60 <_printf_float+0x2e8>)
 8004c64:	4b7f      	ldr	r3, [pc, #508]	; (8004e64 <_printf_float+0x2ec>)
 8004c66:	e7d1      	b.n	8004c0c <_printf_float+0x94>
 8004c68:	6863      	ldr	r3, [r4, #4]
 8004c6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004c6e:	9206      	str	r2, [sp, #24]
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	d13f      	bne.n	8004cf4 <_printf_float+0x17c>
 8004c74:	2306      	movs	r3, #6
 8004c76:	6063      	str	r3, [r4, #4]
 8004c78:	9b05      	ldr	r3, [sp, #20]
 8004c7a:	6861      	ldr	r1, [r4, #4]
 8004c7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004c80:	2300      	movs	r3, #0
 8004c82:	9303      	str	r3, [sp, #12]
 8004c84:	ab0a      	add	r3, sp, #40	; 0x28
 8004c86:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004c8a:	ab09      	add	r3, sp, #36	; 0x24
 8004c8c:	ec49 8b10 	vmov	d0, r8, r9
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	6022      	str	r2, [r4, #0]
 8004c94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004c98:	4628      	mov	r0, r5
 8004c9a:	f7ff fecd 	bl	8004a38 <__cvt>
 8004c9e:	9b06      	ldr	r3, [sp, #24]
 8004ca0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ca2:	2b47      	cmp	r3, #71	; 0x47
 8004ca4:	4680      	mov	r8, r0
 8004ca6:	d108      	bne.n	8004cba <_printf_float+0x142>
 8004ca8:	1cc8      	adds	r0, r1, #3
 8004caa:	db02      	blt.n	8004cb2 <_printf_float+0x13a>
 8004cac:	6863      	ldr	r3, [r4, #4]
 8004cae:	4299      	cmp	r1, r3
 8004cb0:	dd41      	ble.n	8004d36 <_printf_float+0x1be>
 8004cb2:	f1ab 0b02 	sub.w	fp, fp, #2
 8004cb6:	fa5f fb8b 	uxtb.w	fp, fp
 8004cba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004cbe:	d820      	bhi.n	8004d02 <_printf_float+0x18a>
 8004cc0:	3901      	subs	r1, #1
 8004cc2:	465a      	mov	r2, fp
 8004cc4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004cc8:	9109      	str	r1, [sp, #36]	; 0x24
 8004cca:	f7ff ff17 	bl	8004afc <__exponent>
 8004cce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cd0:	1813      	adds	r3, r2, r0
 8004cd2:	2a01      	cmp	r2, #1
 8004cd4:	4681      	mov	r9, r0
 8004cd6:	6123      	str	r3, [r4, #16]
 8004cd8:	dc02      	bgt.n	8004ce0 <_printf_float+0x168>
 8004cda:	6822      	ldr	r2, [r4, #0]
 8004cdc:	07d2      	lsls	r2, r2, #31
 8004cde:	d501      	bpl.n	8004ce4 <_printf_float+0x16c>
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	6123      	str	r3, [r4, #16]
 8004ce4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d09c      	beq.n	8004c26 <_printf_float+0xae>
 8004cec:	232d      	movs	r3, #45	; 0x2d
 8004cee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cf2:	e798      	b.n	8004c26 <_printf_float+0xae>
 8004cf4:	9a06      	ldr	r2, [sp, #24]
 8004cf6:	2a47      	cmp	r2, #71	; 0x47
 8004cf8:	d1be      	bne.n	8004c78 <_printf_float+0x100>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1bc      	bne.n	8004c78 <_printf_float+0x100>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e7b9      	b.n	8004c76 <_printf_float+0xfe>
 8004d02:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004d06:	d118      	bne.n	8004d3a <_printf_float+0x1c2>
 8004d08:	2900      	cmp	r1, #0
 8004d0a:	6863      	ldr	r3, [r4, #4]
 8004d0c:	dd0b      	ble.n	8004d26 <_printf_float+0x1ae>
 8004d0e:	6121      	str	r1, [r4, #16]
 8004d10:	b913      	cbnz	r3, 8004d18 <_printf_float+0x1a0>
 8004d12:	6822      	ldr	r2, [r4, #0]
 8004d14:	07d0      	lsls	r0, r2, #31
 8004d16:	d502      	bpl.n	8004d1e <_printf_float+0x1a6>
 8004d18:	3301      	adds	r3, #1
 8004d1a:	440b      	add	r3, r1
 8004d1c:	6123      	str	r3, [r4, #16]
 8004d1e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004d20:	f04f 0900 	mov.w	r9, #0
 8004d24:	e7de      	b.n	8004ce4 <_printf_float+0x16c>
 8004d26:	b913      	cbnz	r3, 8004d2e <_printf_float+0x1b6>
 8004d28:	6822      	ldr	r2, [r4, #0]
 8004d2a:	07d2      	lsls	r2, r2, #31
 8004d2c:	d501      	bpl.n	8004d32 <_printf_float+0x1ba>
 8004d2e:	3302      	adds	r3, #2
 8004d30:	e7f4      	b.n	8004d1c <_printf_float+0x1a4>
 8004d32:	2301      	movs	r3, #1
 8004d34:	e7f2      	b.n	8004d1c <_printf_float+0x1a4>
 8004d36:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d3c:	4299      	cmp	r1, r3
 8004d3e:	db05      	blt.n	8004d4c <_printf_float+0x1d4>
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	6121      	str	r1, [r4, #16]
 8004d44:	07d8      	lsls	r0, r3, #31
 8004d46:	d5ea      	bpl.n	8004d1e <_printf_float+0x1a6>
 8004d48:	1c4b      	adds	r3, r1, #1
 8004d4a:	e7e7      	b.n	8004d1c <_printf_float+0x1a4>
 8004d4c:	2900      	cmp	r1, #0
 8004d4e:	bfd4      	ite	le
 8004d50:	f1c1 0202 	rsble	r2, r1, #2
 8004d54:	2201      	movgt	r2, #1
 8004d56:	4413      	add	r3, r2
 8004d58:	e7e0      	b.n	8004d1c <_printf_float+0x1a4>
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	055a      	lsls	r2, r3, #21
 8004d5e:	d407      	bmi.n	8004d70 <_printf_float+0x1f8>
 8004d60:	6923      	ldr	r3, [r4, #16]
 8004d62:	4642      	mov	r2, r8
 8004d64:	4631      	mov	r1, r6
 8004d66:	4628      	mov	r0, r5
 8004d68:	47b8      	blx	r7
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	d12c      	bne.n	8004dc8 <_printf_float+0x250>
 8004d6e:	e764      	b.n	8004c3a <_printf_float+0xc2>
 8004d70:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004d74:	f240 80e0 	bls.w	8004f38 <_printf_float+0x3c0>
 8004d78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f7fb fea2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d84:	2800      	cmp	r0, #0
 8004d86:	d034      	beq.n	8004df2 <_printf_float+0x27a>
 8004d88:	4a37      	ldr	r2, [pc, #220]	; (8004e68 <_printf_float+0x2f0>)
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	4631      	mov	r1, r6
 8004d8e:	4628      	mov	r0, r5
 8004d90:	47b8      	blx	r7
 8004d92:	3001      	adds	r0, #1
 8004d94:	f43f af51 	beq.w	8004c3a <_printf_float+0xc2>
 8004d98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	db02      	blt.n	8004da6 <_printf_float+0x22e>
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	07d8      	lsls	r0, r3, #31
 8004da4:	d510      	bpl.n	8004dc8 <_printf_float+0x250>
 8004da6:	ee18 3a10 	vmov	r3, s16
 8004daa:	4652      	mov	r2, sl
 8004dac:	4631      	mov	r1, r6
 8004dae:	4628      	mov	r0, r5
 8004db0:	47b8      	blx	r7
 8004db2:	3001      	adds	r0, #1
 8004db4:	f43f af41 	beq.w	8004c3a <_printf_float+0xc2>
 8004db8:	f04f 0800 	mov.w	r8, #0
 8004dbc:	f104 091a 	add.w	r9, r4, #26
 8004dc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	4543      	cmp	r3, r8
 8004dc6:	dc09      	bgt.n	8004ddc <_printf_float+0x264>
 8004dc8:	6823      	ldr	r3, [r4, #0]
 8004dca:	079b      	lsls	r3, r3, #30
 8004dcc:	f100 8105 	bmi.w	8004fda <_printf_float+0x462>
 8004dd0:	68e0      	ldr	r0, [r4, #12]
 8004dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dd4:	4298      	cmp	r0, r3
 8004dd6:	bfb8      	it	lt
 8004dd8:	4618      	movlt	r0, r3
 8004dda:	e730      	b.n	8004c3e <_printf_float+0xc6>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	464a      	mov	r2, r9
 8004de0:	4631      	mov	r1, r6
 8004de2:	4628      	mov	r0, r5
 8004de4:	47b8      	blx	r7
 8004de6:	3001      	adds	r0, #1
 8004de8:	f43f af27 	beq.w	8004c3a <_printf_float+0xc2>
 8004dec:	f108 0801 	add.w	r8, r8, #1
 8004df0:	e7e6      	b.n	8004dc0 <_printf_float+0x248>
 8004df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	dc39      	bgt.n	8004e6c <_printf_float+0x2f4>
 8004df8:	4a1b      	ldr	r2, [pc, #108]	; (8004e68 <_printf_float+0x2f0>)
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	4631      	mov	r1, r6
 8004dfe:	4628      	mov	r0, r5
 8004e00:	47b8      	blx	r7
 8004e02:	3001      	adds	r0, #1
 8004e04:	f43f af19 	beq.w	8004c3a <_printf_float+0xc2>
 8004e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	d102      	bne.n	8004e16 <_printf_float+0x29e>
 8004e10:	6823      	ldr	r3, [r4, #0]
 8004e12:	07d9      	lsls	r1, r3, #31
 8004e14:	d5d8      	bpl.n	8004dc8 <_printf_float+0x250>
 8004e16:	ee18 3a10 	vmov	r3, s16
 8004e1a:	4652      	mov	r2, sl
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b8      	blx	r7
 8004e22:	3001      	adds	r0, #1
 8004e24:	f43f af09 	beq.w	8004c3a <_printf_float+0xc2>
 8004e28:	f04f 0900 	mov.w	r9, #0
 8004e2c:	f104 0a1a 	add.w	sl, r4, #26
 8004e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e32:	425b      	negs	r3, r3
 8004e34:	454b      	cmp	r3, r9
 8004e36:	dc01      	bgt.n	8004e3c <_printf_float+0x2c4>
 8004e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e3a:	e792      	b.n	8004d62 <_printf_float+0x1ea>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	4652      	mov	r2, sl
 8004e40:	4631      	mov	r1, r6
 8004e42:	4628      	mov	r0, r5
 8004e44:	47b8      	blx	r7
 8004e46:	3001      	adds	r0, #1
 8004e48:	f43f aef7 	beq.w	8004c3a <_printf_float+0xc2>
 8004e4c:	f109 0901 	add.w	r9, r9, #1
 8004e50:	e7ee      	b.n	8004e30 <_printf_float+0x2b8>
 8004e52:	bf00      	nop
 8004e54:	7fefffff 	.word	0x7fefffff
 8004e58:	08009374 	.word	0x08009374
 8004e5c:	08009378 	.word	0x08009378
 8004e60:	08009380 	.word	0x08009380
 8004e64:	0800937c 	.word	0x0800937c
 8004e68:	08009384 	.word	0x08009384
 8004e6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e70:	429a      	cmp	r2, r3
 8004e72:	bfa8      	it	ge
 8004e74:	461a      	movge	r2, r3
 8004e76:	2a00      	cmp	r2, #0
 8004e78:	4691      	mov	r9, r2
 8004e7a:	dc37      	bgt.n	8004eec <_printf_float+0x374>
 8004e7c:	f04f 0b00 	mov.w	fp, #0
 8004e80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e84:	f104 021a 	add.w	r2, r4, #26
 8004e88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e8a:	9305      	str	r3, [sp, #20]
 8004e8c:	eba3 0309 	sub.w	r3, r3, r9
 8004e90:	455b      	cmp	r3, fp
 8004e92:	dc33      	bgt.n	8004efc <_printf_float+0x384>
 8004e94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	db3b      	blt.n	8004f14 <_printf_float+0x39c>
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	07da      	lsls	r2, r3, #31
 8004ea0:	d438      	bmi.n	8004f14 <_printf_float+0x39c>
 8004ea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ea4:	9b05      	ldr	r3, [sp, #20]
 8004ea6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	eba2 0901 	sub.w	r9, r2, r1
 8004eae:	4599      	cmp	r9, r3
 8004eb0:	bfa8      	it	ge
 8004eb2:	4699      	movge	r9, r3
 8004eb4:	f1b9 0f00 	cmp.w	r9, #0
 8004eb8:	dc35      	bgt.n	8004f26 <_printf_float+0x3ae>
 8004eba:	f04f 0800 	mov.w	r8, #0
 8004ebe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ec2:	f104 0a1a 	add.w	sl, r4, #26
 8004ec6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	eba3 0309 	sub.w	r3, r3, r9
 8004ed0:	4543      	cmp	r3, r8
 8004ed2:	f77f af79 	ble.w	8004dc8 <_printf_float+0x250>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	4652      	mov	r2, sl
 8004eda:	4631      	mov	r1, r6
 8004edc:	4628      	mov	r0, r5
 8004ede:	47b8      	blx	r7
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	f43f aeaa 	beq.w	8004c3a <_printf_float+0xc2>
 8004ee6:	f108 0801 	add.w	r8, r8, #1
 8004eea:	e7ec      	b.n	8004ec6 <_printf_float+0x34e>
 8004eec:	4613      	mov	r3, r2
 8004eee:	4631      	mov	r1, r6
 8004ef0:	4642      	mov	r2, r8
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	47b8      	blx	r7
 8004ef6:	3001      	adds	r0, #1
 8004ef8:	d1c0      	bne.n	8004e7c <_printf_float+0x304>
 8004efa:	e69e      	b.n	8004c3a <_printf_float+0xc2>
 8004efc:	2301      	movs	r3, #1
 8004efe:	4631      	mov	r1, r6
 8004f00:	4628      	mov	r0, r5
 8004f02:	9205      	str	r2, [sp, #20]
 8004f04:	47b8      	blx	r7
 8004f06:	3001      	adds	r0, #1
 8004f08:	f43f ae97 	beq.w	8004c3a <_printf_float+0xc2>
 8004f0c:	9a05      	ldr	r2, [sp, #20]
 8004f0e:	f10b 0b01 	add.w	fp, fp, #1
 8004f12:	e7b9      	b.n	8004e88 <_printf_float+0x310>
 8004f14:	ee18 3a10 	vmov	r3, s16
 8004f18:	4652      	mov	r2, sl
 8004f1a:	4631      	mov	r1, r6
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	47b8      	blx	r7
 8004f20:	3001      	adds	r0, #1
 8004f22:	d1be      	bne.n	8004ea2 <_printf_float+0x32a>
 8004f24:	e689      	b.n	8004c3a <_printf_float+0xc2>
 8004f26:	9a05      	ldr	r2, [sp, #20]
 8004f28:	464b      	mov	r3, r9
 8004f2a:	4442      	add	r2, r8
 8004f2c:	4631      	mov	r1, r6
 8004f2e:	4628      	mov	r0, r5
 8004f30:	47b8      	blx	r7
 8004f32:	3001      	adds	r0, #1
 8004f34:	d1c1      	bne.n	8004eba <_printf_float+0x342>
 8004f36:	e680      	b.n	8004c3a <_printf_float+0xc2>
 8004f38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f3a:	2a01      	cmp	r2, #1
 8004f3c:	dc01      	bgt.n	8004f42 <_printf_float+0x3ca>
 8004f3e:	07db      	lsls	r3, r3, #31
 8004f40:	d538      	bpl.n	8004fb4 <_printf_float+0x43c>
 8004f42:	2301      	movs	r3, #1
 8004f44:	4642      	mov	r2, r8
 8004f46:	4631      	mov	r1, r6
 8004f48:	4628      	mov	r0, r5
 8004f4a:	47b8      	blx	r7
 8004f4c:	3001      	adds	r0, #1
 8004f4e:	f43f ae74 	beq.w	8004c3a <_printf_float+0xc2>
 8004f52:	ee18 3a10 	vmov	r3, s16
 8004f56:	4652      	mov	r2, sl
 8004f58:	4631      	mov	r1, r6
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	47b8      	blx	r7
 8004f5e:	3001      	adds	r0, #1
 8004f60:	f43f ae6b 	beq.w	8004c3a <_printf_float+0xc2>
 8004f64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f7fb fdac 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f70:	b9d8      	cbnz	r0, 8004faa <_printf_float+0x432>
 8004f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f74:	f108 0201 	add.w	r2, r8, #1
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	4631      	mov	r1, r6
 8004f7c:	4628      	mov	r0, r5
 8004f7e:	47b8      	blx	r7
 8004f80:	3001      	adds	r0, #1
 8004f82:	d10e      	bne.n	8004fa2 <_printf_float+0x42a>
 8004f84:	e659      	b.n	8004c3a <_printf_float+0xc2>
 8004f86:	2301      	movs	r3, #1
 8004f88:	4652      	mov	r2, sl
 8004f8a:	4631      	mov	r1, r6
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	47b8      	blx	r7
 8004f90:	3001      	adds	r0, #1
 8004f92:	f43f ae52 	beq.w	8004c3a <_printf_float+0xc2>
 8004f96:	f108 0801 	add.w	r8, r8, #1
 8004f9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	4543      	cmp	r3, r8
 8004fa0:	dcf1      	bgt.n	8004f86 <_printf_float+0x40e>
 8004fa2:	464b      	mov	r3, r9
 8004fa4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004fa8:	e6dc      	b.n	8004d64 <_printf_float+0x1ec>
 8004faa:	f04f 0800 	mov.w	r8, #0
 8004fae:	f104 0a1a 	add.w	sl, r4, #26
 8004fb2:	e7f2      	b.n	8004f9a <_printf_float+0x422>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	4642      	mov	r2, r8
 8004fb8:	e7df      	b.n	8004f7a <_printf_float+0x402>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	464a      	mov	r2, r9
 8004fbe:	4631      	mov	r1, r6
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	47b8      	blx	r7
 8004fc4:	3001      	adds	r0, #1
 8004fc6:	f43f ae38 	beq.w	8004c3a <_printf_float+0xc2>
 8004fca:	f108 0801 	add.w	r8, r8, #1
 8004fce:	68e3      	ldr	r3, [r4, #12]
 8004fd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004fd2:	1a5b      	subs	r3, r3, r1
 8004fd4:	4543      	cmp	r3, r8
 8004fd6:	dcf0      	bgt.n	8004fba <_printf_float+0x442>
 8004fd8:	e6fa      	b.n	8004dd0 <_printf_float+0x258>
 8004fda:	f04f 0800 	mov.w	r8, #0
 8004fde:	f104 0919 	add.w	r9, r4, #25
 8004fe2:	e7f4      	b.n	8004fce <_printf_float+0x456>

08004fe4 <_printf_common>:
 8004fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe8:	4616      	mov	r6, r2
 8004fea:	4699      	mov	r9, r3
 8004fec:	688a      	ldr	r2, [r1, #8]
 8004fee:	690b      	ldr	r3, [r1, #16]
 8004ff0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	bfb8      	it	lt
 8004ff8:	4613      	movlt	r3, r2
 8004ffa:	6033      	str	r3, [r6, #0]
 8004ffc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005000:	4607      	mov	r7, r0
 8005002:	460c      	mov	r4, r1
 8005004:	b10a      	cbz	r2, 800500a <_printf_common+0x26>
 8005006:	3301      	adds	r3, #1
 8005008:	6033      	str	r3, [r6, #0]
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	0699      	lsls	r1, r3, #26
 800500e:	bf42      	ittt	mi
 8005010:	6833      	ldrmi	r3, [r6, #0]
 8005012:	3302      	addmi	r3, #2
 8005014:	6033      	strmi	r3, [r6, #0]
 8005016:	6825      	ldr	r5, [r4, #0]
 8005018:	f015 0506 	ands.w	r5, r5, #6
 800501c:	d106      	bne.n	800502c <_printf_common+0x48>
 800501e:	f104 0a19 	add.w	sl, r4, #25
 8005022:	68e3      	ldr	r3, [r4, #12]
 8005024:	6832      	ldr	r2, [r6, #0]
 8005026:	1a9b      	subs	r3, r3, r2
 8005028:	42ab      	cmp	r3, r5
 800502a:	dc26      	bgt.n	800507a <_printf_common+0x96>
 800502c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005030:	1e13      	subs	r3, r2, #0
 8005032:	6822      	ldr	r2, [r4, #0]
 8005034:	bf18      	it	ne
 8005036:	2301      	movne	r3, #1
 8005038:	0692      	lsls	r2, r2, #26
 800503a:	d42b      	bmi.n	8005094 <_printf_common+0xb0>
 800503c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005040:	4649      	mov	r1, r9
 8005042:	4638      	mov	r0, r7
 8005044:	47c0      	blx	r8
 8005046:	3001      	adds	r0, #1
 8005048:	d01e      	beq.n	8005088 <_printf_common+0xa4>
 800504a:	6823      	ldr	r3, [r4, #0]
 800504c:	68e5      	ldr	r5, [r4, #12]
 800504e:	6832      	ldr	r2, [r6, #0]
 8005050:	f003 0306 	and.w	r3, r3, #6
 8005054:	2b04      	cmp	r3, #4
 8005056:	bf08      	it	eq
 8005058:	1aad      	subeq	r5, r5, r2
 800505a:	68a3      	ldr	r3, [r4, #8]
 800505c:	6922      	ldr	r2, [r4, #16]
 800505e:	bf0c      	ite	eq
 8005060:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005064:	2500      	movne	r5, #0
 8005066:	4293      	cmp	r3, r2
 8005068:	bfc4      	itt	gt
 800506a:	1a9b      	subgt	r3, r3, r2
 800506c:	18ed      	addgt	r5, r5, r3
 800506e:	2600      	movs	r6, #0
 8005070:	341a      	adds	r4, #26
 8005072:	42b5      	cmp	r5, r6
 8005074:	d11a      	bne.n	80050ac <_printf_common+0xc8>
 8005076:	2000      	movs	r0, #0
 8005078:	e008      	b.n	800508c <_printf_common+0xa8>
 800507a:	2301      	movs	r3, #1
 800507c:	4652      	mov	r2, sl
 800507e:	4649      	mov	r1, r9
 8005080:	4638      	mov	r0, r7
 8005082:	47c0      	blx	r8
 8005084:	3001      	adds	r0, #1
 8005086:	d103      	bne.n	8005090 <_printf_common+0xac>
 8005088:	f04f 30ff 	mov.w	r0, #4294967295
 800508c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005090:	3501      	adds	r5, #1
 8005092:	e7c6      	b.n	8005022 <_printf_common+0x3e>
 8005094:	18e1      	adds	r1, r4, r3
 8005096:	1c5a      	adds	r2, r3, #1
 8005098:	2030      	movs	r0, #48	; 0x30
 800509a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800509e:	4422      	add	r2, r4
 80050a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050a8:	3302      	adds	r3, #2
 80050aa:	e7c7      	b.n	800503c <_printf_common+0x58>
 80050ac:	2301      	movs	r3, #1
 80050ae:	4622      	mov	r2, r4
 80050b0:	4649      	mov	r1, r9
 80050b2:	4638      	mov	r0, r7
 80050b4:	47c0      	blx	r8
 80050b6:	3001      	adds	r0, #1
 80050b8:	d0e6      	beq.n	8005088 <_printf_common+0xa4>
 80050ba:	3601      	adds	r6, #1
 80050bc:	e7d9      	b.n	8005072 <_printf_common+0x8e>
	...

080050c0 <_printf_i>:
 80050c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050c4:	460c      	mov	r4, r1
 80050c6:	4691      	mov	r9, r2
 80050c8:	7e27      	ldrb	r7, [r4, #24]
 80050ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 80050cc:	2f78      	cmp	r7, #120	; 0x78
 80050ce:	4680      	mov	r8, r0
 80050d0:	469a      	mov	sl, r3
 80050d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050d6:	d807      	bhi.n	80050e8 <_printf_i+0x28>
 80050d8:	2f62      	cmp	r7, #98	; 0x62
 80050da:	d80a      	bhi.n	80050f2 <_printf_i+0x32>
 80050dc:	2f00      	cmp	r7, #0
 80050de:	f000 80d8 	beq.w	8005292 <_printf_i+0x1d2>
 80050e2:	2f58      	cmp	r7, #88	; 0x58
 80050e4:	f000 80a3 	beq.w	800522e <_printf_i+0x16e>
 80050e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80050ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80050f0:	e03a      	b.n	8005168 <_printf_i+0xa8>
 80050f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80050f6:	2b15      	cmp	r3, #21
 80050f8:	d8f6      	bhi.n	80050e8 <_printf_i+0x28>
 80050fa:	a001      	add	r0, pc, #4	; (adr r0, 8005100 <_printf_i+0x40>)
 80050fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005100:	08005159 	.word	0x08005159
 8005104:	0800516d 	.word	0x0800516d
 8005108:	080050e9 	.word	0x080050e9
 800510c:	080050e9 	.word	0x080050e9
 8005110:	080050e9 	.word	0x080050e9
 8005114:	080050e9 	.word	0x080050e9
 8005118:	0800516d 	.word	0x0800516d
 800511c:	080050e9 	.word	0x080050e9
 8005120:	080050e9 	.word	0x080050e9
 8005124:	080050e9 	.word	0x080050e9
 8005128:	080050e9 	.word	0x080050e9
 800512c:	08005279 	.word	0x08005279
 8005130:	0800519d 	.word	0x0800519d
 8005134:	0800525b 	.word	0x0800525b
 8005138:	080050e9 	.word	0x080050e9
 800513c:	080050e9 	.word	0x080050e9
 8005140:	0800529b 	.word	0x0800529b
 8005144:	080050e9 	.word	0x080050e9
 8005148:	0800519d 	.word	0x0800519d
 800514c:	080050e9 	.word	0x080050e9
 8005150:	080050e9 	.word	0x080050e9
 8005154:	08005263 	.word	0x08005263
 8005158:	680b      	ldr	r3, [r1, #0]
 800515a:	1d1a      	adds	r2, r3, #4
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	600a      	str	r2, [r1, #0]
 8005160:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005164:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005168:	2301      	movs	r3, #1
 800516a:	e0a3      	b.n	80052b4 <_printf_i+0x1f4>
 800516c:	6825      	ldr	r5, [r4, #0]
 800516e:	6808      	ldr	r0, [r1, #0]
 8005170:	062e      	lsls	r6, r5, #24
 8005172:	f100 0304 	add.w	r3, r0, #4
 8005176:	d50a      	bpl.n	800518e <_printf_i+0xce>
 8005178:	6805      	ldr	r5, [r0, #0]
 800517a:	600b      	str	r3, [r1, #0]
 800517c:	2d00      	cmp	r5, #0
 800517e:	da03      	bge.n	8005188 <_printf_i+0xc8>
 8005180:	232d      	movs	r3, #45	; 0x2d
 8005182:	426d      	negs	r5, r5
 8005184:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005188:	485e      	ldr	r0, [pc, #376]	; (8005304 <_printf_i+0x244>)
 800518a:	230a      	movs	r3, #10
 800518c:	e019      	b.n	80051c2 <_printf_i+0x102>
 800518e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005192:	6805      	ldr	r5, [r0, #0]
 8005194:	600b      	str	r3, [r1, #0]
 8005196:	bf18      	it	ne
 8005198:	b22d      	sxthne	r5, r5
 800519a:	e7ef      	b.n	800517c <_printf_i+0xbc>
 800519c:	680b      	ldr	r3, [r1, #0]
 800519e:	6825      	ldr	r5, [r4, #0]
 80051a0:	1d18      	adds	r0, r3, #4
 80051a2:	6008      	str	r0, [r1, #0]
 80051a4:	0628      	lsls	r0, r5, #24
 80051a6:	d501      	bpl.n	80051ac <_printf_i+0xec>
 80051a8:	681d      	ldr	r5, [r3, #0]
 80051aa:	e002      	b.n	80051b2 <_printf_i+0xf2>
 80051ac:	0669      	lsls	r1, r5, #25
 80051ae:	d5fb      	bpl.n	80051a8 <_printf_i+0xe8>
 80051b0:	881d      	ldrh	r5, [r3, #0]
 80051b2:	4854      	ldr	r0, [pc, #336]	; (8005304 <_printf_i+0x244>)
 80051b4:	2f6f      	cmp	r7, #111	; 0x6f
 80051b6:	bf0c      	ite	eq
 80051b8:	2308      	moveq	r3, #8
 80051ba:	230a      	movne	r3, #10
 80051bc:	2100      	movs	r1, #0
 80051be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80051c2:	6866      	ldr	r6, [r4, #4]
 80051c4:	60a6      	str	r6, [r4, #8]
 80051c6:	2e00      	cmp	r6, #0
 80051c8:	bfa2      	ittt	ge
 80051ca:	6821      	ldrge	r1, [r4, #0]
 80051cc:	f021 0104 	bicge.w	r1, r1, #4
 80051d0:	6021      	strge	r1, [r4, #0]
 80051d2:	b90d      	cbnz	r5, 80051d8 <_printf_i+0x118>
 80051d4:	2e00      	cmp	r6, #0
 80051d6:	d04d      	beq.n	8005274 <_printf_i+0x1b4>
 80051d8:	4616      	mov	r6, r2
 80051da:	fbb5 f1f3 	udiv	r1, r5, r3
 80051de:	fb03 5711 	mls	r7, r3, r1, r5
 80051e2:	5dc7      	ldrb	r7, [r0, r7]
 80051e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051e8:	462f      	mov	r7, r5
 80051ea:	42bb      	cmp	r3, r7
 80051ec:	460d      	mov	r5, r1
 80051ee:	d9f4      	bls.n	80051da <_printf_i+0x11a>
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d10b      	bne.n	800520c <_printf_i+0x14c>
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	07df      	lsls	r7, r3, #31
 80051f8:	d508      	bpl.n	800520c <_printf_i+0x14c>
 80051fa:	6923      	ldr	r3, [r4, #16]
 80051fc:	6861      	ldr	r1, [r4, #4]
 80051fe:	4299      	cmp	r1, r3
 8005200:	bfde      	ittt	le
 8005202:	2330      	movle	r3, #48	; 0x30
 8005204:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005208:	f106 36ff 	addle.w	r6, r6, #4294967295
 800520c:	1b92      	subs	r2, r2, r6
 800520e:	6122      	str	r2, [r4, #16]
 8005210:	f8cd a000 	str.w	sl, [sp]
 8005214:	464b      	mov	r3, r9
 8005216:	aa03      	add	r2, sp, #12
 8005218:	4621      	mov	r1, r4
 800521a:	4640      	mov	r0, r8
 800521c:	f7ff fee2 	bl	8004fe4 <_printf_common>
 8005220:	3001      	adds	r0, #1
 8005222:	d14c      	bne.n	80052be <_printf_i+0x1fe>
 8005224:	f04f 30ff 	mov.w	r0, #4294967295
 8005228:	b004      	add	sp, #16
 800522a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522e:	4835      	ldr	r0, [pc, #212]	; (8005304 <_printf_i+0x244>)
 8005230:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005234:	6823      	ldr	r3, [r4, #0]
 8005236:	680e      	ldr	r6, [r1, #0]
 8005238:	061f      	lsls	r7, r3, #24
 800523a:	f856 5b04 	ldr.w	r5, [r6], #4
 800523e:	600e      	str	r6, [r1, #0]
 8005240:	d514      	bpl.n	800526c <_printf_i+0x1ac>
 8005242:	07d9      	lsls	r1, r3, #31
 8005244:	bf44      	itt	mi
 8005246:	f043 0320 	orrmi.w	r3, r3, #32
 800524a:	6023      	strmi	r3, [r4, #0]
 800524c:	b91d      	cbnz	r5, 8005256 <_printf_i+0x196>
 800524e:	6823      	ldr	r3, [r4, #0]
 8005250:	f023 0320 	bic.w	r3, r3, #32
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	2310      	movs	r3, #16
 8005258:	e7b0      	b.n	80051bc <_printf_i+0xfc>
 800525a:	6823      	ldr	r3, [r4, #0]
 800525c:	f043 0320 	orr.w	r3, r3, #32
 8005260:	6023      	str	r3, [r4, #0]
 8005262:	2378      	movs	r3, #120	; 0x78
 8005264:	4828      	ldr	r0, [pc, #160]	; (8005308 <_printf_i+0x248>)
 8005266:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800526a:	e7e3      	b.n	8005234 <_printf_i+0x174>
 800526c:	065e      	lsls	r6, r3, #25
 800526e:	bf48      	it	mi
 8005270:	b2ad      	uxthmi	r5, r5
 8005272:	e7e6      	b.n	8005242 <_printf_i+0x182>
 8005274:	4616      	mov	r6, r2
 8005276:	e7bb      	b.n	80051f0 <_printf_i+0x130>
 8005278:	680b      	ldr	r3, [r1, #0]
 800527a:	6826      	ldr	r6, [r4, #0]
 800527c:	6960      	ldr	r0, [r4, #20]
 800527e:	1d1d      	adds	r5, r3, #4
 8005280:	600d      	str	r5, [r1, #0]
 8005282:	0635      	lsls	r5, r6, #24
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	d501      	bpl.n	800528c <_printf_i+0x1cc>
 8005288:	6018      	str	r0, [r3, #0]
 800528a:	e002      	b.n	8005292 <_printf_i+0x1d2>
 800528c:	0671      	lsls	r1, r6, #25
 800528e:	d5fb      	bpl.n	8005288 <_printf_i+0x1c8>
 8005290:	8018      	strh	r0, [r3, #0]
 8005292:	2300      	movs	r3, #0
 8005294:	6123      	str	r3, [r4, #16]
 8005296:	4616      	mov	r6, r2
 8005298:	e7ba      	b.n	8005210 <_printf_i+0x150>
 800529a:	680b      	ldr	r3, [r1, #0]
 800529c:	1d1a      	adds	r2, r3, #4
 800529e:	600a      	str	r2, [r1, #0]
 80052a0:	681e      	ldr	r6, [r3, #0]
 80052a2:	6862      	ldr	r2, [r4, #4]
 80052a4:	2100      	movs	r1, #0
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7fa ff9a 	bl	80001e0 <memchr>
 80052ac:	b108      	cbz	r0, 80052b2 <_printf_i+0x1f2>
 80052ae:	1b80      	subs	r0, r0, r6
 80052b0:	6060      	str	r0, [r4, #4]
 80052b2:	6863      	ldr	r3, [r4, #4]
 80052b4:	6123      	str	r3, [r4, #16]
 80052b6:	2300      	movs	r3, #0
 80052b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052bc:	e7a8      	b.n	8005210 <_printf_i+0x150>
 80052be:	6923      	ldr	r3, [r4, #16]
 80052c0:	4632      	mov	r2, r6
 80052c2:	4649      	mov	r1, r9
 80052c4:	4640      	mov	r0, r8
 80052c6:	47d0      	blx	sl
 80052c8:	3001      	adds	r0, #1
 80052ca:	d0ab      	beq.n	8005224 <_printf_i+0x164>
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	079b      	lsls	r3, r3, #30
 80052d0:	d413      	bmi.n	80052fa <_printf_i+0x23a>
 80052d2:	68e0      	ldr	r0, [r4, #12]
 80052d4:	9b03      	ldr	r3, [sp, #12]
 80052d6:	4298      	cmp	r0, r3
 80052d8:	bfb8      	it	lt
 80052da:	4618      	movlt	r0, r3
 80052dc:	e7a4      	b.n	8005228 <_printf_i+0x168>
 80052de:	2301      	movs	r3, #1
 80052e0:	4632      	mov	r2, r6
 80052e2:	4649      	mov	r1, r9
 80052e4:	4640      	mov	r0, r8
 80052e6:	47d0      	blx	sl
 80052e8:	3001      	adds	r0, #1
 80052ea:	d09b      	beq.n	8005224 <_printf_i+0x164>
 80052ec:	3501      	adds	r5, #1
 80052ee:	68e3      	ldr	r3, [r4, #12]
 80052f0:	9903      	ldr	r1, [sp, #12]
 80052f2:	1a5b      	subs	r3, r3, r1
 80052f4:	42ab      	cmp	r3, r5
 80052f6:	dcf2      	bgt.n	80052de <_printf_i+0x21e>
 80052f8:	e7eb      	b.n	80052d2 <_printf_i+0x212>
 80052fa:	2500      	movs	r5, #0
 80052fc:	f104 0619 	add.w	r6, r4, #25
 8005300:	e7f5      	b.n	80052ee <_printf_i+0x22e>
 8005302:	bf00      	nop
 8005304:	08009386 	.word	0x08009386
 8005308:	08009397 	.word	0x08009397

0800530c <_scanf_float>:
 800530c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005310:	b087      	sub	sp, #28
 8005312:	4617      	mov	r7, r2
 8005314:	9303      	str	r3, [sp, #12]
 8005316:	688b      	ldr	r3, [r1, #8]
 8005318:	1e5a      	subs	r2, r3, #1
 800531a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800531e:	bf83      	ittte	hi
 8005320:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005324:	195b      	addhi	r3, r3, r5
 8005326:	9302      	strhi	r3, [sp, #8]
 8005328:	2300      	movls	r3, #0
 800532a:	bf86      	itte	hi
 800532c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005330:	608b      	strhi	r3, [r1, #8]
 8005332:	9302      	strls	r3, [sp, #8]
 8005334:	680b      	ldr	r3, [r1, #0]
 8005336:	468b      	mov	fp, r1
 8005338:	2500      	movs	r5, #0
 800533a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800533e:	f84b 3b1c 	str.w	r3, [fp], #28
 8005342:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005346:	4680      	mov	r8, r0
 8005348:	460c      	mov	r4, r1
 800534a:	465e      	mov	r6, fp
 800534c:	46aa      	mov	sl, r5
 800534e:	46a9      	mov	r9, r5
 8005350:	9501      	str	r5, [sp, #4]
 8005352:	68a2      	ldr	r2, [r4, #8]
 8005354:	b152      	cbz	r2, 800536c <_scanf_float+0x60>
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	2b4e      	cmp	r3, #78	; 0x4e
 800535c:	d864      	bhi.n	8005428 <_scanf_float+0x11c>
 800535e:	2b40      	cmp	r3, #64	; 0x40
 8005360:	d83c      	bhi.n	80053dc <_scanf_float+0xd0>
 8005362:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005366:	b2c8      	uxtb	r0, r1
 8005368:	280e      	cmp	r0, #14
 800536a:	d93a      	bls.n	80053e2 <_scanf_float+0xd6>
 800536c:	f1b9 0f00 	cmp.w	r9, #0
 8005370:	d003      	beq.n	800537a <_scanf_float+0x6e>
 8005372:	6823      	ldr	r3, [r4, #0]
 8005374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005378:	6023      	str	r3, [r4, #0]
 800537a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800537e:	f1ba 0f01 	cmp.w	sl, #1
 8005382:	f200 8113 	bhi.w	80055ac <_scanf_float+0x2a0>
 8005386:	455e      	cmp	r6, fp
 8005388:	f200 8105 	bhi.w	8005596 <_scanf_float+0x28a>
 800538c:	2501      	movs	r5, #1
 800538e:	4628      	mov	r0, r5
 8005390:	b007      	add	sp, #28
 8005392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005396:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800539a:	2a0d      	cmp	r2, #13
 800539c:	d8e6      	bhi.n	800536c <_scanf_float+0x60>
 800539e:	a101      	add	r1, pc, #4	; (adr r1, 80053a4 <_scanf_float+0x98>)
 80053a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80053a4:	080054e3 	.word	0x080054e3
 80053a8:	0800536d 	.word	0x0800536d
 80053ac:	0800536d 	.word	0x0800536d
 80053b0:	0800536d 	.word	0x0800536d
 80053b4:	08005543 	.word	0x08005543
 80053b8:	0800551b 	.word	0x0800551b
 80053bc:	0800536d 	.word	0x0800536d
 80053c0:	0800536d 	.word	0x0800536d
 80053c4:	080054f1 	.word	0x080054f1
 80053c8:	0800536d 	.word	0x0800536d
 80053cc:	0800536d 	.word	0x0800536d
 80053d0:	0800536d 	.word	0x0800536d
 80053d4:	0800536d 	.word	0x0800536d
 80053d8:	080054a9 	.word	0x080054a9
 80053dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80053e0:	e7db      	b.n	800539a <_scanf_float+0x8e>
 80053e2:	290e      	cmp	r1, #14
 80053e4:	d8c2      	bhi.n	800536c <_scanf_float+0x60>
 80053e6:	a001      	add	r0, pc, #4	; (adr r0, 80053ec <_scanf_float+0xe0>)
 80053e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80053ec:	0800549b 	.word	0x0800549b
 80053f0:	0800536d 	.word	0x0800536d
 80053f4:	0800549b 	.word	0x0800549b
 80053f8:	0800552f 	.word	0x0800552f
 80053fc:	0800536d 	.word	0x0800536d
 8005400:	08005449 	.word	0x08005449
 8005404:	08005485 	.word	0x08005485
 8005408:	08005485 	.word	0x08005485
 800540c:	08005485 	.word	0x08005485
 8005410:	08005485 	.word	0x08005485
 8005414:	08005485 	.word	0x08005485
 8005418:	08005485 	.word	0x08005485
 800541c:	08005485 	.word	0x08005485
 8005420:	08005485 	.word	0x08005485
 8005424:	08005485 	.word	0x08005485
 8005428:	2b6e      	cmp	r3, #110	; 0x6e
 800542a:	d809      	bhi.n	8005440 <_scanf_float+0x134>
 800542c:	2b60      	cmp	r3, #96	; 0x60
 800542e:	d8b2      	bhi.n	8005396 <_scanf_float+0x8a>
 8005430:	2b54      	cmp	r3, #84	; 0x54
 8005432:	d077      	beq.n	8005524 <_scanf_float+0x218>
 8005434:	2b59      	cmp	r3, #89	; 0x59
 8005436:	d199      	bne.n	800536c <_scanf_float+0x60>
 8005438:	2d07      	cmp	r5, #7
 800543a:	d197      	bne.n	800536c <_scanf_float+0x60>
 800543c:	2508      	movs	r5, #8
 800543e:	e029      	b.n	8005494 <_scanf_float+0x188>
 8005440:	2b74      	cmp	r3, #116	; 0x74
 8005442:	d06f      	beq.n	8005524 <_scanf_float+0x218>
 8005444:	2b79      	cmp	r3, #121	; 0x79
 8005446:	e7f6      	b.n	8005436 <_scanf_float+0x12a>
 8005448:	6821      	ldr	r1, [r4, #0]
 800544a:	05c8      	lsls	r0, r1, #23
 800544c:	d51a      	bpl.n	8005484 <_scanf_float+0x178>
 800544e:	9b02      	ldr	r3, [sp, #8]
 8005450:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005454:	6021      	str	r1, [r4, #0]
 8005456:	f109 0901 	add.w	r9, r9, #1
 800545a:	b11b      	cbz	r3, 8005464 <_scanf_float+0x158>
 800545c:	3b01      	subs	r3, #1
 800545e:	3201      	adds	r2, #1
 8005460:	9302      	str	r3, [sp, #8]
 8005462:	60a2      	str	r2, [r4, #8]
 8005464:	68a3      	ldr	r3, [r4, #8]
 8005466:	3b01      	subs	r3, #1
 8005468:	60a3      	str	r3, [r4, #8]
 800546a:	6923      	ldr	r3, [r4, #16]
 800546c:	3301      	adds	r3, #1
 800546e:	6123      	str	r3, [r4, #16]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	3b01      	subs	r3, #1
 8005474:	2b00      	cmp	r3, #0
 8005476:	607b      	str	r3, [r7, #4]
 8005478:	f340 8084 	ble.w	8005584 <_scanf_float+0x278>
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	3301      	adds	r3, #1
 8005480:	603b      	str	r3, [r7, #0]
 8005482:	e766      	b.n	8005352 <_scanf_float+0x46>
 8005484:	eb1a 0f05 	cmn.w	sl, r5
 8005488:	f47f af70 	bne.w	800536c <_scanf_float+0x60>
 800548c:	6822      	ldr	r2, [r4, #0]
 800548e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005492:	6022      	str	r2, [r4, #0]
 8005494:	f806 3b01 	strb.w	r3, [r6], #1
 8005498:	e7e4      	b.n	8005464 <_scanf_float+0x158>
 800549a:	6822      	ldr	r2, [r4, #0]
 800549c:	0610      	lsls	r0, r2, #24
 800549e:	f57f af65 	bpl.w	800536c <_scanf_float+0x60>
 80054a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054a6:	e7f4      	b.n	8005492 <_scanf_float+0x186>
 80054a8:	f1ba 0f00 	cmp.w	sl, #0
 80054ac:	d10e      	bne.n	80054cc <_scanf_float+0x1c0>
 80054ae:	f1b9 0f00 	cmp.w	r9, #0
 80054b2:	d10e      	bne.n	80054d2 <_scanf_float+0x1c6>
 80054b4:	6822      	ldr	r2, [r4, #0]
 80054b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80054ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80054be:	d108      	bne.n	80054d2 <_scanf_float+0x1c6>
 80054c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80054c4:	6022      	str	r2, [r4, #0]
 80054c6:	f04f 0a01 	mov.w	sl, #1
 80054ca:	e7e3      	b.n	8005494 <_scanf_float+0x188>
 80054cc:	f1ba 0f02 	cmp.w	sl, #2
 80054d0:	d055      	beq.n	800557e <_scanf_float+0x272>
 80054d2:	2d01      	cmp	r5, #1
 80054d4:	d002      	beq.n	80054dc <_scanf_float+0x1d0>
 80054d6:	2d04      	cmp	r5, #4
 80054d8:	f47f af48 	bne.w	800536c <_scanf_float+0x60>
 80054dc:	3501      	adds	r5, #1
 80054de:	b2ed      	uxtb	r5, r5
 80054e0:	e7d8      	b.n	8005494 <_scanf_float+0x188>
 80054e2:	f1ba 0f01 	cmp.w	sl, #1
 80054e6:	f47f af41 	bne.w	800536c <_scanf_float+0x60>
 80054ea:	f04f 0a02 	mov.w	sl, #2
 80054ee:	e7d1      	b.n	8005494 <_scanf_float+0x188>
 80054f0:	b97d      	cbnz	r5, 8005512 <_scanf_float+0x206>
 80054f2:	f1b9 0f00 	cmp.w	r9, #0
 80054f6:	f47f af3c 	bne.w	8005372 <_scanf_float+0x66>
 80054fa:	6822      	ldr	r2, [r4, #0]
 80054fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005500:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005504:	f47f af39 	bne.w	800537a <_scanf_float+0x6e>
 8005508:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800550c:	6022      	str	r2, [r4, #0]
 800550e:	2501      	movs	r5, #1
 8005510:	e7c0      	b.n	8005494 <_scanf_float+0x188>
 8005512:	2d03      	cmp	r5, #3
 8005514:	d0e2      	beq.n	80054dc <_scanf_float+0x1d0>
 8005516:	2d05      	cmp	r5, #5
 8005518:	e7de      	b.n	80054d8 <_scanf_float+0x1cc>
 800551a:	2d02      	cmp	r5, #2
 800551c:	f47f af26 	bne.w	800536c <_scanf_float+0x60>
 8005520:	2503      	movs	r5, #3
 8005522:	e7b7      	b.n	8005494 <_scanf_float+0x188>
 8005524:	2d06      	cmp	r5, #6
 8005526:	f47f af21 	bne.w	800536c <_scanf_float+0x60>
 800552a:	2507      	movs	r5, #7
 800552c:	e7b2      	b.n	8005494 <_scanf_float+0x188>
 800552e:	6822      	ldr	r2, [r4, #0]
 8005530:	0591      	lsls	r1, r2, #22
 8005532:	f57f af1b 	bpl.w	800536c <_scanf_float+0x60>
 8005536:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800553a:	6022      	str	r2, [r4, #0]
 800553c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005540:	e7a8      	b.n	8005494 <_scanf_float+0x188>
 8005542:	6822      	ldr	r2, [r4, #0]
 8005544:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005548:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800554c:	d006      	beq.n	800555c <_scanf_float+0x250>
 800554e:	0550      	lsls	r0, r2, #21
 8005550:	f57f af0c 	bpl.w	800536c <_scanf_float+0x60>
 8005554:	f1b9 0f00 	cmp.w	r9, #0
 8005558:	f43f af0f 	beq.w	800537a <_scanf_float+0x6e>
 800555c:	0591      	lsls	r1, r2, #22
 800555e:	bf58      	it	pl
 8005560:	9901      	ldrpl	r1, [sp, #4]
 8005562:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005566:	bf58      	it	pl
 8005568:	eba9 0101 	subpl.w	r1, r9, r1
 800556c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005570:	bf58      	it	pl
 8005572:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005576:	6022      	str	r2, [r4, #0]
 8005578:	f04f 0900 	mov.w	r9, #0
 800557c:	e78a      	b.n	8005494 <_scanf_float+0x188>
 800557e:	f04f 0a03 	mov.w	sl, #3
 8005582:	e787      	b.n	8005494 <_scanf_float+0x188>
 8005584:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005588:	4639      	mov	r1, r7
 800558a:	4640      	mov	r0, r8
 800558c:	4798      	blx	r3
 800558e:	2800      	cmp	r0, #0
 8005590:	f43f aedf 	beq.w	8005352 <_scanf_float+0x46>
 8005594:	e6ea      	b.n	800536c <_scanf_float+0x60>
 8005596:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800559a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800559e:	463a      	mov	r2, r7
 80055a0:	4640      	mov	r0, r8
 80055a2:	4798      	blx	r3
 80055a4:	6923      	ldr	r3, [r4, #16]
 80055a6:	3b01      	subs	r3, #1
 80055a8:	6123      	str	r3, [r4, #16]
 80055aa:	e6ec      	b.n	8005386 <_scanf_float+0x7a>
 80055ac:	1e6b      	subs	r3, r5, #1
 80055ae:	2b06      	cmp	r3, #6
 80055b0:	d825      	bhi.n	80055fe <_scanf_float+0x2f2>
 80055b2:	2d02      	cmp	r5, #2
 80055b4:	d836      	bhi.n	8005624 <_scanf_float+0x318>
 80055b6:	455e      	cmp	r6, fp
 80055b8:	f67f aee8 	bls.w	800538c <_scanf_float+0x80>
 80055bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80055c4:	463a      	mov	r2, r7
 80055c6:	4640      	mov	r0, r8
 80055c8:	4798      	blx	r3
 80055ca:	6923      	ldr	r3, [r4, #16]
 80055cc:	3b01      	subs	r3, #1
 80055ce:	6123      	str	r3, [r4, #16]
 80055d0:	e7f1      	b.n	80055b6 <_scanf_float+0x2aa>
 80055d2:	9802      	ldr	r0, [sp, #8]
 80055d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80055dc:	9002      	str	r0, [sp, #8]
 80055de:	463a      	mov	r2, r7
 80055e0:	4640      	mov	r0, r8
 80055e2:	4798      	blx	r3
 80055e4:	6923      	ldr	r3, [r4, #16]
 80055e6:	3b01      	subs	r3, #1
 80055e8:	6123      	str	r3, [r4, #16]
 80055ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055ee:	fa5f fa8a 	uxtb.w	sl, sl
 80055f2:	f1ba 0f02 	cmp.w	sl, #2
 80055f6:	d1ec      	bne.n	80055d2 <_scanf_float+0x2c6>
 80055f8:	3d03      	subs	r5, #3
 80055fa:	b2ed      	uxtb	r5, r5
 80055fc:	1b76      	subs	r6, r6, r5
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	05da      	lsls	r2, r3, #23
 8005602:	d52f      	bpl.n	8005664 <_scanf_float+0x358>
 8005604:	055b      	lsls	r3, r3, #21
 8005606:	d510      	bpl.n	800562a <_scanf_float+0x31e>
 8005608:	455e      	cmp	r6, fp
 800560a:	f67f aebf 	bls.w	800538c <_scanf_float+0x80>
 800560e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005612:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005616:	463a      	mov	r2, r7
 8005618:	4640      	mov	r0, r8
 800561a:	4798      	blx	r3
 800561c:	6923      	ldr	r3, [r4, #16]
 800561e:	3b01      	subs	r3, #1
 8005620:	6123      	str	r3, [r4, #16]
 8005622:	e7f1      	b.n	8005608 <_scanf_float+0x2fc>
 8005624:	46aa      	mov	sl, r5
 8005626:	9602      	str	r6, [sp, #8]
 8005628:	e7df      	b.n	80055ea <_scanf_float+0x2de>
 800562a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800562e:	6923      	ldr	r3, [r4, #16]
 8005630:	2965      	cmp	r1, #101	; 0x65
 8005632:	f103 33ff 	add.w	r3, r3, #4294967295
 8005636:	f106 35ff 	add.w	r5, r6, #4294967295
 800563a:	6123      	str	r3, [r4, #16]
 800563c:	d00c      	beq.n	8005658 <_scanf_float+0x34c>
 800563e:	2945      	cmp	r1, #69	; 0x45
 8005640:	d00a      	beq.n	8005658 <_scanf_float+0x34c>
 8005642:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005646:	463a      	mov	r2, r7
 8005648:	4640      	mov	r0, r8
 800564a:	4798      	blx	r3
 800564c:	6923      	ldr	r3, [r4, #16]
 800564e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005652:	3b01      	subs	r3, #1
 8005654:	1eb5      	subs	r5, r6, #2
 8005656:	6123      	str	r3, [r4, #16]
 8005658:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800565c:	463a      	mov	r2, r7
 800565e:	4640      	mov	r0, r8
 8005660:	4798      	blx	r3
 8005662:	462e      	mov	r6, r5
 8005664:	6825      	ldr	r5, [r4, #0]
 8005666:	f015 0510 	ands.w	r5, r5, #16
 800566a:	d158      	bne.n	800571e <_scanf_float+0x412>
 800566c:	7035      	strb	r5, [r6, #0]
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005678:	d11c      	bne.n	80056b4 <_scanf_float+0x3a8>
 800567a:	9b01      	ldr	r3, [sp, #4]
 800567c:	454b      	cmp	r3, r9
 800567e:	eba3 0209 	sub.w	r2, r3, r9
 8005682:	d124      	bne.n	80056ce <_scanf_float+0x3c2>
 8005684:	2200      	movs	r2, #0
 8005686:	4659      	mov	r1, fp
 8005688:	4640      	mov	r0, r8
 800568a:	f000 feb3 	bl	80063f4 <_strtod_r>
 800568e:	9b03      	ldr	r3, [sp, #12]
 8005690:	6821      	ldr	r1, [r4, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f011 0f02 	tst.w	r1, #2
 8005698:	ec57 6b10 	vmov	r6, r7, d0
 800569c:	f103 0204 	add.w	r2, r3, #4
 80056a0:	d020      	beq.n	80056e4 <_scanf_float+0x3d8>
 80056a2:	9903      	ldr	r1, [sp, #12]
 80056a4:	600a      	str	r2, [r1, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	e9c3 6700 	strd	r6, r7, [r3]
 80056ac:	68e3      	ldr	r3, [r4, #12]
 80056ae:	3301      	adds	r3, #1
 80056b0:	60e3      	str	r3, [r4, #12]
 80056b2:	e66c      	b.n	800538e <_scanf_float+0x82>
 80056b4:	9b04      	ldr	r3, [sp, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0e4      	beq.n	8005684 <_scanf_float+0x378>
 80056ba:	9905      	ldr	r1, [sp, #20]
 80056bc:	230a      	movs	r3, #10
 80056be:	462a      	mov	r2, r5
 80056c0:	3101      	adds	r1, #1
 80056c2:	4640      	mov	r0, r8
 80056c4:	f000 ff20 	bl	8006508 <_strtol_r>
 80056c8:	9b04      	ldr	r3, [sp, #16]
 80056ca:	9e05      	ldr	r6, [sp, #20]
 80056cc:	1ac2      	subs	r2, r0, r3
 80056ce:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80056d2:	429e      	cmp	r6, r3
 80056d4:	bf28      	it	cs
 80056d6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80056da:	4912      	ldr	r1, [pc, #72]	; (8005724 <_scanf_float+0x418>)
 80056dc:	4630      	mov	r0, r6
 80056de:	f000 f843 	bl	8005768 <siprintf>
 80056e2:	e7cf      	b.n	8005684 <_scanf_float+0x378>
 80056e4:	f011 0f04 	tst.w	r1, #4
 80056e8:	9903      	ldr	r1, [sp, #12]
 80056ea:	600a      	str	r2, [r1, #0]
 80056ec:	d1db      	bne.n	80056a6 <_scanf_float+0x39a>
 80056ee:	f8d3 8000 	ldr.w	r8, [r3]
 80056f2:	ee10 2a10 	vmov	r2, s0
 80056f6:	ee10 0a10 	vmov	r0, s0
 80056fa:	463b      	mov	r3, r7
 80056fc:	4639      	mov	r1, r7
 80056fe:	f7fb fa15 	bl	8000b2c <__aeabi_dcmpun>
 8005702:	b128      	cbz	r0, 8005710 <_scanf_float+0x404>
 8005704:	4808      	ldr	r0, [pc, #32]	; (8005728 <_scanf_float+0x41c>)
 8005706:	f000 f829 	bl	800575c <nanf>
 800570a:	ed88 0a00 	vstr	s0, [r8]
 800570e:	e7cd      	b.n	80056ac <_scanf_float+0x3a0>
 8005710:	4630      	mov	r0, r6
 8005712:	4639      	mov	r1, r7
 8005714:	f7fb fa68 	bl	8000be8 <__aeabi_d2f>
 8005718:	f8c8 0000 	str.w	r0, [r8]
 800571c:	e7c6      	b.n	80056ac <_scanf_float+0x3a0>
 800571e:	2500      	movs	r5, #0
 8005720:	e635      	b.n	800538e <_scanf_float+0x82>
 8005722:	bf00      	nop
 8005724:	080093a8 	.word	0x080093a8
 8005728:	08009820 	.word	0x08009820

0800572c <iprintf>:
 800572c:	b40f      	push	{r0, r1, r2, r3}
 800572e:	4b0a      	ldr	r3, [pc, #40]	; (8005758 <iprintf+0x2c>)
 8005730:	b513      	push	{r0, r1, r4, lr}
 8005732:	681c      	ldr	r4, [r3, #0]
 8005734:	b124      	cbz	r4, 8005740 <iprintf+0x14>
 8005736:	69a3      	ldr	r3, [r4, #24]
 8005738:	b913      	cbnz	r3, 8005740 <iprintf+0x14>
 800573a:	4620      	mov	r0, r4
 800573c:	f001 fdb8 	bl	80072b0 <__sinit>
 8005740:	ab05      	add	r3, sp, #20
 8005742:	9a04      	ldr	r2, [sp, #16]
 8005744:	68a1      	ldr	r1, [r4, #8]
 8005746:	9301      	str	r3, [sp, #4]
 8005748:	4620      	mov	r0, r4
 800574a:	f003 f8e7 	bl	800891c <_vfiprintf_r>
 800574e:	b002      	add	sp, #8
 8005750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005754:	b004      	add	sp, #16
 8005756:	4770      	bx	lr
 8005758:	20000010 	.word	0x20000010

0800575c <nanf>:
 800575c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005764 <nanf+0x8>
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	7fc00000 	.word	0x7fc00000

08005768 <siprintf>:
 8005768:	b40e      	push	{r1, r2, r3}
 800576a:	b500      	push	{lr}
 800576c:	b09c      	sub	sp, #112	; 0x70
 800576e:	ab1d      	add	r3, sp, #116	; 0x74
 8005770:	9002      	str	r0, [sp, #8]
 8005772:	9006      	str	r0, [sp, #24]
 8005774:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005778:	4809      	ldr	r0, [pc, #36]	; (80057a0 <siprintf+0x38>)
 800577a:	9107      	str	r1, [sp, #28]
 800577c:	9104      	str	r1, [sp, #16]
 800577e:	4909      	ldr	r1, [pc, #36]	; (80057a4 <siprintf+0x3c>)
 8005780:	f853 2b04 	ldr.w	r2, [r3], #4
 8005784:	9105      	str	r1, [sp, #20]
 8005786:	6800      	ldr	r0, [r0, #0]
 8005788:	9301      	str	r3, [sp, #4]
 800578a:	a902      	add	r1, sp, #8
 800578c:	f002 ff9c 	bl	80086c8 <_svfiprintf_r>
 8005790:	9b02      	ldr	r3, [sp, #8]
 8005792:	2200      	movs	r2, #0
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	b01c      	add	sp, #112	; 0x70
 8005798:	f85d eb04 	ldr.w	lr, [sp], #4
 800579c:	b003      	add	sp, #12
 800579e:	4770      	bx	lr
 80057a0:	20000010 	.word	0x20000010
 80057a4:	ffff0208 	.word	0xffff0208

080057a8 <sulp>:
 80057a8:	b570      	push	{r4, r5, r6, lr}
 80057aa:	4604      	mov	r4, r0
 80057ac:	460d      	mov	r5, r1
 80057ae:	ec45 4b10 	vmov	d0, r4, r5
 80057b2:	4616      	mov	r6, r2
 80057b4:	f002 fd24 	bl	8008200 <__ulp>
 80057b8:	ec51 0b10 	vmov	r0, r1, d0
 80057bc:	b17e      	cbz	r6, 80057de <sulp+0x36>
 80057be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80057c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	dd09      	ble.n	80057de <sulp+0x36>
 80057ca:	051b      	lsls	r3, r3, #20
 80057cc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80057d0:	2400      	movs	r4, #0
 80057d2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80057d6:	4622      	mov	r2, r4
 80057d8:	462b      	mov	r3, r5
 80057da:	f7fa ff0d 	bl	80005f8 <__aeabi_dmul>
 80057de:	bd70      	pop	{r4, r5, r6, pc}

080057e0 <_strtod_l>:
 80057e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e4:	b0a3      	sub	sp, #140	; 0x8c
 80057e6:	461f      	mov	r7, r3
 80057e8:	2300      	movs	r3, #0
 80057ea:	931e      	str	r3, [sp, #120]	; 0x78
 80057ec:	4ba4      	ldr	r3, [pc, #656]	; (8005a80 <_strtod_l+0x2a0>)
 80057ee:	9219      	str	r2, [sp, #100]	; 0x64
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	9307      	str	r3, [sp, #28]
 80057f4:	4604      	mov	r4, r0
 80057f6:	4618      	mov	r0, r3
 80057f8:	4688      	mov	r8, r1
 80057fa:	f7fa fce9 	bl	80001d0 <strlen>
 80057fe:	f04f 0a00 	mov.w	sl, #0
 8005802:	4605      	mov	r5, r0
 8005804:	f04f 0b00 	mov.w	fp, #0
 8005808:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800580c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800580e:	781a      	ldrb	r2, [r3, #0]
 8005810:	2a2b      	cmp	r2, #43	; 0x2b
 8005812:	d04c      	beq.n	80058ae <_strtod_l+0xce>
 8005814:	d839      	bhi.n	800588a <_strtod_l+0xaa>
 8005816:	2a0d      	cmp	r2, #13
 8005818:	d832      	bhi.n	8005880 <_strtod_l+0xa0>
 800581a:	2a08      	cmp	r2, #8
 800581c:	d832      	bhi.n	8005884 <_strtod_l+0xa4>
 800581e:	2a00      	cmp	r2, #0
 8005820:	d03c      	beq.n	800589c <_strtod_l+0xbc>
 8005822:	2300      	movs	r3, #0
 8005824:	930e      	str	r3, [sp, #56]	; 0x38
 8005826:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005828:	7833      	ldrb	r3, [r6, #0]
 800582a:	2b30      	cmp	r3, #48	; 0x30
 800582c:	f040 80b4 	bne.w	8005998 <_strtod_l+0x1b8>
 8005830:	7873      	ldrb	r3, [r6, #1]
 8005832:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005836:	2b58      	cmp	r3, #88	; 0x58
 8005838:	d16c      	bne.n	8005914 <_strtod_l+0x134>
 800583a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800583c:	9301      	str	r3, [sp, #4]
 800583e:	ab1e      	add	r3, sp, #120	; 0x78
 8005840:	9702      	str	r7, [sp, #8]
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	4a8f      	ldr	r2, [pc, #572]	; (8005a84 <_strtod_l+0x2a4>)
 8005846:	ab1f      	add	r3, sp, #124	; 0x7c
 8005848:	a91d      	add	r1, sp, #116	; 0x74
 800584a:	4620      	mov	r0, r4
 800584c:	f001 fe34 	bl	80074b8 <__gethex>
 8005850:	f010 0707 	ands.w	r7, r0, #7
 8005854:	4605      	mov	r5, r0
 8005856:	d005      	beq.n	8005864 <_strtod_l+0x84>
 8005858:	2f06      	cmp	r7, #6
 800585a:	d12a      	bne.n	80058b2 <_strtod_l+0xd2>
 800585c:	3601      	adds	r6, #1
 800585e:	2300      	movs	r3, #0
 8005860:	961d      	str	r6, [sp, #116]	; 0x74
 8005862:	930e      	str	r3, [sp, #56]	; 0x38
 8005864:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005866:	2b00      	cmp	r3, #0
 8005868:	f040 8596 	bne.w	8006398 <_strtod_l+0xbb8>
 800586c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800586e:	b1db      	cbz	r3, 80058a8 <_strtod_l+0xc8>
 8005870:	4652      	mov	r2, sl
 8005872:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005876:	ec43 2b10 	vmov	d0, r2, r3
 800587a:	b023      	add	sp, #140	; 0x8c
 800587c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005880:	2a20      	cmp	r2, #32
 8005882:	d1ce      	bne.n	8005822 <_strtod_l+0x42>
 8005884:	3301      	adds	r3, #1
 8005886:	931d      	str	r3, [sp, #116]	; 0x74
 8005888:	e7c0      	b.n	800580c <_strtod_l+0x2c>
 800588a:	2a2d      	cmp	r2, #45	; 0x2d
 800588c:	d1c9      	bne.n	8005822 <_strtod_l+0x42>
 800588e:	2201      	movs	r2, #1
 8005890:	920e      	str	r2, [sp, #56]	; 0x38
 8005892:	1c5a      	adds	r2, r3, #1
 8005894:	921d      	str	r2, [sp, #116]	; 0x74
 8005896:	785b      	ldrb	r3, [r3, #1]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1c4      	bne.n	8005826 <_strtod_l+0x46>
 800589c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800589e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f040 8576 	bne.w	8006394 <_strtod_l+0xbb4>
 80058a8:	4652      	mov	r2, sl
 80058aa:	465b      	mov	r3, fp
 80058ac:	e7e3      	b.n	8005876 <_strtod_l+0x96>
 80058ae:	2200      	movs	r2, #0
 80058b0:	e7ee      	b.n	8005890 <_strtod_l+0xb0>
 80058b2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80058b4:	b13a      	cbz	r2, 80058c6 <_strtod_l+0xe6>
 80058b6:	2135      	movs	r1, #53	; 0x35
 80058b8:	a820      	add	r0, sp, #128	; 0x80
 80058ba:	f002 fdac 	bl	8008416 <__copybits>
 80058be:	991e      	ldr	r1, [sp, #120]	; 0x78
 80058c0:	4620      	mov	r0, r4
 80058c2:	f002 f971 	bl	8007ba8 <_Bfree>
 80058c6:	3f01      	subs	r7, #1
 80058c8:	2f05      	cmp	r7, #5
 80058ca:	d807      	bhi.n	80058dc <_strtod_l+0xfc>
 80058cc:	e8df f007 	tbb	[pc, r7]
 80058d0:	1d180b0e 	.word	0x1d180b0e
 80058d4:	030e      	.short	0x030e
 80058d6:	f04f 0b00 	mov.w	fp, #0
 80058da:	46da      	mov	sl, fp
 80058dc:	0728      	lsls	r0, r5, #28
 80058de:	d5c1      	bpl.n	8005864 <_strtod_l+0x84>
 80058e0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80058e4:	e7be      	b.n	8005864 <_strtod_l+0x84>
 80058e6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80058ea:	e7f7      	b.n	80058dc <_strtod_l+0xfc>
 80058ec:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80058f0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80058f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80058f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80058fa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80058fe:	e7ed      	b.n	80058dc <_strtod_l+0xfc>
 8005900:	f8df b184 	ldr.w	fp, [pc, #388]	; 8005a88 <_strtod_l+0x2a8>
 8005904:	f04f 0a00 	mov.w	sl, #0
 8005908:	e7e8      	b.n	80058dc <_strtod_l+0xfc>
 800590a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800590e:	f04f 3aff 	mov.w	sl, #4294967295
 8005912:	e7e3      	b.n	80058dc <_strtod_l+0xfc>
 8005914:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005916:	1c5a      	adds	r2, r3, #1
 8005918:	921d      	str	r2, [sp, #116]	; 0x74
 800591a:	785b      	ldrb	r3, [r3, #1]
 800591c:	2b30      	cmp	r3, #48	; 0x30
 800591e:	d0f9      	beq.n	8005914 <_strtod_l+0x134>
 8005920:	2b00      	cmp	r3, #0
 8005922:	d09f      	beq.n	8005864 <_strtod_l+0x84>
 8005924:	2301      	movs	r3, #1
 8005926:	f04f 0900 	mov.w	r9, #0
 800592a:	9304      	str	r3, [sp, #16]
 800592c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800592e:	930a      	str	r3, [sp, #40]	; 0x28
 8005930:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005934:	464f      	mov	r7, r9
 8005936:	220a      	movs	r2, #10
 8005938:	981d      	ldr	r0, [sp, #116]	; 0x74
 800593a:	7806      	ldrb	r6, [r0, #0]
 800593c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005940:	b2d9      	uxtb	r1, r3
 8005942:	2909      	cmp	r1, #9
 8005944:	d92a      	bls.n	800599c <_strtod_l+0x1bc>
 8005946:	9907      	ldr	r1, [sp, #28]
 8005948:	462a      	mov	r2, r5
 800594a:	f003 f974 	bl	8008c36 <strncmp>
 800594e:	b398      	cbz	r0, 80059b8 <_strtod_l+0x1d8>
 8005950:	2000      	movs	r0, #0
 8005952:	4633      	mov	r3, r6
 8005954:	463d      	mov	r5, r7
 8005956:	9007      	str	r0, [sp, #28]
 8005958:	4602      	mov	r2, r0
 800595a:	2b65      	cmp	r3, #101	; 0x65
 800595c:	d001      	beq.n	8005962 <_strtod_l+0x182>
 800595e:	2b45      	cmp	r3, #69	; 0x45
 8005960:	d118      	bne.n	8005994 <_strtod_l+0x1b4>
 8005962:	b91d      	cbnz	r5, 800596c <_strtod_l+0x18c>
 8005964:	9b04      	ldr	r3, [sp, #16]
 8005966:	4303      	orrs	r3, r0
 8005968:	d098      	beq.n	800589c <_strtod_l+0xbc>
 800596a:	2500      	movs	r5, #0
 800596c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8005970:	f108 0301 	add.w	r3, r8, #1
 8005974:	931d      	str	r3, [sp, #116]	; 0x74
 8005976:	f898 3001 	ldrb.w	r3, [r8, #1]
 800597a:	2b2b      	cmp	r3, #43	; 0x2b
 800597c:	d075      	beq.n	8005a6a <_strtod_l+0x28a>
 800597e:	2b2d      	cmp	r3, #45	; 0x2d
 8005980:	d07b      	beq.n	8005a7a <_strtod_l+0x29a>
 8005982:	f04f 0c00 	mov.w	ip, #0
 8005986:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800598a:	2909      	cmp	r1, #9
 800598c:	f240 8082 	bls.w	8005a94 <_strtod_l+0x2b4>
 8005990:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005994:	2600      	movs	r6, #0
 8005996:	e09d      	b.n	8005ad4 <_strtod_l+0x2f4>
 8005998:	2300      	movs	r3, #0
 800599a:	e7c4      	b.n	8005926 <_strtod_l+0x146>
 800599c:	2f08      	cmp	r7, #8
 800599e:	bfd8      	it	le
 80059a0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80059a2:	f100 0001 	add.w	r0, r0, #1
 80059a6:	bfda      	itte	le
 80059a8:	fb02 3301 	mlale	r3, r2, r1, r3
 80059ac:	9309      	strle	r3, [sp, #36]	; 0x24
 80059ae:	fb02 3909 	mlagt	r9, r2, r9, r3
 80059b2:	3701      	adds	r7, #1
 80059b4:	901d      	str	r0, [sp, #116]	; 0x74
 80059b6:	e7bf      	b.n	8005938 <_strtod_l+0x158>
 80059b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059ba:	195a      	adds	r2, r3, r5
 80059bc:	921d      	str	r2, [sp, #116]	; 0x74
 80059be:	5d5b      	ldrb	r3, [r3, r5]
 80059c0:	2f00      	cmp	r7, #0
 80059c2:	d037      	beq.n	8005a34 <_strtod_l+0x254>
 80059c4:	9007      	str	r0, [sp, #28]
 80059c6:	463d      	mov	r5, r7
 80059c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80059cc:	2a09      	cmp	r2, #9
 80059ce:	d912      	bls.n	80059f6 <_strtod_l+0x216>
 80059d0:	2201      	movs	r2, #1
 80059d2:	e7c2      	b.n	800595a <_strtod_l+0x17a>
 80059d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059d6:	1c5a      	adds	r2, r3, #1
 80059d8:	921d      	str	r2, [sp, #116]	; 0x74
 80059da:	785b      	ldrb	r3, [r3, #1]
 80059dc:	3001      	adds	r0, #1
 80059de:	2b30      	cmp	r3, #48	; 0x30
 80059e0:	d0f8      	beq.n	80059d4 <_strtod_l+0x1f4>
 80059e2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80059e6:	2a08      	cmp	r2, #8
 80059e8:	f200 84db 	bhi.w	80063a2 <_strtod_l+0xbc2>
 80059ec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80059ee:	9007      	str	r0, [sp, #28]
 80059f0:	2000      	movs	r0, #0
 80059f2:	920a      	str	r2, [sp, #40]	; 0x28
 80059f4:	4605      	mov	r5, r0
 80059f6:	3b30      	subs	r3, #48	; 0x30
 80059f8:	f100 0201 	add.w	r2, r0, #1
 80059fc:	d014      	beq.n	8005a28 <_strtod_l+0x248>
 80059fe:	9907      	ldr	r1, [sp, #28]
 8005a00:	4411      	add	r1, r2
 8005a02:	9107      	str	r1, [sp, #28]
 8005a04:	462a      	mov	r2, r5
 8005a06:	eb00 0e05 	add.w	lr, r0, r5
 8005a0a:	210a      	movs	r1, #10
 8005a0c:	4572      	cmp	r2, lr
 8005a0e:	d113      	bne.n	8005a38 <_strtod_l+0x258>
 8005a10:	182a      	adds	r2, r5, r0
 8005a12:	2a08      	cmp	r2, #8
 8005a14:	f105 0501 	add.w	r5, r5, #1
 8005a18:	4405      	add	r5, r0
 8005a1a:	dc1c      	bgt.n	8005a56 <_strtod_l+0x276>
 8005a1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a1e:	220a      	movs	r2, #10
 8005a20:	fb02 3301 	mla	r3, r2, r1, r3
 8005a24:	9309      	str	r3, [sp, #36]	; 0x24
 8005a26:	2200      	movs	r2, #0
 8005a28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a2a:	1c59      	adds	r1, r3, #1
 8005a2c:	911d      	str	r1, [sp, #116]	; 0x74
 8005a2e:	785b      	ldrb	r3, [r3, #1]
 8005a30:	4610      	mov	r0, r2
 8005a32:	e7c9      	b.n	80059c8 <_strtod_l+0x1e8>
 8005a34:	4638      	mov	r0, r7
 8005a36:	e7d2      	b.n	80059de <_strtod_l+0x1fe>
 8005a38:	2a08      	cmp	r2, #8
 8005a3a:	dc04      	bgt.n	8005a46 <_strtod_l+0x266>
 8005a3c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005a3e:	434e      	muls	r6, r1
 8005a40:	9609      	str	r6, [sp, #36]	; 0x24
 8005a42:	3201      	adds	r2, #1
 8005a44:	e7e2      	b.n	8005a0c <_strtod_l+0x22c>
 8005a46:	f102 0c01 	add.w	ip, r2, #1
 8005a4a:	f1bc 0f10 	cmp.w	ip, #16
 8005a4e:	bfd8      	it	le
 8005a50:	fb01 f909 	mulle.w	r9, r1, r9
 8005a54:	e7f5      	b.n	8005a42 <_strtod_l+0x262>
 8005a56:	2d10      	cmp	r5, #16
 8005a58:	bfdc      	itt	le
 8005a5a:	220a      	movle	r2, #10
 8005a5c:	fb02 3909 	mlale	r9, r2, r9, r3
 8005a60:	e7e1      	b.n	8005a26 <_strtod_l+0x246>
 8005a62:	2300      	movs	r3, #0
 8005a64:	9307      	str	r3, [sp, #28]
 8005a66:	2201      	movs	r2, #1
 8005a68:	e77c      	b.n	8005964 <_strtod_l+0x184>
 8005a6a:	f04f 0c00 	mov.w	ip, #0
 8005a6e:	f108 0302 	add.w	r3, r8, #2
 8005a72:	931d      	str	r3, [sp, #116]	; 0x74
 8005a74:	f898 3002 	ldrb.w	r3, [r8, #2]
 8005a78:	e785      	b.n	8005986 <_strtod_l+0x1a6>
 8005a7a:	f04f 0c01 	mov.w	ip, #1
 8005a7e:	e7f6      	b.n	8005a6e <_strtod_l+0x28e>
 8005a80:	08009664 	.word	0x08009664
 8005a84:	080093b0 	.word	0x080093b0
 8005a88:	7ff00000 	.word	0x7ff00000
 8005a8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a8e:	1c59      	adds	r1, r3, #1
 8005a90:	911d      	str	r1, [sp, #116]	; 0x74
 8005a92:	785b      	ldrb	r3, [r3, #1]
 8005a94:	2b30      	cmp	r3, #48	; 0x30
 8005a96:	d0f9      	beq.n	8005a8c <_strtod_l+0x2ac>
 8005a98:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005a9c:	2908      	cmp	r1, #8
 8005a9e:	f63f af79 	bhi.w	8005994 <_strtod_l+0x1b4>
 8005aa2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005aa6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005aa8:	9308      	str	r3, [sp, #32]
 8005aaa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005aac:	1c59      	adds	r1, r3, #1
 8005aae:	911d      	str	r1, [sp, #116]	; 0x74
 8005ab0:	785b      	ldrb	r3, [r3, #1]
 8005ab2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8005ab6:	2e09      	cmp	r6, #9
 8005ab8:	d937      	bls.n	8005b2a <_strtod_l+0x34a>
 8005aba:	9e08      	ldr	r6, [sp, #32]
 8005abc:	1b89      	subs	r1, r1, r6
 8005abe:	2908      	cmp	r1, #8
 8005ac0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005ac4:	dc02      	bgt.n	8005acc <_strtod_l+0x2ec>
 8005ac6:	4576      	cmp	r6, lr
 8005ac8:	bfa8      	it	ge
 8005aca:	4676      	movge	r6, lr
 8005acc:	f1bc 0f00 	cmp.w	ip, #0
 8005ad0:	d000      	beq.n	8005ad4 <_strtod_l+0x2f4>
 8005ad2:	4276      	negs	r6, r6
 8005ad4:	2d00      	cmp	r5, #0
 8005ad6:	d14f      	bne.n	8005b78 <_strtod_l+0x398>
 8005ad8:	9904      	ldr	r1, [sp, #16]
 8005ada:	4301      	orrs	r1, r0
 8005adc:	f47f aec2 	bne.w	8005864 <_strtod_l+0x84>
 8005ae0:	2a00      	cmp	r2, #0
 8005ae2:	f47f aedb 	bne.w	800589c <_strtod_l+0xbc>
 8005ae6:	2b69      	cmp	r3, #105	; 0x69
 8005ae8:	d027      	beq.n	8005b3a <_strtod_l+0x35a>
 8005aea:	dc24      	bgt.n	8005b36 <_strtod_l+0x356>
 8005aec:	2b49      	cmp	r3, #73	; 0x49
 8005aee:	d024      	beq.n	8005b3a <_strtod_l+0x35a>
 8005af0:	2b4e      	cmp	r3, #78	; 0x4e
 8005af2:	f47f aed3 	bne.w	800589c <_strtod_l+0xbc>
 8005af6:	499e      	ldr	r1, [pc, #632]	; (8005d70 <_strtod_l+0x590>)
 8005af8:	a81d      	add	r0, sp, #116	; 0x74
 8005afa:	f001 ff35 	bl	8007968 <__match>
 8005afe:	2800      	cmp	r0, #0
 8005b00:	f43f aecc 	beq.w	800589c <_strtod_l+0xbc>
 8005b04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	2b28      	cmp	r3, #40	; 0x28
 8005b0a:	d12d      	bne.n	8005b68 <_strtod_l+0x388>
 8005b0c:	4999      	ldr	r1, [pc, #612]	; (8005d74 <_strtod_l+0x594>)
 8005b0e:	aa20      	add	r2, sp, #128	; 0x80
 8005b10:	a81d      	add	r0, sp, #116	; 0x74
 8005b12:	f001 ff3d 	bl	8007990 <__hexnan>
 8005b16:	2805      	cmp	r0, #5
 8005b18:	d126      	bne.n	8005b68 <_strtod_l+0x388>
 8005b1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b1c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8005b20:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005b24:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005b28:	e69c      	b.n	8005864 <_strtod_l+0x84>
 8005b2a:	210a      	movs	r1, #10
 8005b2c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005b30:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005b34:	e7b9      	b.n	8005aaa <_strtod_l+0x2ca>
 8005b36:	2b6e      	cmp	r3, #110	; 0x6e
 8005b38:	e7db      	b.n	8005af2 <_strtod_l+0x312>
 8005b3a:	498f      	ldr	r1, [pc, #572]	; (8005d78 <_strtod_l+0x598>)
 8005b3c:	a81d      	add	r0, sp, #116	; 0x74
 8005b3e:	f001 ff13 	bl	8007968 <__match>
 8005b42:	2800      	cmp	r0, #0
 8005b44:	f43f aeaa 	beq.w	800589c <_strtod_l+0xbc>
 8005b48:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b4a:	498c      	ldr	r1, [pc, #560]	; (8005d7c <_strtod_l+0x59c>)
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	a81d      	add	r0, sp, #116	; 0x74
 8005b50:	931d      	str	r3, [sp, #116]	; 0x74
 8005b52:	f001 ff09 	bl	8007968 <__match>
 8005b56:	b910      	cbnz	r0, 8005b5e <_strtod_l+0x37e>
 8005b58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b5a:	3301      	adds	r3, #1
 8005b5c:	931d      	str	r3, [sp, #116]	; 0x74
 8005b5e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8005d8c <_strtod_l+0x5ac>
 8005b62:	f04f 0a00 	mov.w	sl, #0
 8005b66:	e67d      	b.n	8005864 <_strtod_l+0x84>
 8005b68:	4885      	ldr	r0, [pc, #532]	; (8005d80 <_strtod_l+0x5a0>)
 8005b6a:	f003 f809 	bl	8008b80 <nan>
 8005b6e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005b72:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005b76:	e675      	b.n	8005864 <_strtod_l+0x84>
 8005b78:	9b07      	ldr	r3, [sp, #28]
 8005b7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b7c:	1af3      	subs	r3, r6, r3
 8005b7e:	2f00      	cmp	r7, #0
 8005b80:	bf08      	it	eq
 8005b82:	462f      	moveq	r7, r5
 8005b84:	2d10      	cmp	r5, #16
 8005b86:	9308      	str	r3, [sp, #32]
 8005b88:	46a8      	mov	r8, r5
 8005b8a:	bfa8      	it	ge
 8005b8c:	f04f 0810 	movge.w	r8, #16
 8005b90:	f7fa fcb8 	bl	8000504 <__aeabi_ui2d>
 8005b94:	2d09      	cmp	r5, #9
 8005b96:	4682      	mov	sl, r0
 8005b98:	468b      	mov	fp, r1
 8005b9a:	dd13      	ble.n	8005bc4 <_strtod_l+0x3e4>
 8005b9c:	4b79      	ldr	r3, [pc, #484]	; (8005d84 <_strtod_l+0x5a4>)
 8005b9e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005ba2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005ba6:	f7fa fd27 	bl	80005f8 <__aeabi_dmul>
 8005baa:	4682      	mov	sl, r0
 8005bac:	4648      	mov	r0, r9
 8005bae:	468b      	mov	fp, r1
 8005bb0:	f7fa fca8 	bl	8000504 <__aeabi_ui2d>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	4650      	mov	r0, sl
 8005bba:	4659      	mov	r1, fp
 8005bbc:	f7fa fb66 	bl	800028c <__adddf3>
 8005bc0:	4682      	mov	sl, r0
 8005bc2:	468b      	mov	fp, r1
 8005bc4:	2d0f      	cmp	r5, #15
 8005bc6:	dc38      	bgt.n	8005c3a <_strtod_l+0x45a>
 8005bc8:	9b08      	ldr	r3, [sp, #32]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f43f ae4a 	beq.w	8005864 <_strtod_l+0x84>
 8005bd0:	dd24      	ble.n	8005c1c <_strtod_l+0x43c>
 8005bd2:	2b16      	cmp	r3, #22
 8005bd4:	dc0b      	bgt.n	8005bee <_strtod_l+0x40e>
 8005bd6:	4d6b      	ldr	r5, [pc, #428]	; (8005d84 <_strtod_l+0x5a4>)
 8005bd8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8005bdc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005be0:	4652      	mov	r2, sl
 8005be2:	465b      	mov	r3, fp
 8005be4:	f7fa fd08 	bl	80005f8 <__aeabi_dmul>
 8005be8:	4682      	mov	sl, r0
 8005bea:	468b      	mov	fp, r1
 8005bec:	e63a      	b.n	8005864 <_strtod_l+0x84>
 8005bee:	9a08      	ldr	r2, [sp, #32]
 8005bf0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	db20      	blt.n	8005c3a <_strtod_l+0x45a>
 8005bf8:	4c62      	ldr	r4, [pc, #392]	; (8005d84 <_strtod_l+0x5a4>)
 8005bfa:	f1c5 050f 	rsb	r5, r5, #15
 8005bfe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005c02:	4652      	mov	r2, sl
 8005c04:	465b      	mov	r3, fp
 8005c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c0a:	f7fa fcf5 	bl	80005f8 <__aeabi_dmul>
 8005c0e:	9b08      	ldr	r3, [sp, #32]
 8005c10:	1b5d      	subs	r5, r3, r5
 8005c12:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005c16:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005c1a:	e7e3      	b.n	8005be4 <_strtod_l+0x404>
 8005c1c:	9b08      	ldr	r3, [sp, #32]
 8005c1e:	3316      	adds	r3, #22
 8005c20:	db0b      	blt.n	8005c3a <_strtod_l+0x45a>
 8005c22:	9b07      	ldr	r3, [sp, #28]
 8005c24:	4a57      	ldr	r2, [pc, #348]	; (8005d84 <_strtod_l+0x5a4>)
 8005c26:	1b9e      	subs	r6, r3, r6
 8005c28:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8005c2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c30:	4650      	mov	r0, sl
 8005c32:	4659      	mov	r1, fp
 8005c34:	f7fa fe0a 	bl	800084c <__aeabi_ddiv>
 8005c38:	e7d6      	b.n	8005be8 <_strtod_l+0x408>
 8005c3a:	9b08      	ldr	r3, [sp, #32]
 8005c3c:	eba5 0808 	sub.w	r8, r5, r8
 8005c40:	4498      	add	r8, r3
 8005c42:	f1b8 0f00 	cmp.w	r8, #0
 8005c46:	dd71      	ble.n	8005d2c <_strtod_l+0x54c>
 8005c48:	f018 030f 	ands.w	r3, r8, #15
 8005c4c:	d00a      	beq.n	8005c64 <_strtod_l+0x484>
 8005c4e:	494d      	ldr	r1, [pc, #308]	; (8005d84 <_strtod_l+0x5a4>)
 8005c50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005c54:	4652      	mov	r2, sl
 8005c56:	465b      	mov	r3, fp
 8005c58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c5c:	f7fa fccc 	bl	80005f8 <__aeabi_dmul>
 8005c60:	4682      	mov	sl, r0
 8005c62:	468b      	mov	fp, r1
 8005c64:	f038 080f 	bics.w	r8, r8, #15
 8005c68:	d04d      	beq.n	8005d06 <_strtod_l+0x526>
 8005c6a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005c6e:	dd22      	ble.n	8005cb6 <_strtod_l+0x4d6>
 8005c70:	2500      	movs	r5, #0
 8005c72:	462e      	mov	r6, r5
 8005c74:	9509      	str	r5, [sp, #36]	; 0x24
 8005c76:	9507      	str	r5, [sp, #28]
 8005c78:	2322      	movs	r3, #34	; 0x22
 8005c7a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8005d8c <_strtod_l+0x5ac>
 8005c7e:	6023      	str	r3, [r4, #0]
 8005c80:	f04f 0a00 	mov.w	sl, #0
 8005c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f43f adec 	beq.w	8005864 <_strtod_l+0x84>
 8005c8c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f001 ff8a 	bl	8007ba8 <_Bfree>
 8005c94:	9907      	ldr	r1, [sp, #28]
 8005c96:	4620      	mov	r0, r4
 8005c98:	f001 ff86 	bl	8007ba8 <_Bfree>
 8005c9c:	4631      	mov	r1, r6
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	f001 ff82 	bl	8007ba8 <_Bfree>
 8005ca4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	f001 ff7e 	bl	8007ba8 <_Bfree>
 8005cac:	4629      	mov	r1, r5
 8005cae:	4620      	mov	r0, r4
 8005cb0:	f001 ff7a 	bl	8007ba8 <_Bfree>
 8005cb4:	e5d6      	b.n	8005864 <_strtod_l+0x84>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005cbc:	4650      	mov	r0, sl
 8005cbe:	4659      	mov	r1, fp
 8005cc0:	4699      	mov	r9, r3
 8005cc2:	f1b8 0f01 	cmp.w	r8, #1
 8005cc6:	dc21      	bgt.n	8005d0c <_strtod_l+0x52c>
 8005cc8:	b10b      	cbz	r3, 8005cce <_strtod_l+0x4ee>
 8005cca:	4682      	mov	sl, r0
 8005ccc:	468b      	mov	fp, r1
 8005cce:	4b2e      	ldr	r3, [pc, #184]	; (8005d88 <_strtod_l+0x5a8>)
 8005cd0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005cd4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005cd8:	4652      	mov	r2, sl
 8005cda:	465b      	mov	r3, fp
 8005cdc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005ce0:	f7fa fc8a 	bl	80005f8 <__aeabi_dmul>
 8005ce4:	4b29      	ldr	r3, [pc, #164]	; (8005d8c <_strtod_l+0x5ac>)
 8005ce6:	460a      	mov	r2, r1
 8005ce8:	400b      	ands	r3, r1
 8005cea:	4929      	ldr	r1, [pc, #164]	; (8005d90 <_strtod_l+0x5b0>)
 8005cec:	428b      	cmp	r3, r1
 8005cee:	4682      	mov	sl, r0
 8005cf0:	d8be      	bhi.n	8005c70 <_strtod_l+0x490>
 8005cf2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005cf6:	428b      	cmp	r3, r1
 8005cf8:	bf86      	itte	hi
 8005cfa:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005d94 <_strtod_l+0x5b4>
 8005cfe:	f04f 3aff 	movhi.w	sl, #4294967295
 8005d02:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005d06:	2300      	movs	r3, #0
 8005d08:	9304      	str	r3, [sp, #16]
 8005d0a:	e081      	b.n	8005e10 <_strtod_l+0x630>
 8005d0c:	f018 0f01 	tst.w	r8, #1
 8005d10:	d007      	beq.n	8005d22 <_strtod_l+0x542>
 8005d12:	4b1d      	ldr	r3, [pc, #116]	; (8005d88 <_strtod_l+0x5a8>)
 8005d14:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1c:	f7fa fc6c 	bl	80005f8 <__aeabi_dmul>
 8005d20:	2301      	movs	r3, #1
 8005d22:	f109 0901 	add.w	r9, r9, #1
 8005d26:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005d2a:	e7ca      	b.n	8005cc2 <_strtod_l+0x4e2>
 8005d2c:	d0eb      	beq.n	8005d06 <_strtod_l+0x526>
 8005d2e:	f1c8 0800 	rsb	r8, r8, #0
 8005d32:	f018 020f 	ands.w	r2, r8, #15
 8005d36:	d00a      	beq.n	8005d4e <_strtod_l+0x56e>
 8005d38:	4b12      	ldr	r3, [pc, #72]	; (8005d84 <_strtod_l+0x5a4>)
 8005d3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d3e:	4650      	mov	r0, sl
 8005d40:	4659      	mov	r1, fp
 8005d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d46:	f7fa fd81 	bl	800084c <__aeabi_ddiv>
 8005d4a:	4682      	mov	sl, r0
 8005d4c:	468b      	mov	fp, r1
 8005d4e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005d52:	d0d8      	beq.n	8005d06 <_strtod_l+0x526>
 8005d54:	f1b8 0f1f 	cmp.w	r8, #31
 8005d58:	dd1e      	ble.n	8005d98 <_strtod_l+0x5b8>
 8005d5a:	2500      	movs	r5, #0
 8005d5c:	462e      	mov	r6, r5
 8005d5e:	9509      	str	r5, [sp, #36]	; 0x24
 8005d60:	9507      	str	r5, [sp, #28]
 8005d62:	2322      	movs	r3, #34	; 0x22
 8005d64:	f04f 0a00 	mov.w	sl, #0
 8005d68:	f04f 0b00 	mov.w	fp, #0
 8005d6c:	6023      	str	r3, [r4, #0]
 8005d6e:	e789      	b.n	8005c84 <_strtod_l+0x4a4>
 8005d70:	08009381 	.word	0x08009381
 8005d74:	080093c4 	.word	0x080093c4
 8005d78:	08009379 	.word	0x08009379
 8005d7c:	08009504 	.word	0x08009504
 8005d80:	08009820 	.word	0x08009820
 8005d84:	08009700 	.word	0x08009700
 8005d88:	080096d8 	.word	0x080096d8
 8005d8c:	7ff00000 	.word	0x7ff00000
 8005d90:	7ca00000 	.word	0x7ca00000
 8005d94:	7fefffff 	.word	0x7fefffff
 8005d98:	f018 0310 	ands.w	r3, r8, #16
 8005d9c:	bf18      	it	ne
 8005d9e:	236a      	movne	r3, #106	; 0x6a
 8005da0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8006158 <_strtod_l+0x978>
 8005da4:	9304      	str	r3, [sp, #16]
 8005da6:	4650      	mov	r0, sl
 8005da8:	4659      	mov	r1, fp
 8005daa:	2300      	movs	r3, #0
 8005dac:	f018 0f01 	tst.w	r8, #1
 8005db0:	d004      	beq.n	8005dbc <_strtod_l+0x5dc>
 8005db2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005db6:	f7fa fc1f 	bl	80005f8 <__aeabi_dmul>
 8005dba:	2301      	movs	r3, #1
 8005dbc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005dc0:	f109 0908 	add.w	r9, r9, #8
 8005dc4:	d1f2      	bne.n	8005dac <_strtod_l+0x5cc>
 8005dc6:	b10b      	cbz	r3, 8005dcc <_strtod_l+0x5ec>
 8005dc8:	4682      	mov	sl, r0
 8005dca:	468b      	mov	fp, r1
 8005dcc:	9b04      	ldr	r3, [sp, #16]
 8005dce:	b1bb      	cbz	r3, 8005e00 <_strtod_l+0x620>
 8005dd0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005dd4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	4659      	mov	r1, fp
 8005ddc:	dd10      	ble.n	8005e00 <_strtod_l+0x620>
 8005dde:	2b1f      	cmp	r3, #31
 8005de0:	f340 8128 	ble.w	8006034 <_strtod_l+0x854>
 8005de4:	2b34      	cmp	r3, #52	; 0x34
 8005de6:	bfde      	ittt	le
 8005de8:	3b20      	suble	r3, #32
 8005dea:	f04f 32ff 	movle.w	r2, #4294967295
 8005dee:	fa02 f303 	lslle.w	r3, r2, r3
 8005df2:	f04f 0a00 	mov.w	sl, #0
 8005df6:	bfcc      	ite	gt
 8005df8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005dfc:	ea03 0b01 	andle.w	fp, r3, r1
 8005e00:	2200      	movs	r2, #0
 8005e02:	2300      	movs	r3, #0
 8005e04:	4650      	mov	r0, sl
 8005e06:	4659      	mov	r1, fp
 8005e08:	f7fa fe5e 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e0c:	2800      	cmp	r0, #0
 8005e0e:	d1a4      	bne.n	8005d5a <_strtod_l+0x57a>
 8005e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e16:	462b      	mov	r3, r5
 8005e18:	463a      	mov	r2, r7
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	f001 ff30 	bl	8007c80 <__s2b>
 8005e20:	9009      	str	r0, [sp, #36]	; 0x24
 8005e22:	2800      	cmp	r0, #0
 8005e24:	f43f af24 	beq.w	8005c70 <_strtod_l+0x490>
 8005e28:	9b07      	ldr	r3, [sp, #28]
 8005e2a:	1b9e      	subs	r6, r3, r6
 8005e2c:	9b08      	ldr	r3, [sp, #32]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	bfb4      	ite	lt
 8005e32:	4633      	movlt	r3, r6
 8005e34:	2300      	movge	r3, #0
 8005e36:	9310      	str	r3, [sp, #64]	; 0x40
 8005e38:	9b08      	ldr	r3, [sp, #32]
 8005e3a:	2500      	movs	r5, #0
 8005e3c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005e40:	9318      	str	r3, [sp, #96]	; 0x60
 8005e42:	462e      	mov	r6, r5
 8005e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e46:	4620      	mov	r0, r4
 8005e48:	6859      	ldr	r1, [r3, #4]
 8005e4a:	f001 fe6d 	bl	8007b28 <_Balloc>
 8005e4e:	9007      	str	r0, [sp, #28]
 8005e50:	2800      	cmp	r0, #0
 8005e52:	f43f af11 	beq.w	8005c78 <_strtod_l+0x498>
 8005e56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e58:	691a      	ldr	r2, [r3, #16]
 8005e5a:	3202      	adds	r2, #2
 8005e5c:	f103 010c 	add.w	r1, r3, #12
 8005e60:	0092      	lsls	r2, r2, #2
 8005e62:	300c      	adds	r0, #12
 8005e64:	f001 fe52 	bl	8007b0c <memcpy>
 8005e68:	ec4b ab10 	vmov	d0, sl, fp
 8005e6c:	aa20      	add	r2, sp, #128	; 0x80
 8005e6e:	a91f      	add	r1, sp, #124	; 0x7c
 8005e70:	4620      	mov	r0, r4
 8005e72:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005e76:	f002 fa3f 	bl	80082f8 <__d2b>
 8005e7a:	901e      	str	r0, [sp, #120]	; 0x78
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	f43f aefb 	beq.w	8005c78 <_strtod_l+0x498>
 8005e82:	2101      	movs	r1, #1
 8005e84:	4620      	mov	r0, r4
 8005e86:	f001 ff95 	bl	8007db4 <__i2b>
 8005e8a:	4606      	mov	r6, r0
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	f43f aef3 	beq.w	8005c78 <_strtod_l+0x498>
 8005e92:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005e94:	9904      	ldr	r1, [sp, #16]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	bfab      	itete	ge
 8005e9a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8005e9c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8005e9e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8005ea0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8005ea4:	bfac      	ite	ge
 8005ea6:	eb03 0902 	addge.w	r9, r3, r2
 8005eaa:	1ad7      	sublt	r7, r2, r3
 8005eac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005eae:	eba3 0801 	sub.w	r8, r3, r1
 8005eb2:	4490      	add	r8, r2
 8005eb4:	4ba3      	ldr	r3, [pc, #652]	; (8006144 <_strtod_l+0x964>)
 8005eb6:	f108 38ff 	add.w	r8, r8, #4294967295
 8005eba:	4598      	cmp	r8, r3
 8005ebc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005ec0:	f280 80cc 	bge.w	800605c <_strtod_l+0x87c>
 8005ec4:	eba3 0308 	sub.w	r3, r3, r8
 8005ec8:	2b1f      	cmp	r3, #31
 8005eca:	eba2 0203 	sub.w	r2, r2, r3
 8005ece:	f04f 0101 	mov.w	r1, #1
 8005ed2:	f300 80b6 	bgt.w	8006042 <_strtod_l+0x862>
 8005ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eda:	9311      	str	r3, [sp, #68]	; 0x44
 8005edc:	2300      	movs	r3, #0
 8005ede:	930c      	str	r3, [sp, #48]	; 0x30
 8005ee0:	eb09 0802 	add.w	r8, r9, r2
 8005ee4:	9b04      	ldr	r3, [sp, #16]
 8005ee6:	45c1      	cmp	r9, r8
 8005ee8:	4417      	add	r7, r2
 8005eea:	441f      	add	r7, r3
 8005eec:	464b      	mov	r3, r9
 8005eee:	bfa8      	it	ge
 8005ef0:	4643      	movge	r3, r8
 8005ef2:	42bb      	cmp	r3, r7
 8005ef4:	bfa8      	it	ge
 8005ef6:	463b      	movge	r3, r7
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	bfc2      	ittt	gt
 8005efc:	eba8 0803 	subgt.w	r8, r8, r3
 8005f00:	1aff      	subgt	r7, r7, r3
 8005f02:	eba9 0903 	subgt.w	r9, r9, r3
 8005f06:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	dd17      	ble.n	8005f3c <_strtod_l+0x75c>
 8005f0c:	4631      	mov	r1, r6
 8005f0e:	461a      	mov	r2, r3
 8005f10:	4620      	mov	r0, r4
 8005f12:	f002 f80b 	bl	8007f2c <__pow5mult>
 8005f16:	4606      	mov	r6, r0
 8005f18:	2800      	cmp	r0, #0
 8005f1a:	f43f aead 	beq.w	8005c78 <_strtod_l+0x498>
 8005f1e:	4601      	mov	r1, r0
 8005f20:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005f22:	4620      	mov	r0, r4
 8005f24:	f001 ff5c 	bl	8007de0 <__multiply>
 8005f28:	900f      	str	r0, [sp, #60]	; 0x3c
 8005f2a:	2800      	cmp	r0, #0
 8005f2c:	f43f aea4 	beq.w	8005c78 <_strtod_l+0x498>
 8005f30:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005f32:	4620      	mov	r0, r4
 8005f34:	f001 fe38 	bl	8007ba8 <_Bfree>
 8005f38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f3a:	931e      	str	r3, [sp, #120]	; 0x78
 8005f3c:	f1b8 0f00 	cmp.w	r8, #0
 8005f40:	f300 8091 	bgt.w	8006066 <_strtod_l+0x886>
 8005f44:	9b08      	ldr	r3, [sp, #32]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	dd08      	ble.n	8005f5c <_strtod_l+0x77c>
 8005f4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005f4c:	9907      	ldr	r1, [sp, #28]
 8005f4e:	4620      	mov	r0, r4
 8005f50:	f001 ffec 	bl	8007f2c <__pow5mult>
 8005f54:	9007      	str	r0, [sp, #28]
 8005f56:	2800      	cmp	r0, #0
 8005f58:	f43f ae8e 	beq.w	8005c78 <_strtod_l+0x498>
 8005f5c:	2f00      	cmp	r7, #0
 8005f5e:	dd08      	ble.n	8005f72 <_strtod_l+0x792>
 8005f60:	9907      	ldr	r1, [sp, #28]
 8005f62:	463a      	mov	r2, r7
 8005f64:	4620      	mov	r0, r4
 8005f66:	f002 f83b 	bl	8007fe0 <__lshift>
 8005f6a:	9007      	str	r0, [sp, #28]
 8005f6c:	2800      	cmp	r0, #0
 8005f6e:	f43f ae83 	beq.w	8005c78 <_strtod_l+0x498>
 8005f72:	f1b9 0f00 	cmp.w	r9, #0
 8005f76:	dd08      	ble.n	8005f8a <_strtod_l+0x7aa>
 8005f78:	4631      	mov	r1, r6
 8005f7a:	464a      	mov	r2, r9
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	f002 f82f 	bl	8007fe0 <__lshift>
 8005f82:	4606      	mov	r6, r0
 8005f84:	2800      	cmp	r0, #0
 8005f86:	f43f ae77 	beq.w	8005c78 <_strtod_l+0x498>
 8005f8a:	9a07      	ldr	r2, [sp, #28]
 8005f8c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005f8e:	4620      	mov	r0, r4
 8005f90:	f002 f8ae 	bl	80080f0 <__mdiff>
 8005f94:	4605      	mov	r5, r0
 8005f96:	2800      	cmp	r0, #0
 8005f98:	f43f ae6e 	beq.w	8005c78 <_strtod_l+0x498>
 8005f9c:	68c3      	ldr	r3, [r0, #12]
 8005f9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	60c3      	str	r3, [r0, #12]
 8005fa4:	4631      	mov	r1, r6
 8005fa6:	f002 f887 	bl	80080b8 <__mcmp>
 8005faa:	2800      	cmp	r0, #0
 8005fac:	da65      	bge.n	800607a <_strtod_l+0x89a>
 8005fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fb0:	ea53 030a 	orrs.w	r3, r3, sl
 8005fb4:	f040 8087 	bne.w	80060c6 <_strtod_l+0x8e6>
 8005fb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f040 8082 	bne.w	80060c6 <_strtod_l+0x8e6>
 8005fc2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005fc6:	0d1b      	lsrs	r3, r3, #20
 8005fc8:	051b      	lsls	r3, r3, #20
 8005fca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005fce:	d97a      	bls.n	80060c6 <_strtod_l+0x8e6>
 8005fd0:	696b      	ldr	r3, [r5, #20]
 8005fd2:	b913      	cbnz	r3, 8005fda <_strtod_l+0x7fa>
 8005fd4:	692b      	ldr	r3, [r5, #16]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	dd75      	ble.n	80060c6 <_strtod_l+0x8e6>
 8005fda:	4629      	mov	r1, r5
 8005fdc:	2201      	movs	r2, #1
 8005fde:	4620      	mov	r0, r4
 8005fe0:	f001 fffe 	bl	8007fe0 <__lshift>
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4605      	mov	r5, r0
 8005fe8:	f002 f866 	bl	80080b8 <__mcmp>
 8005fec:	2800      	cmp	r0, #0
 8005fee:	dd6a      	ble.n	80060c6 <_strtod_l+0x8e6>
 8005ff0:	9904      	ldr	r1, [sp, #16]
 8005ff2:	4a55      	ldr	r2, [pc, #340]	; (8006148 <_strtod_l+0x968>)
 8005ff4:	465b      	mov	r3, fp
 8005ff6:	2900      	cmp	r1, #0
 8005ff8:	f000 8085 	beq.w	8006106 <_strtod_l+0x926>
 8005ffc:	ea02 010b 	and.w	r1, r2, fp
 8006000:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006004:	dc7f      	bgt.n	8006106 <_strtod_l+0x926>
 8006006:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800600a:	f77f aeaa 	ble.w	8005d62 <_strtod_l+0x582>
 800600e:	4a4f      	ldr	r2, [pc, #316]	; (800614c <_strtod_l+0x96c>)
 8006010:	2300      	movs	r3, #0
 8006012:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8006016:	4650      	mov	r0, sl
 8006018:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800601c:	4659      	mov	r1, fp
 800601e:	f7fa faeb 	bl	80005f8 <__aeabi_dmul>
 8006022:	460b      	mov	r3, r1
 8006024:	4303      	orrs	r3, r0
 8006026:	bf08      	it	eq
 8006028:	2322      	moveq	r3, #34	; 0x22
 800602a:	4682      	mov	sl, r0
 800602c:	468b      	mov	fp, r1
 800602e:	bf08      	it	eq
 8006030:	6023      	streq	r3, [r4, #0]
 8006032:	e62b      	b.n	8005c8c <_strtod_l+0x4ac>
 8006034:	f04f 32ff 	mov.w	r2, #4294967295
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	ea03 0a0a 	and.w	sl, r3, sl
 8006040:	e6de      	b.n	8005e00 <_strtod_l+0x620>
 8006042:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006046:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800604a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800604e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006052:	fa01 f308 	lsl.w	r3, r1, r8
 8006056:	930c      	str	r3, [sp, #48]	; 0x30
 8006058:	9111      	str	r1, [sp, #68]	; 0x44
 800605a:	e741      	b.n	8005ee0 <_strtod_l+0x700>
 800605c:	2300      	movs	r3, #0
 800605e:	930c      	str	r3, [sp, #48]	; 0x30
 8006060:	2301      	movs	r3, #1
 8006062:	9311      	str	r3, [sp, #68]	; 0x44
 8006064:	e73c      	b.n	8005ee0 <_strtod_l+0x700>
 8006066:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006068:	4642      	mov	r2, r8
 800606a:	4620      	mov	r0, r4
 800606c:	f001 ffb8 	bl	8007fe0 <__lshift>
 8006070:	901e      	str	r0, [sp, #120]	; 0x78
 8006072:	2800      	cmp	r0, #0
 8006074:	f47f af66 	bne.w	8005f44 <_strtod_l+0x764>
 8006078:	e5fe      	b.n	8005c78 <_strtod_l+0x498>
 800607a:	465f      	mov	r7, fp
 800607c:	d16e      	bne.n	800615c <_strtod_l+0x97c>
 800607e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006080:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006084:	b342      	cbz	r2, 80060d8 <_strtod_l+0x8f8>
 8006086:	4a32      	ldr	r2, [pc, #200]	; (8006150 <_strtod_l+0x970>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d128      	bne.n	80060de <_strtod_l+0x8fe>
 800608c:	9b04      	ldr	r3, [sp, #16]
 800608e:	4650      	mov	r0, sl
 8006090:	b1eb      	cbz	r3, 80060ce <_strtod_l+0x8ee>
 8006092:	4a2d      	ldr	r2, [pc, #180]	; (8006148 <_strtod_l+0x968>)
 8006094:	403a      	ands	r2, r7
 8006096:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800609a:	f04f 31ff 	mov.w	r1, #4294967295
 800609e:	d819      	bhi.n	80060d4 <_strtod_l+0x8f4>
 80060a0:	0d12      	lsrs	r2, r2, #20
 80060a2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80060a6:	fa01 f303 	lsl.w	r3, r1, r3
 80060aa:	4298      	cmp	r0, r3
 80060ac:	d117      	bne.n	80060de <_strtod_l+0x8fe>
 80060ae:	4b29      	ldr	r3, [pc, #164]	; (8006154 <_strtod_l+0x974>)
 80060b0:	429f      	cmp	r7, r3
 80060b2:	d102      	bne.n	80060ba <_strtod_l+0x8da>
 80060b4:	3001      	adds	r0, #1
 80060b6:	f43f addf 	beq.w	8005c78 <_strtod_l+0x498>
 80060ba:	4b23      	ldr	r3, [pc, #140]	; (8006148 <_strtod_l+0x968>)
 80060bc:	403b      	ands	r3, r7
 80060be:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80060c2:	f04f 0a00 	mov.w	sl, #0
 80060c6:	9b04      	ldr	r3, [sp, #16]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1a0      	bne.n	800600e <_strtod_l+0x82e>
 80060cc:	e5de      	b.n	8005c8c <_strtod_l+0x4ac>
 80060ce:	f04f 33ff 	mov.w	r3, #4294967295
 80060d2:	e7ea      	b.n	80060aa <_strtod_l+0x8ca>
 80060d4:	460b      	mov	r3, r1
 80060d6:	e7e8      	b.n	80060aa <_strtod_l+0x8ca>
 80060d8:	ea53 030a 	orrs.w	r3, r3, sl
 80060dc:	d088      	beq.n	8005ff0 <_strtod_l+0x810>
 80060de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060e0:	b1db      	cbz	r3, 800611a <_strtod_l+0x93a>
 80060e2:	423b      	tst	r3, r7
 80060e4:	d0ef      	beq.n	80060c6 <_strtod_l+0x8e6>
 80060e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060e8:	9a04      	ldr	r2, [sp, #16]
 80060ea:	4650      	mov	r0, sl
 80060ec:	4659      	mov	r1, fp
 80060ee:	b1c3      	cbz	r3, 8006122 <_strtod_l+0x942>
 80060f0:	f7ff fb5a 	bl	80057a8 <sulp>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80060fc:	f7fa f8c6 	bl	800028c <__adddf3>
 8006100:	4682      	mov	sl, r0
 8006102:	468b      	mov	fp, r1
 8006104:	e7df      	b.n	80060c6 <_strtod_l+0x8e6>
 8006106:	4013      	ands	r3, r2
 8006108:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800610c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006110:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006114:	f04f 3aff 	mov.w	sl, #4294967295
 8006118:	e7d5      	b.n	80060c6 <_strtod_l+0x8e6>
 800611a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800611c:	ea13 0f0a 	tst.w	r3, sl
 8006120:	e7e0      	b.n	80060e4 <_strtod_l+0x904>
 8006122:	f7ff fb41 	bl	80057a8 <sulp>
 8006126:	4602      	mov	r2, r0
 8006128:	460b      	mov	r3, r1
 800612a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800612e:	f7fa f8ab 	bl	8000288 <__aeabi_dsub>
 8006132:	2200      	movs	r2, #0
 8006134:	2300      	movs	r3, #0
 8006136:	4682      	mov	sl, r0
 8006138:	468b      	mov	fp, r1
 800613a:	f7fa fcc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800613e:	2800      	cmp	r0, #0
 8006140:	d0c1      	beq.n	80060c6 <_strtod_l+0x8e6>
 8006142:	e60e      	b.n	8005d62 <_strtod_l+0x582>
 8006144:	fffffc02 	.word	0xfffffc02
 8006148:	7ff00000 	.word	0x7ff00000
 800614c:	39500000 	.word	0x39500000
 8006150:	000fffff 	.word	0x000fffff
 8006154:	7fefffff 	.word	0x7fefffff
 8006158:	080093d8 	.word	0x080093d8
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	f002 f926 	bl	80083b0 <__ratio>
 8006164:	ec59 8b10 	vmov	r8, r9, d0
 8006168:	ee10 0a10 	vmov	r0, s0
 800616c:	2200      	movs	r2, #0
 800616e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006172:	4649      	mov	r1, r9
 8006174:	f7fa fcbc 	bl	8000af0 <__aeabi_dcmple>
 8006178:	2800      	cmp	r0, #0
 800617a:	d07c      	beq.n	8006276 <_strtod_l+0xa96>
 800617c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800617e:	2b00      	cmp	r3, #0
 8006180:	d04c      	beq.n	800621c <_strtod_l+0xa3c>
 8006182:	4b95      	ldr	r3, [pc, #596]	; (80063d8 <_strtod_l+0xbf8>)
 8006184:	2200      	movs	r2, #0
 8006186:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800618a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80063d8 <_strtod_l+0xbf8>
 800618e:	f04f 0800 	mov.w	r8, #0
 8006192:	4b92      	ldr	r3, [pc, #584]	; (80063dc <_strtod_l+0xbfc>)
 8006194:	403b      	ands	r3, r7
 8006196:	9311      	str	r3, [sp, #68]	; 0x44
 8006198:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800619a:	4b91      	ldr	r3, [pc, #580]	; (80063e0 <_strtod_l+0xc00>)
 800619c:	429a      	cmp	r2, r3
 800619e:	f040 80b2 	bne.w	8006306 <_strtod_l+0xb26>
 80061a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80061a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061aa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80061ae:	ec4b ab10 	vmov	d0, sl, fp
 80061b2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80061b6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80061ba:	f002 f821 	bl	8008200 <__ulp>
 80061be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061c2:	ec53 2b10 	vmov	r2, r3, d0
 80061c6:	f7fa fa17 	bl	80005f8 <__aeabi_dmul>
 80061ca:	4652      	mov	r2, sl
 80061cc:	465b      	mov	r3, fp
 80061ce:	f7fa f85d 	bl	800028c <__adddf3>
 80061d2:	460b      	mov	r3, r1
 80061d4:	4981      	ldr	r1, [pc, #516]	; (80063dc <_strtod_l+0xbfc>)
 80061d6:	4a83      	ldr	r2, [pc, #524]	; (80063e4 <_strtod_l+0xc04>)
 80061d8:	4019      	ands	r1, r3
 80061da:	4291      	cmp	r1, r2
 80061dc:	4682      	mov	sl, r0
 80061de:	d95e      	bls.n	800629e <_strtod_l+0xabe>
 80061e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061e2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d103      	bne.n	80061f2 <_strtod_l+0xa12>
 80061ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ec:	3301      	adds	r3, #1
 80061ee:	f43f ad43 	beq.w	8005c78 <_strtod_l+0x498>
 80061f2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80063f0 <_strtod_l+0xc10>
 80061f6:	f04f 3aff 	mov.w	sl, #4294967295
 80061fa:	991e      	ldr	r1, [sp, #120]	; 0x78
 80061fc:	4620      	mov	r0, r4
 80061fe:	f001 fcd3 	bl	8007ba8 <_Bfree>
 8006202:	9907      	ldr	r1, [sp, #28]
 8006204:	4620      	mov	r0, r4
 8006206:	f001 fccf 	bl	8007ba8 <_Bfree>
 800620a:	4631      	mov	r1, r6
 800620c:	4620      	mov	r0, r4
 800620e:	f001 fccb 	bl	8007ba8 <_Bfree>
 8006212:	4629      	mov	r1, r5
 8006214:	4620      	mov	r0, r4
 8006216:	f001 fcc7 	bl	8007ba8 <_Bfree>
 800621a:	e613      	b.n	8005e44 <_strtod_l+0x664>
 800621c:	f1ba 0f00 	cmp.w	sl, #0
 8006220:	d11b      	bne.n	800625a <_strtod_l+0xa7a>
 8006222:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006226:	b9f3      	cbnz	r3, 8006266 <_strtod_l+0xa86>
 8006228:	4b6b      	ldr	r3, [pc, #428]	; (80063d8 <_strtod_l+0xbf8>)
 800622a:	2200      	movs	r2, #0
 800622c:	4640      	mov	r0, r8
 800622e:	4649      	mov	r1, r9
 8006230:	f7fa fc54 	bl	8000adc <__aeabi_dcmplt>
 8006234:	b9d0      	cbnz	r0, 800626c <_strtod_l+0xa8c>
 8006236:	4640      	mov	r0, r8
 8006238:	4649      	mov	r1, r9
 800623a:	4b6b      	ldr	r3, [pc, #428]	; (80063e8 <_strtod_l+0xc08>)
 800623c:	2200      	movs	r2, #0
 800623e:	f7fa f9db 	bl	80005f8 <__aeabi_dmul>
 8006242:	4680      	mov	r8, r0
 8006244:	4689      	mov	r9, r1
 8006246:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800624a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800624e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006250:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8006254:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006258:	e79b      	b.n	8006192 <_strtod_l+0x9b2>
 800625a:	f1ba 0f01 	cmp.w	sl, #1
 800625e:	d102      	bne.n	8006266 <_strtod_l+0xa86>
 8006260:	2f00      	cmp	r7, #0
 8006262:	f43f ad7e 	beq.w	8005d62 <_strtod_l+0x582>
 8006266:	4b61      	ldr	r3, [pc, #388]	; (80063ec <_strtod_l+0xc0c>)
 8006268:	2200      	movs	r2, #0
 800626a:	e78c      	b.n	8006186 <_strtod_l+0x9a6>
 800626c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80063e8 <_strtod_l+0xc08>
 8006270:	f04f 0800 	mov.w	r8, #0
 8006274:	e7e7      	b.n	8006246 <_strtod_l+0xa66>
 8006276:	4b5c      	ldr	r3, [pc, #368]	; (80063e8 <_strtod_l+0xc08>)
 8006278:	4640      	mov	r0, r8
 800627a:	4649      	mov	r1, r9
 800627c:	2200      	movs	r2, #0
 800627e:	f7fa f9bb 	bl	80005f8 <__aeabi_dmul>
 8006282:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006284:	4680      	mov	r8, r0
 8006286:	4689      	mov	r9, r1
 8006288:	b933      	cbnz	r3, 8006298 <_strtod_l+0xab8>
 800628a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800628e:	9012      	str	r0, [sp, #72]	; 0x48
 8006290:	9313      	str	r3, [sp, #76]	; 0x4c
 8006292:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006296:	e7dd      	b.n	8006254 <_strtod_l+0xa74>
 8006298:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800629c:	e7f9      	b.n	8006292 <_strtod_l+0xab2>
 800629e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80062a2:	9b04      	ldr	r3, [sp, #16]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1a8      	bne.n	80061fa <_strtod_l+0xa1a>
 80062a8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80062ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80062ae:	0d1b      	lsrs	r3, r3, #20
 80062b0:	051b      	lsls	r3, r3, #20
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d1a1      	bne.n	80061fa <_strtod_l+0xa1a>
 80062b6:	4640      	mov	r0, r8
 80062b8:	4649      	mov	r1, r9
 80062ba:	f7fa fcfd 	bl	8000cb8 <__aeabi_d2lz>
 80062be:	f7fa f96d 	bl	800059c <__aeabi_l2d>
 80062c2:	4602      	mov	r2, r0
 80062c4:	460b      	mov	r3, r1
 80062c6:	4640      	mov	r0, r8
 80062c8:	4649      	mov	r1, r9
 80062ca:	f7f9 ffdd 	bl	8000288 <__aeabi_dsub>
 80062ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062d4:	ea43 030a 	orr.w	r3, r3, sl
 80062d8:	4313      	orrs	r3, r2
 80062da:	4680      	mov	r8, r0
 80062dc:	4689      	mov	r9, r1
 80062de:	d053      	beq.n	8006388 <_strtod_l+0xba8>
 80062e0:	a335      	add	r3, pc, #212	; (adr r3, 80063b8 <_strtod_l+0xbd8>)
 80062e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e6:	f7fa fbf9 	bl	8000adc <__aeabi_dcmplt>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	f47f acce 	bne.w	8005c8c <_strtod_l+0x4ac>
 80062f0:	a333      	add	r3, pc, #204	; (adr r3, 80063c0 <_strtod_l+0xbe0>)
 80062f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f6:	4640      	mov	r0, r8
 80062f8:	4649      	mov	r1, r9
 80062fa:	f7fa fc0d 	bl	8000b18 <__aeabi_dcmpgt>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f43f af7b 	beq.w	80061fa <_strtod_l+0xa1a>
 8006304:	e4c2      	b.n	8005c8c <_strtod_l+0x4ac>
 8006306:	9b04      	ldr	r3, [sp, #16]
 8006308:	b333      	cbz	r3, 8006358 <_strtod_l+0xb78>
 800630a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800630c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006310:	d822      	bhi.n	8006358 <_strtod_l+0xb78>
 8006312:	a32d      	add	r3, pc, #180	; (adr r3, 80063c8 <_strtod_l+0xbe8>)
 8006314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006318:	4640      	mov	r0, r8
 800631a:	4649      	mov	r1, r9
 800631c:	f7fa fbe8 	bl	8000af0 <__aeabi_dcmple>
 8006320:	b1a0      	cbz	r0, 800634c <_strtod_l+0xb6c>
 8006322:	4649      	mov	r1, r9
 8006324:	4640      	mov	r0, r8
 8006326:	f7fa fc3f 	bl	8000ba8 <__aeabi_d2uiz>
 800632a:	2801      	cmp	r0, #1
 800632c:	bf38      	it	cc
 800632e:	2001      	movcc	r0, #1
 8006330:	f7fa f8e8 	bl	8000504 <__aeabi_ui2d>
 8006334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006336:	4680      	mov	r8, r0
 8006338:	4689      	mov	r9, r1
 800633a:	bb13      	cbnz	r3, 8006382 <_strtod_l+0xba2>
 800633c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006340:	9014      	str	r0, [sp, #80]	; 0x50
 8006342:	9315      	str	r3, [sp, #84]	; 0x54
 8006344:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006348:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800634c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800634e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006350:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006354:	1a9b      	subs	r3, r3, r2
 8006356:	930d      	str	r3, [sp, #52]	; 0x34
 8006358:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800635c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006360:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006364:	f001 ff4c 	bl	8008200 <__ulp>
 8006368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800636c:	ec53 2b10 	vmov	r2, r3, d0
 8006370:	f7fa f942 	bl	80005f8 <__aeabi_dmul>
 8006374:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006378:	f7f9 ff88 	bl	800028c <__adddf3>
 800637c:	4682      	mov	sl, r0
 800637e:	468b      	mov	fp, r1
 8006380:	e78f      	b.n	80062a2 <_strtod_l+0xac2>
 8006382:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8006386:	e7dd      	b.n	8006344 <_strtod_l+0xb64>
 8006388:	a311      	add	r3, pc, #68	; (adr r3, 80063d0 <_strtod_l+0xbf0>)
 800638a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638e:	f7fa fba5 	bl	8000adc <__aeabi_dcmplt>
 8006392:	e7b4      	b.n	80062fe <_strtod_l+0xb1e>
 8006394:	2300      	movs	r3, #0
 8006396:	930e      	str	r3, [sp, #56]	; 0x38
 8006398:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800639a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	f7ff ba65 	b.w	800586c <_strtod_l+0x8c>
 80063a2:	2b65      	cmp	r3, #101	; 0x65
 80063a4:	f43f ab5d 	beq.w	8005a62 <_strtod_l+0x282>
 80063a8:	2b45      	cmp	r3, #69	; 0x45
 80063aa:	f43f ab5a 	beq.w	8005a62 <_strtod_l+0x282>
 80063ae:	2201      	movs	r2, #1
 80063b0:	f7ff bb92 	b.w	8005ad8 <_strtod_l+0x2f8>
 80063b4:	f3af 8000 	nop.w
 80063b8:	94a03595 	.word	0x94a03595
 80063bc:	3fdfffff 	.word	0x3fdfffff
 80063c0:	35afe535 	.word	0x35afe535
 80063c4:	3fe00000 	.word	0x3fe00000
 80063c8:	ffc00000 	.word	0xffc00000
 80063cc:	41dfffff 	.word	0x41dfffff
 80063d0:	94a03595 	.word	0x94a03595
 80063d4:	3fcfffff 	.word	0x3fcfffff
 80063d8:	3ff00000 	.word	0x3ff00000
 80063dc:	7ff00000 	.word	0x7ff00000
 80063e0:	7fe00000 	.word	0x7fe00000
 80063e4:	7c9fffff 	.word	0x7c9fffff
 80063e8:	3fe00000 	.word	0x3fe00000
 80063ec:	bff00000 	.word	0xbff00000
 80063f0:	7fefffff 	.word	0x7fefffff

080063f4 <_strtod_r>:
 80063f4:	4b01      	ldr	r3, [pc, #4]	; (80063fc <_strtod_r+0x8>)
 80063f6:	f7ff b9f3 	b.w	80057e0 <_strtod_l>
 80063fa:	bf00      	nop
 80063fc:	20000078 	.word	0x20000078

08006400 <_strtol_l.isra.0>:
 8006400:	2b01      	cmp	r3, #1
 8006402:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006406:	d001      	beq.n	800640c <_strtol_l.isra.0+0xc>
 8006408:	2b24      	cmp	r3, #36	; 0x24
 800640a:	d906      	bls.n	800641a <_strtol_l.isra.0+0x1a>
 800640c:	f7fe fae2 	bl	80049d4 <__errno>
 8006410:	2316      	movs	r3, #22
 8006412:	6003      	str	r3, [r0, #0]
 8006414:	2000      	movs	r0, #0
 8006416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800641a:	4f3a      	ldr	r7, [pc, #232]	; (8006504 <_strtol_l.isra.0+0x104>)
 800641c:	468e      	mov	lr, r1
 800641e:	4676      	mov	r6, lr
 8006420:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006424:	5de5      	ldrb	r5, [r4, r7]
 8006426:	f015 0508 	ands.w	r5, r5, #8
 800642a:	d1f8      	bne.n	800641e <_strtol_l.isra.0+0x1e>
 800642c:	2c2d      	cmp	r4, #45	; 0x2d
 800642e:	d134      	bne.n	800649a <_strtol_l.isra.0+0x9a>
 8006430:	f89e 4000 	ldrb.w	r4, [lr]
 8006434:	f04f 0801 	mov.w	r8, #1
 8006438:	f106 0e02 	add.w	lr, r6, #2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d05c      	beq.n	80064fa <_strtol_l.isra.0+0xfa>
 8006440:	2b10      	cmp	r3, #16
 8006442:	d10c      	bne.n	800645e <_strtol_l.isra.0+0x5e>
 8006444:	2c30      	cmp	r4, #48	; 0x30
 8006446:	d10a      	bne.n	800645e <_strtol_l.isra.0+0x5e>
 8006448:	f89e 4000 	ldrb.w	r4, [lr]
 800644c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006450:	2c58      	cmp	r4, #88	; 0x58
 8006452:	d14d      	bne.n	80064f0 <_strtol_l.isra.0+0xf0>
 8006454:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006458:	2310      	movs	r3, #16
 800645a:	f10e 0e02 	add.w	lr, lr, #2
 800645e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8006462:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006466:	2600      	movs	r6, #0
 8006468:	fbbc f9f3 	udiv	r9, ip, r3
 800646c:	4635      	mov	r5, r6
 800646e:	fb03 ca19 	mls	sl, r3, r9, ip
 8006472:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8006476:	2f09      	cmp	r7, #9
 8006478:	d818      	bhi.n	80064ac <_strtol_l.isra.0+0xac>
 800647a:	463c      	mov	r4, r7
 800647c:	42a3      	cmp	r3, r4
 800647e:	dd24      	ble.n	80064ca <_strtol_l.isra.0+0xca>
 8006480:	2e00      	cmp	r6, #0
 8006482:	db1f      	blt.n	80064c4 <_strtol_l.isra.0+0xc4>
 8006484:	45a9      	cmp	r9, r5
 8006486:	d31d      	bcc.n	80064c4 <_strtol_l.isra.0+0xc4>
 8006488:	d101      	bne.n	800648e <_strtol_l.isra.0+0x8e>
 800648a:	45a2      	cmp	sl, r4
 800648c:	db1a      	blt.n	80064c4 <_strtol_l.isra.0+0xc4>
 800648e:	fb05 4503 	mla	r5, r5, r3, r4
 8006492:	2601      	movs	r6, #1
 8006494:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006498:	e7eb      	b.n	8006472 <_strtol_l.isra.0+0x72>
 800649a:	2c2b      	cmp	r4, #43	; 0x2b
 800649c:	bf08      	it	eq
 800649e:	f89e 4000 	ldrbeq.w	r4, [lr]
 80064a2:	46a8      	mov	r8, r5
 80064a4:	bf08      	it	eq
 80064a6:	f106 0e02 	addeq.w	lr, r6, #2
 80064aa:	e7c7      	b.n	800643c <_strtol_l.isra.0+0x3c>
 80064ac:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80064b0:	2f19      	cmp	r7, #25
 80064b2:	d801      	bhi.n	80064b8 <_strtol_l.isra.0+0xb8>
 80064b4:	3c37      	subs	r4, #55	; 0x37
 80064b6:	e7e1      	b.n	800647c <_strtol_l.isra.0+0x7c>
 80064b8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80064bc:	2f19      	cmp	r7, #25
 80064be:	d804      	bhi.n	80064ca <_strtol_l.isra.0+0xca>
 80064c0:	3c57      	subs	r4, #87	; 0x57
 80064c2:	e7db      	b.n	800647c <_strtol_l.isra.0+0x7c>
 80064c4:	f04f 36ff 	mov.w	r6, #4294967295
 80064c8:	e7e4      	b.n	8006494 <_strtol_l.isra.0+0x94>
 80064ca:	2e00      	cmp	r6, #0
 80064cc:	da05      	bge.n	80064da <_strtol_l.isra.0+0xda>
 80064ce:	2322      	movs	r3, #34	; 0x22
 80064d0:	6003      	str	r3, [r0, #0]
 80064d2:	4665      	mov	r5, ip
 80064d4:	b942      	cbnz	r2, 80064e8 <_strtol_l.isra.0+0xe8>
 80064d6:	4628      	mov	r0, r5
 80064d8:	e79d      	b.n	8006416 <_strtol_l.isra.0+0x16>
 80064da:	f1b8 0f00 	cmp.w	r8, #0
 80064de:	d000      	beq.n	80064e2 <_strtol_l.isra.0+0xe2>
 80064e0:	426d      	negs	r5, r5
 80064e2:	2a00      	cmp	r2, #0
 80064e4:	d0f7      	beq.n	80064d6 <_strtol_l.isra.0+0xd6>
 80064e6:	b10e      	cbz	r6, 80064ec <_strtol_l.isra.0+0xec>
 80064e8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80064ec:	6011      	str	r1, [r2, #0]
 80064ee:	e7f2      	b.n	80064d6 <_strtol_l.isra.0+0xd6>
 80064f0:	2430      	movs	r4, #48	; 0x30
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1b3      	bne.n	800645e <_strtol_l.isra.0+0x5e>
 80064f6:	2308      	movs	r3, #8
 80064f8:	e7b1      	b.n	800645e <_strtol_l.isra.0+0x5e>
 80064fa:	2c30      	cmp	r4, #48	; 0x30
 80064fc:	d0a4      	beq.n	8006448 <_strtol_l.isra.0+0x48>
 80064fe:	230a      	movs	r3, #10
 8006500:	e7ad      	b.n	800645e <_strtol_l.isra.0+0x5e>
 8006502:	bf00      	nop
 8006504:	08009401 	.word	0x08009401

08006508 <_strtol_r>:
 8006508:	f7ff bf7a 	b.w	8006400 <_strtol_l.isra.0>

0800650c <quorem>:
 800650c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006510:	6903      	ldr	r3, [r0, #16]
 8006512:	690c      	ldr	r4, [r1, #16]
 8006514:	42a3      	cmp	r3, r4
 8006516:	4607      	mov	r7, r0
 8006518:	f2c0 8081 	blt.w	800661e <quorem+0x112>
 800651c:	3c01      	subs	r4, #1
 800651e:	f101 0814 	add.w	r8, r1, #20
 8006522:	f100 0514 	add.w	r5, r0, #20
 8006526:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800652a:	9301      	str	r3, [sp, #4]
 800652c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006530:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006534:	3301      	adds	r3, #1
 8006536:	429a      	cmp	r2, r3
 8006538:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800653c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006540:	fbb2 f6f3 	udiv	r6, r2, r3
 8006544:	d331      	bcc.n	80065aa <quorem+0x9e>
 8006546:	f04f 0e00 	mov.w	lr, #0
 800654a:	4640      	mov	r0, r8
 800654c:	46ac      	mov	ip, r5
 800654e:	46f2      	mov	sl, lr
 8006550:	f850 2b04 	ldr.w	r2, [r0], #4
 8006554:	b293      	uxth	r3, r2
 8006556:	fb06 e303 	mla	r3, r6, r3, lr
 800655a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800655e:	b29b      	uxth	r3, r3
 8006560:	ebaa 0303 	sub.w	r3, sl, r3
 8006564:	0c12      	lsrs	r2, r2, #16
 8006566:	f8dc a000 	ldr.w	sl, [ip]
 800656a:	fb06 e202 	mla	r2, r6, r2, lr
 800656e:	fa13 f38a 	uxtah	r3, r3, sl
 8006572:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006576:	fa1f fa82 	uxth.w	sl, r2
 800657a:	f8dc 2000 	ldr.w	r2, [ip]
 800657e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006582:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006586:	b29b      	uxth	r3, r3
 8006588:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800658c:	4581      	cmp	r9, r0
 800658e:	f84c 3b04 	str.w	r3, [ip], #4
 8006592:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006596:	d2db      	bcs.n	8006550 <quorem+0x44>
 8006598:	f855 300b 	ldr.w	r3, [r5, fp]
 800659c:	b92b      	cbnz	r3, 80065aa <quorem+0x9e>
 800659e:	9b01      	ldr	r3, [sp, #4]
 80065a0:	3b04      	subs	r3, #4
 80065a2:	429d      	cmp	r5, r3
 80065a4:	461a      	mov	r2, r3
 80065a6:	d32e      	bcc.n	8006606 <quorem+0xfa>
 80065a8:	613c      	str	r4, [r7, #16]
 80065aa:	4638      	mov	r0, r7
 80065ac:	f001 fd84 	bl	80080b8 <__mcmp>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	db24      	blt.n	80065fe <quorem+0xf2>
 80065b4:	3601      	adds	r6, #1
 80065b6:	4628      	mov	r0, r5
 80065b8:	f04f 0c00 	mov.w	ip, #0
 80065bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80065c0:	f8d0 e000 	ldr.w	lr, [r0]
 80065c4:	b293      	uxth	r3, r2
 80065c6:	ebac 0303 	sub.w	r3, ip, r3
 80065ca:	0c12      	lsrs	r2, r2, #16
 80065cc:	fa13 f38e 	uxtah	r3, r3, lr
 80065d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80065d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065d8:	b29b      	uxth	r3, r3
 80065da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065de:	45c1      	cmp	r9, r8
 80065e0:	f840 3b04 	str.w	r3, [r0], #4
 80065e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80065e8:	d2e8      	bcs.n	80065bc <quorem+0xb0>
 80065ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065f2:	b922      	cbnz	r2, 80065fe <quorem+0xf2>
 80065f4:	3b04      	subs	r3, #4
 80065f6:	429d      	cmp	r5, r3
 80065f8:	461a      	mov	r2, r3
 80065fa:	d30a      	bcc.n	8006612 <quorem+0x106>
 80065fc:	613c      	str	r4, [r7, #16]
 80065fe:	4630      	mov	r0, r6
 8006600:	b003      	add	sp, #12
 8006602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006606:	6812      	ldr	r2, [r2, #0]
 8006608:	3b04      	subs	r3, #4
 800660a:	2a00      	cmp	r2, #0
 800660c:	d1cc      	bne.n	80065a8 <quorem+0x9c>
 800660e:	3c01      	subs	r4, #1
 8006610:	e7c7      	b.n	80065a2 <quorem+0x96>
 8006612:	6812      	ldr	r2, [r2, #0]
 8006614:	3b04      	subs	r3, #4
 8006616:	2a00      	cmp	r2, #0
 8006618:	d1f0      	bne.n	80065fc <quorem+0xf0>
 800661a:	3c01      	subs	r4, #1
 800661c:	e7eb      	b.n	80065f6 <quorem+0xea>
 800661e:	2000      	movs	r0, #0
 8006620:	e7ee      	b.n	8006600 <quorem+0xf4>
 8006622:	0000      	movs	r0, r0
 8006624:	0000      	movs	r0, r0
	...

08006628 <_dtoa_r>:
 8006628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800662c:	ed2d 8b02 	vpush	{d8}
 8006630:	ec57 6b10 	vmov	r6, r7, d0
 8006634:	b095      	sub	sp, #84	; 0x54
 8006636:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006638:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800663c:	9105      	str	r1, [sp, #20]
 800663e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006642:	4604      	mov	r4, r0
 8006644:	9209      	str	r2, [sp, #36]	; 0x24
 8006646:	930f      	str	r3, [sp, #60]	; 0x3c
 8006648:	b975      	cbnz	r5, 8006668 <_dtoa_r+0x40>
 800664a:	2010      	movs	r0, #16
 800664c:	f001 fa44 	bl	8007ad8 <malloc>
 8006650:	4602      	mov	r2, r0
 8006652:	6260      	str	r0, [r4, #36]	; 0x24
 8006654:	b920      	cbnz	r0, 8006660 <_dtoa_r+0x38>
 8006656:	4bb2      	ldr	r3, [pc, #712]	; (8006920 <_dtoa_r+0x2f8>)
 8006658:	21ea      	movs	r1, #234	; 0xea
 800665a:	48b2      	ldr	r0, [pc, #712]	; (8006924 <_dtoa_r+0x2fc>)
 800665c:	f002 fbde 	bl	8008e1c <__assert_func>
 8006660:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006664:	6005      	str	r5, [r0, #0]
 8006666:	60c5      	str	r5, [r0, #12]
 8006668:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800666a:	6819      	ldr	r1, [r3, #0]
 800666c:	b151      	cbz	r1, 8006684 <_dtoa_r+0x5c>
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	604a      	str	r2, [r1, #4]
 8006672:	2301      	movs	r3, #1
 8006674:	4093      	lsls	r3, r2
 8006676:	608b      	str	r3, [r1, #8]
 8006678:	4620      	mov	r0, r4
 800667a:	f001 fa95 	bl	8007ba8 <_Bfree>
 800667e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006680:	2200      	movs	r2, #0
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	1e3b      	subs	r3, r7, #0
 8006686:	bfb9      	ittee	lt
 8006688:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800668c:	9303      	strlt	r3, [sp, #12]
 800668e:	2300      	movge	r3, #0
 8006690:	f8c8 3000 	strge.w	r3, [r8]
 8006694:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006698:	4ba3      	ldr	r3, [pc, #652]	; (8006928 <_dtoa_r+0x300>)
 800669a:	bfbc      	itt	lt
 800669c:	2201      	movlt	r2, #1
 800669e:	f8c8 2000 	strlt.w	r2, [r8]
 80066a2:	ea33 0309 	bics.w	r3, r3, r9
 80066a6:	d11b      	bne.n	80066e0 <_dtoa_r+0xb8>
 80066a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80066aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80066ae:	6013      	str	r3, [r2, #0]
 80066b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066b4:	4333      	orrs	r3, r6
 80066b6:	f000 857a 	beq.w	80071ae <_dtoa_r+0xb86>
 80066ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066bc:	b963      	cbnz	r3, 80066d8 <_dtoa_r+0xb0>
 80066be:	4b9b      	ldr	r3, [pc, #620]	; (800692c <_dtoa_r+0x304>)
 80066c0:	e024      	b.n	800670c <_dtoa_r+0xe4>
 80066c2:	4b9b      	ldr	r3, [pc, #620]	; (8006930 <_dtoa_r+0x308>)
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	3308      	adds	r3, #8
 80066c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066ca:	6013      	str	r3, [r2, #0]
 80066cc:	9800      	ldr	r0, [sp, #0]
 80066ce:	b015      	add	sp, #84	; 0x54
 80066d0:	ecbd 8b02 	vpop	{d8}
 80066d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d8:	4b94      	ldr	r3, [pc, #592]	; (800692c <_dtoa_r+0x304>)
 80066da:	9300      	str	r3, [sp, #0]
 80066dc:	3303      	adds	r3, #3
 80066de:	e7f3      	b.n	80066c8 <_dtoa_r+0xa0>
 80066e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066e4:	2200      	movs	r2, #0
 80066e6:	ec51 0b17 	vmov	r0, r1, d7
 80066ea:	2300      	movs	r3, #0
 80066ec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80066f0:	f7fa f9ea 	bl	8000ac8 <__aeabi_dcmpeq>
 80066f4:	4680      	mov	r8, r0
 80066f6:	b158      	cbz	r0, 8006710 <_dtoa_r+0xe8>
 80066f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80066fa:	2301      	movs	r3, #1
 80066fc:	6013      	str	r3, [r2, #0]
 80066fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 8551 	beq.w	80071a8 <_dtoa_r+0xb80>
 8006706:	488b      	ldr	r0, [pc, #556]	; (8006934 <_dtoa_r+0x30c>)
 8006708:	6018      	str	r0, [r3, #0]
 800670a:	1e43      	subs	r3, r0, #1
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	e7dd      	b.n	80066cc <_dtoa_r+0xa4>
 8006710:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006714:	aa12      	add	r2, sp, #72	; 0x48
 8006716:	a913      	add	r1, sp, #76	; 0x4c
 8006718:	4620      	mov	r0, r4
 800671a:	f001 fded 	bl	80082f8 <__d2b>
 800671e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006722:	4683      	mov	fp, r0
 8006724:	2d00      	cmp	r5, #0
 8006726:	d07c      	beq.n	8006822 <_dtoa_r+0x1fa>
 8006728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800672a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800672e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006732:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006736:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800673a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800673e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006742:	4b7d      	ldr	r3, [pc, #500]	; (8006938 <_dtoa_r+0x310>)
 8006744:	2200      	movs	r2, #0
 8006746:	4630      	mov	r0, r6
 8006748:	4639      	mov	r1, r7
 800674a:	f7f9 fd9d 	bl	8000288 <__aeabi_dsub>
 800674e:	a36e      	add	r3, pc, #440	; (adr r3, 8006908 <_dtoa_r+0x2e0>)
 8006750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006754:	f7f9 ff50 	bl	80005f8 <__aeabi_dmul>
 8006758:	a36d      	add	r3, pc, #436	; (adr r3, 8006910 <_dtoa_r+0x2e8>)
 800675a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675e:	f7f9 fd95 	bl	800028c <__adddf3>
 8006762:	4606      	mov	r6, r0
 8006764:	4628      	mov	r0, r5
 8006766:	460f      	mov	r7, r1
 8006768:	f7f9 fedc 	bl	8000524 <__aeabi_i2d>
 800676c:	a36a      	add	r3, pc, #424	; (adr r3, 8006918 <_dtoa_r+0x2f0>)
 800676e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006772:	f7f9 ff41 	bl	80005f8 <__aeabi_dmul>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	4630      	mov	r0, r6
 800677c:	4639      	mov	r1, r7
 800677e:	f7f9 fd85 	bl	800028c <__adddf3>
 8006782:	4606      	mov	r6, r0
 8006784:	460f      	mov	r7, r1
 8006786:	f7fa f9e7 	bl	8000b58 <__aeabi_d2iz>
 800678a:	2200      	movs	r2, #0
 800678c:	4682      	mov	sl, r0
 800678e:	2300      	movs	r3, #0
 8006790:	4630      	mov	r0, r6
 8006792:	4639      	mov	r1, r7
 8006794:	f7fa f9a2 	bl	8000adc <__aeabi_dcmplt>
 8006798:	b148      	cbz	r0, 80067ae <_dtoa_r+0x186>
 800679a:	4650      	mov	r0, sl
 800679c:	f7f9 fec2 	bl	8000524 <__aeabi_i2d>
 80067a0:	4632      	mov	r2, r6
 80067a2:	463b      	mov	r3, r7
 80067a4:	f7fa f990 	bl	8000ac8 <__aeabi_dcmpeq>
 80067a8:	b908      	cbnz	r0, 80067ae <_dtoa_r+0x186>
 80067aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067ae:	f1ba 0f16 	cmp.w	sl, #22
 80067b2:	d854      	bhi.n	800685e <_dtoa_r+0x236>
 80067b4:	4b61      	ldr	r3, [pc, #388]	; (800693c <_dtoa_r+0x314>)
 80067b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80067ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067c2:	f7fa f98b 	bl	8000adc <__aeabi_dcmplt>
 80067c6:	2800      	cmp	r0, #0
 80067c8:	d04b      	beq.n	8006862 <_dtoa_r+0x23a>
 80067ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067ce:	2300      	movs	r3, #0
 80067d0:	930e      	str	r3, [sp, #56]	; 0x38
 80067d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067d4:	1b5d      	subs	r5, r3, r5
 80067d6:	1e6b      	subs	r3, r5, #1
 80067d8:	9304      	str	r3, [sp, #16]
 80067da:	bf43      	ittte	mi
 80067dc:	2300      	movmi	r3, #0
 80067de:	f1c5 0801 	rsbmi	r8, r5, #1
 80067e2:	9304      	strmi	r3, [sp, #16]
 80067e4:	f04f 0800 	movpl.w	r8, #0
 80067e8:	f1ba 0f00 	cmp.w	sl, #0
 80067ec:	db3b      	blt.n	8006866 <_dtoa_r+0x23e>
 80067ee:	9b04      	ldr	r3, [sp, #16]
 80067f0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80067f4:	4453      	add	r3, sl
 80067f6:	9304      	str	r3, [sp, #16]
 80067f8:	2300      	movs	r3, #0
 80067fa:	9306      	str	r3, [sp, #24]
 80067fc:	9b05      	ldr	r3, [sp, #20]
 80067fe:	2b09      	cmp	r3, #9
 8006800:	d869      	bhi.n	80068d6 <_dtoa_r+0x2ae>
 8006802:	2b05      	cmp	r3, #5
 8006804:	bfc4      	itt	gt
 8006806:	3b04      	subgt	r3, #4
 8006808:	9305      	strgt	r3, [sp, #20]
 800680a:	9b05      	ldr	r3, [sp, #20]
 800680c:	f1a3 0302 	sub.w	r3, r3, #2
 8006810:	bfcc      	ite	gt
 8006812:	2500      	movgt	r5, #0
 8006814:	2501      	movle	r5, #1
 8006816:	2b03      	cmp	r3, #3
 8006818:	d869      	bhi.n	80068ee <_dtoa_r+0x2c6>
 800681a:	e8df f003 	tbb	[pc, r3]
 800681e:	4e2c      	.short	0x4e2c
 8006820:	5a4c      	.short	0x5a4c
 8006822:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006826:	441d      	add	r5, r3
 8006828:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800682c:	2b20      	cmp	r3, #32
 800682e:	bfc1      	itttt	gt
 8006830:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006834:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006838:	fa09 f303 	lslgt.w	r3, r9, r3
 800683c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006840:	bfda      	itte	le
 8006842:	f1c3 0320 	rsble	r3, r3, #32
 8006846:	fa06 f003 	lslle.w	r0, r6, r3
 800684a:	4318      	orrgt	r0, r3
 800684c:	f7f9 fe5a 	bl	8000504 <__aeabi_ui2d>
 8006850:	2301      	movs	r3, #1
 8006852:	4606      	mov	r6, r0
 8006854:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006858:	3d01      	subs	r5, #1
 800685a:	9310      	str	r3, [sp, #64]	; 0x40
 800685c:	e771      	b.n	8006742 <_dtoa_r+0x11a>
 800685e:	2301      	movs	r3, #1
 8006860:	e7b6      	b.n	80067d0 <_dtoa_r+0x1a8>
 8006862:	900e      	str	r0, [sp, #56]	; 0x38
 8006864:	e7b5      	b.n	80067d2 <_dtoa_r+0x1aa>
 8006866:	f1ca 0300 	rsb	r3, sl, #0
 800686a:	9306      	str	r3, [sp, #24]
 800686c:	2300      	movs	r3, #0
 800686e:	eba8 080a 	sub.w	r8, r8, sl
 8006872:	930d      	str	r3, [sp, #52]	; 0x34
 8006874:	e7c2      	b.n	80067fc <_dtoa_r+0x1d4>
 8006876:	2300      	movs	r3, #0
 8006878:	9308      	str	r3, [sp, #32]
 800687a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800687c:	2b00      	cmp	r3, #0
 800687e:	dc39      	bgt.n	80068f4 <_dtoa_r+0x2cc>
 8006880:	f04f 0901 	mov.w	r9, #1
 8006884:	f8cd 9004 	str.w	r9, [sp, #4]
 8006888:	464b      	mov	r3, r9
 800688a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800688e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006890:	2200      	movs	r2, #0
 8006892:	6042      	str	r2, [r0, #4]
 8006894:	2204      	movs	r2, #4
 8006896:	f102 0614 	add.w	r6, r2, #20
 800689a:	429e      	cmp	r6, r3
 800689c:	6841      	ldr	r1, [r0, #4]
 800689e:	d92f      	bls.n	8006900 <_dtoa_r+0x2d8>
 80068a0:	4620      	mov	r0, r4
 80068a2:	f001 f941 	bl	8007b28 <_Balloc>
 80068a6:	9000      	str	r0, [sp, #0]
 80068a8:	2800      	cmp	r0, #0
 80068aa:	d14b      	bne.n	8006944 <_dtoa_r+0x31c>
 80068ac:	4b24      	ldr	r3, [pc, #144]	; (8006940 <_dtoa_r+0x318>)
 80068ae:	4602      	mov	r2, r0
 80068b0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80068b4:	e6d1      	b.n	800665a <_dtoa_r+0x32>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e7de      	b.n	8006878 <_dtoa_r+0x250>
 80068ba:	2300      	movs	r3, #0
 80068bc:	9308      	str	r3, [sp, #32]
 80068be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068c0:	eb0a 0903 	add.w	r9, sl, r3
 80068c4:	f109 0301 	add.w	r3, r9, #1
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	9301      	str	r3, [sp, #4]
 80068cc:	bfb8      	it	lt
 80068ce:	2301      	movlt	r3, #1
 80068d0:	e7dd      	b.n	800688e <_dtoa_r+0x266>
 80068d2:	2301      	movs	r3, #1
 80068d4:	e7f2      	b.n	80068bc <_dtoa_r+0x294>
 80068d6:	2501      	movs	r5, #1
 80068d8:	2300      	movs	r3, #0
 80068da:	9305      	str	r3, [sp, #20]
 80068dc:	9508      	str	r5, [sp, #32]
 80068de:	f04f 39ff 	mov.w	r9, #4294967295
 80068e2:	2200      	movs	r2, #0
 80068e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80068e8:	2312      	movs	r3, #18
 80068ea:	9209      	str	r2, [sp, #36]	; 0x24
 80068ec:	e7cf      	b.n	800688e <_dtoa_r+0x266>
 80068ee:	2301      	movs	r3, #1
 80068f0:	9308      	str	r3, [sp, #32]
 80068f2:	e7f4      	b.n	80068de <_dtoa_r+0x2b6>
 80068f4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80068f8:	f8cd 9004 	str.w	r9, [sp, #4]
 80068fc:	464b      	mov	r3, r9
 80068fe:	e7c6      	b.n	800688e <_dtoa_r+0x266>
 8006900:	3101      	adds	r1, #1
 8006902:	6041      	str	r1, [r0, #4]
 8006904:	0052      	lsls	r2, r2, #1
 8006906:	e7c6      	b.n	8006896 <_dtoa_r+0x26e>
 8006908:	636f4361 	.word	0x636f4361
 800690c:	3fd287a7 	.word	0x3fd287a7
 8006910:	8b60c8b3 	.word	0x8b60c8b3
 8006914:	3fc68a28 	.word	0x3fc68a28
 8006918:	509f79fb 	.word	0x509f79fb
 800691c:	3fd34413 	.word	0x3fd34413
 8006920:	0800950e 	.word	0x0800950e
 8006924:	08009525 	.word	0x08009525
 8006928:	7ff00000 	.word	0x7ff00000
 800692c:	0800950a 	.word	0x0800950a
 8006930:	08009501 	.word	0x08009501
 8006934:	08009385 	.word	0x08009385
 8006938:	3ff80000 	.word	0x3ff80000
 800693c:	08009700 	.word	0x08009700
 8006940:	08009584 	.word	0x08009584
 8006944:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006946:	9a00      	ldr	r2, [sp, #0]
 8006948:	601a      	str	r2, [r3, #0]
 800694a:	9b01      	ldr	r3, [sp, #4]
 800694c:	2b0e      	cmp	r3, #14
 800694e:	f200 80ad 	bhi.w	8006aac <_dtoa_r+0x484>
 8006952:	2d00      	cmp	r5, #0
 8006954:	f000 80aa 	beq.w	8006aac <_dtoa_r+0x484>
 8006958:	f1ba 0f00 	cmp.w	sl, #0
 800695c:	dd36      	ble.n	80069cc <_dtoa_r+0x3a4>
 800695e:	4ac3      	ldr	r2, [pc, #780]	; (8006c6c <_dtoa_r+0x644>)
 8006960:	f00a 030f 	and.w	r3, sl, #15
 8006964:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006968:	ed93 7b00 	vldr	d7, [r3]
 800696c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006970:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006974:	eeb0 8a47 	vmov.f32	s16, s14
 8006978:	eef0 8a67 	vmov.f32	s17, s15
 800697c:	d016      	beq.n	80069ac <_dtoa_r+0x384>
 800697e:	4bbc      	ldr	r3, [pc, #752]	; (8006c70 <_dtoa_r+0x648>)
 8006980:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006984:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006988:	f7f9 ff60 	bl	800084c <__aeabi_ddiv>
 800698c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006990:	f007 070f 	and.w	r7, r7, #15
 8006994:	2503      	movs	r5, #3
 8006996:	4eb6      	ldr	r6, [pc, #728]	; (8006c70 <_dtoa_r+0x648>)
 8006998:	b957      	cbnz	r7, 80069b0 <_dtoa_r+0x388>
 800699a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800699e:	ec53 2b18 	vmov	r2, r3, d8
 80069a2:	f7f9 ff53 	bl	800084c <__aeabi_ddiv>
 80069a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069aa:	e029      	b.n	8006a00 <_dtoa_r+0x3d8>
 80069ac:	2502      	movs	r5, #2
 80069ae:	e7f2      	b.n	8006996 <_dtoa_r+0x36e>
 80069b0:	07f9      	lsls	r1, r7, #31
 80069b2:	d508      	bpl.n	80069c6 <_dtoa_r+0x39e>
 80069b4:	ec51 0b18 	vmov	r0, r1, d8
 80069b8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80069bc:	f7f9 fe1c 	bl	80005f8 <__aeabi_dmul>
 80069c0:	ec41 0b18 	vmov	d8, r0, r1
 80069c4:	3501      	adds	r5, #1
 80069c6:	107f      	asrs	r7, r7, #1
 80069c8:	3608      	adds	r6, #8
 80069ca:	e7e5      	b.n	8006998 <_dtoa_r+0x370>
 80069cc:	f000 80a6 	beq.w	8006b1c <_dtoa_r+0x4f4>
 80069d0:	f1ca 0600 	rsb	r6, sl, #0
 80069d4:	4ba5      	ldr	r3, [pc, #660]	; (8006c6c <_dtoa_r+0x644>)
 80069d6:	4fa6      	ldr	r7, [pc, #664]	; (8006c70 <_dtoa_r+0x648>)
 80069d8:	f006 020f 	and.w	r2, r6, #15
 80069dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80069e8:	f7f9 fe06 	bl	80005f8 <__aeabi_dmul>
 80069ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069f0:	1136      	asrs	r6, r6, #4
 80069f2:	2300      	movs	r3, #0
 80069f4:	2502      	movs	r5, #2
 80069f6:	2e00      	cmp	r6, #0
 80069f8:	f040 8085 	bne.w	8006b06 <_dtoa_r+0x4de>
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1d2      	bne.n	80069a6 <_dtoa_r+0x37e>
 8006a00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 808c 	beq.w	8006b20 <_dtoa_r+0x4f8>
 8006a08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a0c:	4b99      	ldr	r3, [pc, #612]	; (8006c74 <_dtoa_r+0x64c>)
 8006a0e:	2200      	movs	r2, #0
 8006a10:	4630      	mov	r0, r6
 8006a12:	4639      	mov	r1, r7
 8006a14:	f7fa f862 	bl	8000adc <__aeabi_dcmplt>
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	f000 8081 	beq.w	8006b20 <_dtoa_r+0x4f8>
 8006a1e:	9b01      	ldr	r3, [sp, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d07d      	beq.n	8006b20 <_dtoa_r+0x4f8>
 8006a24:	f1b9 0f00 	cmp.w	r9, #0
 8006a28:	dd3c      	ble.n	8006aa4 <_dtoa_r+0x47c>
 8006a2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006a2e:	9307      	str	r3, [sp, #28]
 8006a30:	2200      	movs	r2, #0
 8006a32:	4b91      	ldr	r3, [pc, #580]	; (8006c78 <_dtoa_r+0x650>)
 8006a34:	4630      	mov	r0, r6
 8006a36:	4639      	mov	r1, r7
 8006a38:	f7f9 fdde 	bl	80005f8 <__aeabi_dmul>
 8006a3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a40:	3501      	adds	r5, #1
 8006a42:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006a46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	f7f9 fd6a 	bl	8000524 <__aeabi_i2d>
 8006a50:	4632      	mov	r2, r6
 8006a52:	463b      	mov	r3, r7
 8006a54:	f7f9 fdd0 	bl	80005f8 <__aeabi_dmul>
 8006a58:	4b88      	ldr	r3, [pc, #544]	; (8006c7c <_dtoa_r+0x654>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f7f9 fc16 	bl	800028c <__adddf3>
 8006a60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a68:	9303      	str	r3, [sp, #12]
 8006a6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d15c      	bne.n	8006b2a <_dtoa_r+0x502>
 8006a70:	4b83      	ldr	r3, [pc, #524]	; (8006c80 <_dtoa_r+0x658>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	4630      	mov	r0, r6
 8006a76:	4639      	mov	r1, r7
 8006a78:	f7f9 fc06 	bl	8000288 <__aeabi_dsub>
 8006a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a80:	4606      	mov	r6, r0
 8006a82:	460f      	mov	r7, r1
 8006a84:	f7fa f848 	bl	8000b18 <__aeabi_dcmpgt>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	f040 8296 	bne.w	8006fba <_dtoa_r+0x992>
 8006a8e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006a92:	4630      	mov	r0, r6
 8006a94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a98:	4639      	mov	r1, r7
 8006a9a:	f7fa f81f 	bl	8000adc <__aeabi_dcmplt>
 8006a9e:	2800      	cmp	r0, #0
 8006aa0:	f040 8288 	bne.w	8006fb4 <_dtoa_r+0x98c>
 8006aa4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006aa8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006aac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f2c0 8158 	blt.w	8006d64 <_dtoa_r+0x73c>
 8006ab4:	f1ba 0f0e 	cmp.w	sl, #14
 8006ab8:	f300 8154 	bgt.w	8006d64 <_dtoa_r+0x73c>
 8006abc:	4b6b      	ldr	r3, [pc, #428]	; (8006c6c <_dtoa_r+0x644>)
 8006abe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006ac2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f280 80e3 	bge.w	8006c94 <_dtoa_r+0x66c>
 8006ace:	9b01      	ldr	r3, [sp, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f300 80df 	bgt.w	8006c94 <_dtoa_r+0x66c>
 8006ad6:	f040 826d 	bne.w	8006fb4 <_dtoa_r+0x98c>
 8006ada:	4b69      	ldr	r3, [pc, #420]	; (8006c80 <_dtoa_r+0x658>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	4640      	mov	r0, r8
 8006ae0:	4649      	mov	r1, r9
 8006ae2:	f7f9 fd89 	bl	80005f8 <__aeabi_dmul>
 8006ae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006aea:	f7fa f80b 	bl	8000b04 <__aeabi_dcmpge>
 8006aee:	9e01      	ldr	r6, [sp, #4]
 8006af0:	4637      	mov	r7, r6
 8006af2:	2800      	cmp	r0, #0
 8006af4:	f040 8243 	bne.w	8006f7e <_dtoa_r+0x956>
 8006af8:	9d00      	ldr	r5, [sp, #0]
 8006afa:	2331      	movs	r3, #49	; 0x31
 8006afc:	f805 3b01 	strb.w	r3, [r5], #1
 8006b00:	f10a 0a01 	add.w	sl, sl, #1
 8006b04:	e23f      	b.n	8006f86 <_dtoa_r+0x95e>
 8006b06:	07f2      	lsls	r2, r6, #31
 8006b08:	d505      	bpl.n	8006b16 <_dtoa_r+0x4ee>
 8006b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b0e:	f7f9 fd73 	bl	80005f8 <__aeabi_dmul>
 8006b12:	3501      	adds	r5, #1
 8006b14:	2301      	movs	r3, #1
 8006b16:	1076      	asrs	r6, r6, #1
 8006b18:	3708      	adds	r7, #8
 8006b1a:	e76c      	b.n	80069f6 <_dtoa_r+0x3ce>
 8006b1c:	2502      	movs	r5, #2
 8006b1e:	e76f      	b.n	8006a00 <_dtoa_r+0x3d8>
 8006b20:	9b01      	ldr	r3, [sp, #4]
 8006b22:	f8cd a01c 	str.w	sl, [sp, #28]
 8006b26:	930c      	str	r3, [sp, #48]	; 0x30
 8006b28:	e78d      	b.n	8006a46 <_dtoa_r+0x41e>
 8006b2a:	9900      	ldr	r1, [sp, #0]
 8006b2c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006b2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b30:	4b4e      	ldr	r3, [pc, #312]	; (8006c6c <_dtoa_r+0x644>)
 8006b32:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b36:	4401      	add	r1, r0
 8006b38:	9102      	str	r1, [sp, #8]
 8006b3a:	9908      	ldr	r1, [sp, #32]
 8006b3c:	eeb0 8a47 	vmov.f32	s16, s14
 8006b40:	eef0 8a67 	vmov.f32	s17, s15
 8006b44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b4c:	2900      	cmp	r1, #0
 8006b4e:	d045      	beq.n	8006bdc <_dtoa_r+0x5b4>
 8006b50:	494c      	ldr	r1, [pc, #304]	; (8006c84 <_dtoa_r+0x65c>)
 8006b52:	2000      	movs	r0, #0
 8006b54:	f7f9 fe7a 	bl	800084c <__aeabi_ddiv>
 8006b58:	ec53 2b18 	vmov	r2, r3, d8
 8006b5c:	f7f9 fb94 	bl	8000288 <__aeabi_dsub>
 8006b60:	9d00      	ldr	r5, [sp, #0]
 8006b62:	ec41 0b18 	vmov	d8, r0, r1
 8006b66:	4639      	mov	r1, r7
 8006b68:	4630      	mov	r0, r6
 8006b6a:	f7f9 fff5 	bl	8000b58 <__aeabi_d2iz>
 8006b6e:	900c      	str	r0, [sp, #48]	; 0x30
 8006b70:	f7f9 fcd8 	bl	8000524 <__aeabi_i2d>
 8006b74:	4602      	mov	r2, r0
 8006b76:	460b      	mov	r3, r1
 8006b78:	4630      	mov	r0, r6
 8006b7a:	4639      	mov	r1, r7
 8006b7c:	f7f9 fb84 	bl	8000288 <__aeabi_dsub>
 8006b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b82:	3330      	adds	r3, #48	; 0x30
 8006b84:	f805 3b01 	strb.w	r3, [r5], #1
 8006b88:	ec53 2b18 	vmov	r2, r3, d8
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	460f      	mov	r7, r1
 8006b90:	f7f9 ffa4 	bl	8000adc <__aeabi_dcmplt>
 8006b94:	2800      	cmp	r0, #0
 8006b96:	d165      	bne.n	8006c64 <_dtoa_r+0x63c>
 8006b98:	4632      	mov	r2, r6
 8006b9a:	463b      	mov	r3, r7
 8006b9c:	4935      	ldr	r1, [pc, #212]	; (8006c74 <_dtoa_r+0x64c>)
 8006b9e:	2000      	movs	r0, #0
 8006ba0:	f7f9 fb72 	bl	8000288 <__aeabi_dsub>
 8006ba4:	ec53 2b18 	vmov	r2, r3, d8
 8006ba8:	f7f9 ff98 	bl	8000adc <__aeabi_dcmplt>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	f040 80b9 	bne.w	8006d24 <_dtoa_r+0x6fc>
 8006bb2:	9b02      	ldr	r3, [sp, #8]
 8006bb4:	429d      	cmp	r5, r3
 8006bb6:	f43f af75 	beq.w	8006aa4 <_dtoa_r+0x47c>
 8006bba:	4b2f      	ldr	r3, [pc, #188]	; (8006c78 <_dtoa_r+0x650>)
 8006bbc:	ec51 0b18 	vmov	r0, r1, d8
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f7f9 fd19 	bl	80005f8 <__aeabi_dmul>
 8006bc6:	4b2c      	ldr	r3, [pc, #176]	; (8006c78 <_dtoa_r+0x650>)
 8006bc8:	ec41 0b18 	vmov	d8, r0, r1
 8006bcc:	2200      	movs	r2, #0
 8006bce:	4630      	mov	r0, r6
 8006bd0:	4639      	mov	r1, r7
 8006bd2:	f7f9 fd11 	bl	80005f8 <__aeabi_dmul>
 8006bd6:	4606      	mov	r6, r0
 8006bd8:	460f      	mov	r7, r1
 8006bda:	e7c4      	b.n	8006b66 <_dtoa_r+0x53e>
 8006bdc:	ec51 0b17 	vmov	r0, r1, d7
 8006be0:	f7f9 fd0a 	bl	80005f8 <__aeabi_dmul>
 8006be4:	9b02      	ldr	r3, [sp, #8]
 8006be6:	9d00      	ldr	r5, [sp, #0]
 8006be8:	930c      	str	r3, [sp, #48]	; 0x30
 8006bea:	ec41 0b18 	vmov	d8, r0, r1
 8006bee:	4639      	mov	r1, r7
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	f7f9 ffb1 	bl	8000b58 <__aeabi_d2iz>
 8006bf6:	9011      	str	r0, [sp, #68]	; 0x44
 8006bf8:	f7f9 fc94 	bl	8000524 <__aeabi_i2d>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	460b      	mov	r3, r1
 8006c00:	4630      	mov	r0, r6
 8006c02:	4639      	mov	r1, r7
 8006c04:	f7f9 fb40 	bl	8000288 <__aeabi_dsub>
 8006c08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c0a:	3330      	adds	r3, #48	; 0x30
 8006c0c:	f805 3b01 	strb.w	r3, [r5], #1
 8006c10:	9b02      	ldr	r3, [sp, #8]
 8006c12:	429d      	cmp	r5, r3
 8006c14:	4606      	mov	r6, r0
 8006c16:	460f      	mov	r7, r1
 8006c18:	f04f 0200 	mov.w	r2, #0
 8006c1c:	d134      	bne.n	8006c88 <_dtoa_r+0x660>
 8006c1e:	4b19      	ldr	r3, [pc, #100]	; (8006c84 <_dtoa_r+0x65c>)
 8006c20:	ec51 0b18 	vmov	r0, r1, d8
 8006c24:	f7f9 fb32 	bl	800028c <__adddf3>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	460b      	mov	r3, r1
 8006c2c:	4630      	mov	r0, r6
 8006c2e:	4639      	mov	r1, r7
 8006c30:	f7f9 ff72 	bl	8000b18 <__aeabi_dcmpgt>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	d175      	bne.n	8006d24 <_dtoa_r+0x6fc>
 8006c38:	ec53 2b18 	vmov	r2, r3, d8
 8006c3c:	4911      	ldr	r1, [pc, #68]	; (8006c84 <_dtoa_r+0x65c>)
 8006c3e:	2000      	movs	r0, #0
 8006c40:	f7f9 fb22 	bl	8000288 <__aeabi_dsub>
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	4630      	mov	r0, r6
 8006c4a:	4639      	mov	r1, r7
 8006c4c:	f7f9 ff46 	bl	8000adc <__aeabi_dcmplt>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	f43f af27 	beq.w	8006aa4 <_dtoa_r+0x47c>
 8006c56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c58:	1e6b      	subs	r3, r5, #1
 8006c5a:	930c      	str	r3, [sp, #48]	; 0x30
 8006c5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c60:	2b30      	cmp	r3, #48	; 0x30
 8006c62:	d0f8      	beq.n	8006c56 <_dtoa_r+0x62e>
 8006c64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006c68:	e04a      	b.n	8006d00 <_dtoa_r+0x6d8>
 8006c6a:	bf00      	nop
 8006c6c:	08009700 	.word	0x08009700
 8006c70:	080096d8 	.word	0x080096d8
 8006c74:	3ff00000 	.word	0x3ff00000
 8006c78:	40240000 	.word	0x40240000
 8006c7c:	401c0000 	.word	0x401c0000
 8006c80:	40140000 	.word	0x40140000
 8006c84:	3fe00000 	.word	0x3fe00000
 8006c88:	4baf      	ldr	r3, [pc, #700]	; (8006f48 <_dtoa_r+0x920>)
 8006c8a:	f7f9 fcb5 	bl	80005f8 <__aeabi_dmul>
 8006c8e:	4606      	mov	r6, r0
 8006c90:	460f      	mov	r7, r1
 8006c92:	e7ac      	b.n	8006bee <_dtoa_r+0x5c6>
 8006c94:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c98:	9d00      	ldr	r5, [sp, #0]
 8006c9a:	4642      	mov	r2, r8
 8006c9c:	464b      	mov	r3, r9
 8006c9e:	4630      	mov	r0, r6
 8006ca0:	4639      	mov	r1, r7
 8006ca2:	f7f9 fdd3 	bl	800084c <__aeabi_ddiv>
 8006ca6:	f7f9 ff57 	bl	8000b58 <__aeabi_d2iz>
 8006caa:	9002      	str	r0, [sp, #8]
 8006cac:	f7f9 fc3a 	bl	8000524 <__aeabi_i2d>
 8006cb0:	4642      	mov	r2, r8
 8006cb2:	464b      	mov	r3, r9
 8006cb4:	f7f9 fca0 	bl	80005f8 <__aeabi_dmul>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	4639      	mov	r1, r7
 8006cc0:	f7f9 fae2 	bl	8000288 <__aeabi_dsub>
 8006cc4:	9e02      	ldr	r6, [sp, #8]
 8006cc6:	9f01      	ldr	r7, [sp, #4]
 8006cc8:	3630      	adds	r6, #48	; 0x30
 8006cca:	f805 6b01 	strb.w	r6, [r5], #1
 8006cce:	9e00      	ldr	r6, [sp, #0]
 8006cd0:	1bae      	subs	r6, r5, r6
 8006cd2:	42b7      	cmp	r7, r6
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	460b      	mov	r3, r1
 8006cd8:	d137      	bne.n	8006d4a <_dtoa_r+0x722>
 8006cda:	f7f9 fad7 	bl	800028c <__adddf3>
 8006cde:	4642      	mov	r2, r8
 8006ce0:	464b      	mov	r3, r9
 8006ce2:	4606      	mov	r6, r0
 8006ce4:	460f      	mov	r7, r1
 8006ce6:	f7f9 ff17 	bl	8000b18 <__aeabi_dcmpgt>
 8006cea:	b9c8      	cbnz	r0, 8006d20 <_dtoa_r+0x6f8>
 8006cec:	4642      	mov	r2, r8
 8006cee:	464b      	mov	r3, r9
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	4639      	mov	r1, r7
 8006cf4:	f7f9 fee8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006cf8:	b110      	cbz	r0, 8006d00 <_dtoa_r+0x6d8>
 8006cfa:	9b02      	ldr	r3, [sp, #8]
 8006cfc:	07d9      	lsls	r1, r3, #31
 8006cfe:	d40f      	bmi.n	8006d20 <_dtoa_r+0x6f8>
 8006d00:	4620      	mov	r0, r4
 8006d02:	4659      	mov	r1, fp
 8006d04:	f000 ff50 	bl	8007ba8 <_Bfree>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	702b      	strb	r3, [r5, #0]
 8006d0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d0e:	f10a 0001 	add.w	r0, sl, #1
 8006d12:	6018      	str	r0, [r3, #0]
 8006d14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f43f acd8 	beq.w	80066cc <_dtoa_r+0xa4>
 8006d1c:	601d      	str	r5, [r3, #0]
 8006d1e:	e4d5      	b.n	80066cc <_dtoa_r+0xa4>
 8006d20:	f8cd a01c 	str.w	sl, [sp, #28]
 8006d24:	462b      	mov	r3, r5
 8006d26:	461d      	mov	r5, r3
 8006d28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d2c:	2a39      	cmp	r2, #57	; 0x39
 8006d2e:	d108      	bne.n	8006d42 <_dtoa_r+0x71a>
 8006d30:	9a00      	ldr	r2, [sp, #0]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d1f7      	bne.n	8006d26 <_dtoa_r+0x6fe>
 8006d36:	9a07      	ldr	r2, [sp, #28]
 8006d38:	9900      	ldr	r1, [sp, #0]
 8006d3a:	3201      	adds	r2, #1
 8006d3c:	9207      	str	r2, [sp, #28]
 8006d3e:	2230      	movs	r2, #48	; 0x30
 8006d40:	700a      	strb	r2, [r1, #0]
 8006d42:	781a      	ldrb	r2, [r3, #0]
 8006d44:	3201      	adds	r2, #1
 8006d46:	701a      	strb	r2, [r3, #0]
 8006d48:	e78c      	b.n	8006c64 <_dtoa_r+0x63c>
 8006d4a:	4b7f      	ldr	r3, [pc, #508]	; (8006f48 <_dtoa_r+0x920>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f7f9 fc53 	bl	80005f8 <__aeabi_dmul>
 8006d52:	2200      	movs	r2, #0
 8006d54:	2300      	movs	r3, #0
 8006d56:	4606      	mov	r6, r0
 8006d58:	460f      	mov	r7, r1
 8006d5a:	f7f9 feb5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d09b      	beq.n	8006c9a <_dtoa_r+0x672>
 8006d62:	e7cd      	b.n	8006d00 <_dtoa_r+0x6d8>
 8006d64:	9a08      	ldr	r2, [sp, #32]
 8006d66:	2a00      	cmp	r2, #0
 8006d68:	f000 80c4 	beq.w	8006ef4 <_dtoa_r+0x8cc>
 8006d6c:	9a05      	ldr	r2, [sp, #20]
 8006d6e:	2a01      	cmp	r2, #1
 8006d70:	f300 80a8 	bgt.w	8006ec4 <_dtoa_r+0x89c>
 8006d74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006d76:	2a00      	cmp	r2, #0
 8006d78:	f000 80a0 	beq.w	8006ebc <_dtoa_r+0x894>
 8006d7c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d80:	9e06      	ldr	r6, [sp, #24]
 8006d82:	4645      	mov	r5, r8
 8006d84:	9a04      	ldr	r2, [sp, #16]
 8006d86:	2101      	movs	r1, #1
 8006d88:	441a      	add	r2, r3
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	4498      	add	r8, r3
 8006d8e:	9204      	str	r2, [sp, #16]
 8006d90:	f001 f810 	bl	8007db4 <__i2b>
 8006d94:	4607      	mov	r7, r0
 8006d96:	2d00      	cmp	r5, #0
 8006d98:	dd0b      	ble.n	8006db2 <_dtoa_r+0x78a>
 8006d9a:	9b04      	ldr	r3, [sp, #16]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	dd08      	ble.n	8006db2 <_dtoa_r+0x78a>
 8006da0:	42ab      	cmp	r3, r5
 8006da2:	9a04      	ldr	r2, [sp, #16]
 8006da4:	bfa8      	it	ge
 8006da6:	462b      	movge	r3, r5
 8006da8:	eba8 0803 	sub.w	r8, r8, r3
 8006dac:	1aed      	subs	r5, r5, r3
 8006dae:	1ad3      	subs	r3, r2, r3
 8006db0:	9304      	str	r3, [sp, #16]
 8006db2:	9b06      	ldr	r3, [sp, #24]
 8006db4:	b1fb      	cbz	r3, 8006df6 <_dtoa_r+0x7ce>
 8006db6:	9b08      	ldr	r3, [sp, #32]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 809f 	beq.w	8006efc <_dtoa_r+0x8d4>
 8006dbe:	2e00      	cmp	r6, #0
 8006dc0:	dd11      	ble.n	8006de6 <_dtoa_r+0x7be>
 8006dc2:	4639      	mov	r1, r7
 8006dc4:	4632      	mov	r2, r6
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f001 f8b0 	bl	8007f2c <__pow5mult>
 8006dcc:	465a      	mov	r2, fp
 8006dce:	4601      	mov	r1, r0
 8006dd0:	4607      	mov	r7, r0
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	f001 f804 	bl	8007de0 <__multiply>
 8006dd8:	4659      	mov	r1, fp
 8006dda:	9007      	str	r0, [sp, #28]
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f000 fee3 	bl	8007ba8 <_Bfree>
 8006de2:	9b07      	ldr	r3, [sp, #28]
 8006de4:	469b      	mov	fp, r3
 8006de6:	9b06      	ldr	r3, [sp, #24]
 8006de8:	1b9a      	subs	r2, r3, r6
 8006dea:	d004      	beq.n	8006df6 <_dtoa_r+0x7ce>
 8006dec:	4659      	mov	r1, fp
 8006dee:	4620      	mov	r0, r4
 8006df0:	f001 f89c 	bl	8007f2c <__pow5mult>
 8006df4:	4683      	mov	fp, r0
 8006df6:	2101      	movs	r1, #1
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f000 ffdb 	bl	8007db4 <__i2b>
 8006dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	4606      	mov	r6, r0
 8006e04:	dd7c      	ble.n	8006f00 <_dtoa_r+0x8d8>
 8006e06:	461a      	mov	r2, r3
 8006e08:	4601      	mov	r1, r0
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f001 f88e 	bl	8007f2c <__pow5mult>
 8006e10:	9b05      	ldr	r3, [sp, #20]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	4606      	mov	r6, r0
 8006e16:	dd76      	ble.n	8006f06 <_dtoa_r+0x8de>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	9306      	str	r3, [sp, #24]
 8006e1c:	6933      	ldr	r3, [r6, #16]
 8006e1e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006e22:	6918      	ldr	r0, [r3, #16]
 8006e24:	f000 ff76 	bl	8007d14 <__hi0bits>
 8006e28:	f1c0 0020 	rsb	r0, r0, #32
 8006e2c:	9b04      	ldr	r3, [sp, #16]
 8006e2e:	4418      	add	r0, r3
 8006e30:	f010 001f 	ands.w	r0, r0, #31
 8006e34:	f000 8086 	beq.w	8006f44 <_dtoa_r+0x91c>
 8006e38:	f1c0 0320 	rsb	r3, r0, #32
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	dd7f      	ble.n	8006f40 <_dtoa_r+0x918>
 8006e40:	f1c0 001c 	rsb	r0, r0, #28
 8006e44:	9b04      	ldr	r3, [sp, #16]
 8006e46:	4403      	add	r3, r0
 8006e48:	4480      	add	r8, r0
 8006e4a:	4405      	add	r5, r0
 8006e4c:	9304      	str	r3, [sp, #16]
 8006e4e:	f1b8 0f00 	cmp.w	r8, #0
 8006e52:	dd05      	ble.n	8006e60 <_dtoa_r+0x838>
 8006e54:	4659      	mov	r1, fp
 8006e56:	4642      	mov	r2, r8
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f001 f8c1 	bl	8007fe0 <__lshift>
 8006e5e:	4683      	mov	fp, r0
 8006e60:	9b04      	ldr	r3, [sp, #16]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	dd05      	ble.n	8006e72 <_dtoa_r+0x84a>
 8006e66:	4631      	mov	r1, r6
 8006e68:	461a      	mov	r2, r3
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	f001 f8b8 	bl	8007fe0 <__lshift>
 8006e70:	4606      	mov	r6, r0
 8006e72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d069      	beq.n	8006f4c <_dtoa_r+0x924>
 8006e78:	4631      	mov	r1, r6
 8006e7a:	4658      	mov	r0, fp
 8006e7c:	f001 f91c 	bl	80080b8 <__mcmp>
 8006e80:	2800      	cmp	r0, #0
 8006e82:	da63      	bge.n	8006f4c <_dtoa_r+0x924>
 8006e84:	2300      	movs	r3, #0
 8006e86:	4659      	mov	r1, fp
 8006e88:	220a      	movs	r2, #10
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	f000 feae 	bl	8007bec <__multadd>
 8006e90:	9b08      	ldr	r3, [sp, #32]
 8006e92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e96:	4683      	mov	fp, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f000 818f 	beq.w	80071bc <_dtoa_r+0xb94>
 8006e9e:	4639      	mov	r1, r7
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	220a      	movs	r2, #10
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	f000 fea1 	bl	8007bec <__multadd>
 8006eaa:	f1b9 0f00 	cmp.w	r9, #0
 8006eae:	4607      	mov	r7, r0
 8006eb0:	f300 808e 	bgt.w	8006fd0 <_dtoa_r+0x9a8>
 8006eb4:	9b05      	ldr	r3, [sp, #20]
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	dc50      	bgt.n	8006f5c <_dtoa_r+0x934>
 8006eba:	e089      	b.n	8006fd0 <_dtoa_r+0x9a8>
 8006ebc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ebe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ec2:	e75d      	b.n	8006d80 <_dtoa_r+0x758>
 8006ec4:	9b01      	ldr	r3, [sp, #4]
 8006ec6:	1e5e      	subs	r6, r3, #1
 8006ec8:	9b06      	ldr	r3, [sp, #24]
 8006eca:	42b3      	cmp	r3, r6
 8006ecc:	bfbf      	itttt	lt
 8006ece:	9b06      	ldrlt	r3, [sp, #24]
 8006ed0:	9606      	strlt	r6, [sp, #24]
 8006ed2:	1af2      	sublt	r2, r6, r3
 8006ed4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006ed6:	bfb6      	itet	lt
 8006ed8:	189b      	addlt	r3, r3, r2
 8006eda:	1b9e      	subge	r6, r3, r6
 8006edc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006ede:	9b01      	ldr	r3, [sp, #4]
 8006ee0:	bfb8      	it	lt
 8006ee2:	2600      	movlt	r6, #0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bfb5      	itete	lt
 8006ee8:	eba8 0503 	sublt.w	r5, r8, r3
 8006eec:	9b01      	ldrge	r3, [sp, #4]
 8006eee:	2300      	movlt	r3, #0
 8006ef0:	4645      	movge	r5, r8
 8006ef2:	e747      	b.n	8006d84 <_dtoa_r+0x75c>
 8006ef4:	9e06      	ldr	r6, [sp, #24]
 8006ef6:	9f08      	ldr	r7, [sp, #32]
 8006ef8:	4645      	mov	r5, r8
 8006efa:	e74c      	b.n	8006d96 <_dtoa_r+0x76e>
 8006efc:	9a06      	ldr	r2, [sp, #24]
 8006efe:	e775      	b.n	8006dec <_dtoa_r+0x7c4>
 8006f00:	9b05      	ldr	r3, [sp, #20]
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	dc18      	bgt.n	8006f38 <_dtoa_r+0x910>
 8006f06:	9b02      	ldr	r3, [sp, #8]
 8006f08:	b9b3      	cbnz	r3, 8006f38 <_dtoa_r+0x910>
 8006f0a:	9b03      	ldr	r3, [sp, #12]
 8006f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f10:	b9a3      	cbnz	r3, 8006f3c <_dtoa_r+0x914>
 8006f12:	9b03      	ldr	r3, [sp, #12]
 8006f14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f18:	0d1b      	lsrs	r3, r3, #20
 8006f1a:	051b      	lsls	r3, r3, #20
 8006f1c:	b12b      	cbz	r3, 8006f2a <_dtoa_r+0x902>
 8006f1e:	9b04      	ldr	r3, [sp, #16]
 8006f20:	3301      	adds	r3, #1
 8006f22:	9304      	str	r3, [sp, #16]
 8006f24:	f108 0801 	add.w	r8, r8, #1
 8006f28:	2301      	movs	r3, #1
 8006f2a:	9306      	str	r3, [sp, #24]
 8006f2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	f47f af74 	bne.w	8006e1c <_dtoa_r+0x7f4>
 8006f34:	2001      	movs	r0, #1
 8006f36:	e779      	b.n	8006e2c <_dtoa_r+0x804>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	e7f6      	b.n	8006f2a <_dtoa_r+0x902>
 8006f3c:	9b02      	ldr	r3, [sp, #8]
 8006f3e:	e7f4      	b.n	8006f2a <_dtoa_r+0x902>
 8006f40:	d085      	beq.n	8006e4e <_dtoa_r+0x826>
 8006f42:	4618      	mov	r0, r3
 8006f44:	301c      	adds	r0, #28
 8006f46:	e77d      	b.n	8006e44 <_dtoa_r+0x81c>
 8006f48:	40240000 	.word	0x40240000
 8006f4c:	9b01      	ldr	r3, [sp, #4]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	dc38      	bgt.n	8006fc4 <_dtoa_r+0x99c>
 8006f52:	9b05      	ldr	r3, [sp, #20]
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	dd35      	ble.n	8006fc4 <_dtoa_r+0x99c>
 8006f58:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006f5c:	f1b9 0f00 	cmp.w	r9, #0
 8006f60:	d10d      	bne.n	8006f7e <_dtoa_r+0x956>
 8006f62:	4631      	mov	r1, r6
 8006f64:	464b      	mov	r3, r9
 8006f66:	2205      	movs	r2, #5
 8006f68:	4620      	mov	r0, r4
 8006f6a:	f000 fe3f 	bl	8007bec <__multadd>
 8006f6e:	4601      	mov	r1, r0
 8006f70:	4606      	mov	r6, r0
 8006f72:	4658      	mov	r0, fp
 8006f74:	f001 f8a0 	bl	80080b8 <__mcmp>
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	f73f adbd 	bgt.w	8006af8 <_dtoa_r+0x4d0>
 8006f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f80:	9d00      	ldr	r5, [sp, #0]
 8006f82:	ea6f 0a03 	mvn.w	sl, r3
 8006f86:	f04f 0800 	mov.w	r8, #0
 8006f8a:	4631      	mov	r1, r6
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f000 fe0b 	bl	8007ba8 <_Bfree>
 8006f92:	2f00      	cmp	r7, #0
 8006f94:	f43f aeb4 	beq.w	8006d00 <_dtoa_r+0x6d8>
 8006f98:	f1b8 0f00 	cmp.w	r8, #0
 8006f9c:	d005      	beq.n	8006faa <_dtoa_r+0x982>
 8006f9e:	45b8      	cmp	r8, r7
 8006fa0:	d003      	beq.n	8006faa <_dtoa_r+0x982>
 8006fa2:	4641      	mov	r1, r8
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	f000 fdff 	bl	8007ba8 <_Bfree>
 8006faa:	4639      	mov	r1, r7
 8006fac:	4620      	mov	r0, r4
 8006fae:	f000 fdfb 	bl	8007ba8 <_Bfree>
 8006fb2:	e6a5      	b.n	8006d00 <_dtoa_r+0x6d8>
 8006fb4:	2600      	movs	r6, #0
 8006fb6:	4637      	mov	r7, r6
 8006fb8:	e7e1      	b.n	8006f7e <_dtoa_r+0x956>
 8006fba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006fbc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006fc0:	4637      	mov	r7, r6
 8006fc2:	e599      	b.n	8006af8 <_dtoa_r+0x4d0>
 8006fc4:	9b08      	ldr	r3, [sp, #32]
 8006fc6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 80fd 	beq.w	80071ca <_dtoa_r+0xba2>
 8006fd0:	2d00      	cmp	r5, #0
 8006fd2:	dd05      	ble.n	8006fe0 <_dtoa_r+0x9b8>
 8006fd4:	4639      	mov	r1, r7
 8006fd6:	462a      	mov	r2, r5
 8006fd8:	4620      	mov	r0, r4
 8006fda:	f001 f801 	bl	8007fe0 <__lshift>
 8006fde:	4607      	mov	r7, r0
 8006fe0:	9b06      	ldr	r3, [sp, #24]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d05c      	beq.n	80070a0 <_dtoa_r+0xa78>
 8006fe6:	6879      	ldr	r1, [r7, #4]
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f000 fd9d 	bl	8007b28 <_Balloc>
 8006fee:	4605      	mov	r5, r0
 8006ff0:	b928      	cbnz	r0, 8006ffe <_dtoa_r+0x9d6>
 8006ff2:	4b80      	ldr	r3, [pc, #512]	; (80071f4 <_dtoa_r+0xbcc>)
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006ffa:	f7ff bb2e 	b.w	800665a <_dtoa_r+0x32>
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	3202      	adds	r2, #2
 8007002:	0092      	lsls	r2, r2, #2
 8007004:	f107 010c 	add.w	r1, r7, #12
 8007008:	300c      	adds	r0, #12
 800700a:	f000 fd7f 	bl	8007b0c <memcpy>
 800700e:	2201      	movs	r2, #1
 8007010:	4629      	mov	r1, r5
 8007012:	4620      	mov	r0, r4
 8007014:	f000 ffe4 	bl	8007fe0 <__lshift>
 8007018:	9b00      	ldr	r3, [sp, #0]
 800701a:	3301      	adds	r3, #1
 800701c:	9301      	str	r3, [sp, #4]
 800701e:	9b00      	ldr	r3, [sp, #0]
 8007020:	444b      	add	r3, r9
 8007022:	9307      	str	r3, [sp, #28]
 8007024:	9b02      	ldr	r3, [sp, #8]
 8007026:	f003 0301 	and.w	r3, r3, #1
 800702a:	46b8      	mov	r8, r7
 800702c:	9306      	str	r3, [sp, #24]
 800702e:	4607      	mov	r7, r0
 8007030:	9b01      	ldr	r3, [sp, #4]
 8007032:	4631      	mov	r1, r6
 8007034:	3b01      	subs	r3, #1
 8007036:	4658      	mov	r0, fp
 8007038:	9302      	str	r3, [sp, #8]
 800703a:	f7ff fa67 	bl	800650c <quorem>
 800703e:	4603      	mov	r3, r0
 8007040:	3330      	adds	r3, #48	; 0x30
 8007042:	9004      	str	r0, [sp, #16]
 8007044:	4641      	mov	r1, r8
 8007046:	4658      	mov	r0, fp
 8007048:	9308      	str	r3, [sp, #32]
 800704a:	f001 f835 	bl	80080b8 <__mcmp>
 800704e:	463a      	mov	r2, r7
 8007050:	4681      	mov	r9, r0
 8007052:	4631      	mov	r1, r6
 8007054:	4620      	mov	r0, r4
 8007056:	f001 f84b 	bl	80080f0 <__mdiff>
 800705a:	68c2      	ldr	r2, [r0, #12]
 800705c:	9b08      	ldr	r3, [sp, #32]
 800705e:	4605      	mov	r5, r0
 8007060:	bb02      	cbnz	r2, 80070a4 <_dtoa_r+0xa7c>
 8007062:	4601      	mov	r1, r0
 8007064:	4658      	mov	r0, fp
 8007066:	f001 f827 	bl	80080b8 <__mcmp>
 800706a:	9b08      	ldr	r3, [sp, #32]
 800706c:	4602      	mov	r2, r0
 800706e:	4629      	mov	r1, r5
 8007070:	4620      	mov	r0, r4
 8007072:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007076:	f000 fd97 	bl	8007ba8 <_Bfree>
 800707a:	9b05      	ldr	r3, [sp, #20]
 800707c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800707e:	9d01      	ldr	r5, [sp, #4]
 8007080:	ea43 0102 	orr.w	r1, r3, r2
 8007084:	9b06      	ldr	r3, [sp, #24]
 8007086:	430b      	orrs	r3, r1
 8007088:	9b08      	ldr	r3, [sp, #32]
 800708a:	d10d      	bne.n	80070a8 <_dtoa_r+0xa80>
 800708c:	2b39      	cmp	r3, #57	; 0x39
 800708e:	d029      	beq.n	80070e4 <_dtoa_r+0xabc>
 8007090:	f1b9 0f00 	cmp.w	r9, #0
 8007094:	dd01      	ble.n	800709a <_dtoa_r+0xa72>
 8007096:	9b04      	ldr	r3, [sp, #16]
 8007098:	3331      	adds	r3, #49	; 0x31
 800709a:	9a02      	ldr	r2, [sp, #8]
 800709c:	7013      	strb	r3, [r2, #0]
 800709e:	e774      	b.n	8006f8a <_dtoa_r+0x962>
 80070a0:	4638      	mov	r0, r7
 80070a2:	e7b9      	b.n	8007018 <_dtoa_r+0x9f0>
 80070a4:	2201      	movs	r2, #1
 80070a6:	e7e2      	b.n	800706e <_dtoa_r+0xa46>
 80070a8:	f1b9 0f00 	cmp.w	r9, #0
 80070ac:	db06      	blt.n	80070bc <_dtoa_r+0xa94>
 80070ae:	9905      	ldr	r1, [sp, #20]
 80070b0:	ea41 0909 	orr.w	r9, r1, r9
 80070b4:	9906      	ldr	r1, [sp, #24]
 80070b6:	ea59 0101 	orrs.w	r1, r9, r1
 80070ba:	d120      	bne.n	80070fe <_dtoa_r+0xad6>
 80070bc:	2a00      	cmp	r2, #0
 80070be:	ddec      	ble.n	800709a <_dtoa_r+0xa72>
 80070c0:	4659      	mov	r1, fp
 80070c2:	2201      	movs	r2, #1
 80070c4:	4620      	mov	r0, r4
 80070c6:	9301      	str	r3, [sp, #4]
 80070c8:	f000 ff8a 	bl	8007fe0 <__lshift>
 80070cc:	4631      	mov	r1, r6
 80070ce:	4683      	mov	fp, r0
 80070d0:	f000 fff2 	bl	80080b8 <__mcmp>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	9b01      	ldr	r3, [sp, #4]
 80070d8:	dc02      	bgt.n	80070e0 <_dtoa_r+0xab8>
 80070da:	d1de      	bne.n	800709a <_dtoa_r+0xa72>
 80070dc:	07da      	lsls	r2, r3, #31
 80070de:	d5dc      	bpl.n	800709a <_dtoa_r+0xa72>
 80070e0:	2b39      	cmp	r3, #57	; 0x39
 80070e2:	d1d8      	bne.n	8007096 <_dtoa_r+0xa6e>
 80070e4:	9a02      	ldr	r2, [sp, #8]
 80070e6:	2339      	movs	r3, #57	; 0x39
 80070e8:	7013      	strb	r3, [r2, #0]
 80070ea:	462b      	mov	r3, r5
 80070ec:	461d      	mov	r5, r3
 80070ee:	3b01      	subs	r3, #1
 80070f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80070f4:	2a39      	cmp	r2, #57	; 0x39
 80070f6:	d050      	beq.n	800719a <_dtoa_r+0xb72>
 80070f8:	3201      	adds	r2, #1
 80070fa:	701a      	strb	r2, [r3, #0]
 80070fc:	e745      	b.n	8006f8a <_dtoa_r+0x962>
 80070fe:	2a00      	cmp	r2, #0
 8007100:	dd03      	ble.n	800710a <_dtoa_r+0xae2>
 8007102:	2b39      	cmp	r3, #57	; 0x39
 8007104:	d0ee      	beq.n	80070e4 <_dtoa_r+0xabc>
 8007106:	3301      	adds	r3, #1
 8007108:	e7c7      	b.n	800709a <_dtoa_r+0xa72>
 800710a:	9a01      	ldr	r2, [sp, #4]
 800710c:	9907      	ldr	r1, [sp, #28]
 800710e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007112:	428a      	cmp	r2, r1
 8007114:	d02a      	beq.n	800716c <_dtoa_r+0xb44>
 8007116:	4659      	mov	r1, fp
 8007118:	2300      	movs	r3, #0
 800711a:	220a      	movs	r2, #10
 800711c:	4620      	mov	r0, r4
 800711e:	f000 fd65 	bl	8007bec <__multadd>
 8007122:	45b8      	cmp	r8, r7
 8007124:	4683      	mov	fp, r0
 8007126:	f04f 0300 	mov.w	r3, #0
 800712a:	f04f 020a 	mov.w	r2, #10
 800712e:	4641      	mov	r1, r8
 8007130:	4620      	mov	r0, r4
 8007132:	d107      	bne.n	8007144 <_dtoa_r+0xb1c>
 8007134:	f000 fd5a 	bl	8007bec <__multadd>
 8007138:	4680      	mov	r8, r0
 800713a:	4607      	mov	r7, r0
 800713c:	9b01      	ldr	r3, [sp, #4]
 800713e:	3301      	adds	r3, #1
 8007140:	9301      	str	r3, [sp, #4]
 8007142:	e775      	b.n	8007030 <_dtoa_r+0xa08>
 8007144:	f000 fd52 	bl	8007bec <__multadd>
 8007148:	4639      	mov	r1, r7
 800714a:	4680      	mov	r8, r0
 800714c:	2300      	movs	r3, #0
 800714e:	220a      	movs	r2, #10
 8007150:	4620      	mov	r0, r4
 8007152:	f000 fd4b 	bl	8007bec <__multadd>
 8007156:	4607      	mov	r7, r0
 8007158:	e7f0      	b.n	800713c <_dtoa_r+0xb14>
 800715a:	f1b9 0f00 	cmp.w	r9, #0
 800715e:	9a00      	ldr	r2, [sp, #0]
 8007160:	bfcc      	ite	gt
 8007162:	464d      	movgt	r5, r9
 8007164:	2501      	movle	r5, #1
 8007166:	4415      	add	r5, r2
 8007168:	f04f 0800 	mov.w	r8, #0
 800716c:	4659      	mov	r1, fp
 800716e:	2201      	movs	r2, #1
 8007170:	4620      	mov	r0, r4
 8007172:	9301      	str	r3, [sp, #4]
 8007174:	f000 ff34 	bl	8007fe0 <__lshift>
 8007178:	4631      	mov	r1, r6
 800717a:	4683      	mov	fp, r0
 800717c:	f000 ff9c 	bl	80080b8 <__mcmp>
 8007180:	2800      	cmp	r0, #0
 8007182:	dcb2      	bgt.n	80070ea <_dtoa_r+0xac2>
 8007184:	d102      	bne.n	800718c <_dtoa_r+0xb64>
 8007186:	9b01      	ldr	r3, [sp, #4]
 8007188:	07db      	lsls	r3, r3, #31
 800718a:	d4ae      	bmi.n	80070ea <_dtoa_r+0xac2>
 800718c:	462b      	mov	r3, r5
 800718e:	461d      	mov	r5, r3
 8007190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007194:	2a30      	cmp	r2, #48	; 0x30
 8007196:	d0fa      	beq.n	800718e <_dtoa_r+0xb66>
 8007198:	e6f7      	b.n	8006f8a <_dtoa_r+0x962>
 800719a:	9a00      	ldr	r2, [sp, #0]
 800719c:	429a      	cmp	r2, r3
 800719e:	d1a5      	bne.n	80070ec <_dtoa_r+0xac4>
 80071a0:	f10a 0a01 	add.w	sl, sl, #1
 80071a4:	2331      	movs	r3, #49	; 0x31
 80071a6:	e779      	b.n	800709c <_dtoa_r+0xa74>
 80071a8:	4b13      	ldr	r3, [pc, #76]	; (80071f8 <_dtoa_r+0xbd0>)
 80071aa:	f7ff baaf 	b.w	800670c <_dtoa_r+0xe4>
 80071ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f47f aa86 	bne.w	80066c2 <_dtoa_r+0x9a>
 80071b6:	4b11      	ldr	r3, [pc, #68]	; (80071fc <_dtoa_r+0xbd4>)
 80071b8:	f7ff baa8 	b.w	800670c <_dtoa_r+0xe4>
 80071bc:	f1b9 0f00 	cmp.w	r9, #0
 80071c0:	dc03      	bgt.n	80071ca <_dtoa_r+0xba2>
 80071c2:	9b05      	ldr	r3, [sp, #20]
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	f73f aec9 	bgt.w	8006f5c <_dtoa_r+0x934>
 80071ca:	9d00      	ldr	r5, [sp, #0]
 80071cc:	4631      	mov	r1, r6
 80071ce:	4658      	mov	r0, fp
 80071d0:	f7ff f99c 	bl	800650c <quorem>
 80071d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80071d8:	f805 3b01 	strb.w	r3, [r5], #1
 80071dc:	9a00      	ldr	r2, [sp, #0]
 80071de:	1aaa      	subs	r2, r5, r2
 80071e0:	4591      	cmp	r9, r2
 80071e2:	ddba      	ble.n	800715a <_dtoa_r+0xb32>
 80071e4:	4659      	mov	r1, fp
 80071e6:	2300      	movs	r3, #0
 80071e8:	220a      	movs	r2, #10
 80071ea:	4620      	mov	r0, r4
 80071ec:	f000 fcfe 	bl	8007bec <__multadd>
 80071f0:	4683      	mov	fp, r0
 80071f2:	e7eb      	b.n	80071cc <_dtoa_r+0xba4>
 80071f4:	08009584 	.word	0x08009584
 80071f8:	08009384 	.word	0x08009384
 80071fc:	08009501 	.word	0x08009501

08007200 <std>:
 8007200:	2300      	movs	r3, #0
 8007202:	b510      	push	{r4, lr}
 8007204:	4604      	mov	r4, r0
 8007206:	e9c0 3300 	strd	r3, r3, [r0]
 800720a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800720e:	6083      	str	r3, [r0, #8]
 8007210:	8181      	strh	r1, [r0, #12]
 8007212:	6643      	str	r3, [r0, #100]	; 0x64
 8007214:	81c2      	strh	r2, [r0, #14]
 8007216:	6183      	str	r3, [r0, #24]
 8007218:	4619      	mov	r1, r3
 800721a:	2208      	movs	r2, #8
 800721c:	305c      	adds	r0, #92	; 0x5c
 800721e:	f7fd fc03 	bl	8004a28 <memset>
 8007222:	4b05      	ldr	r3, [pc, #20]	; (8007238 <std+0x38>)
 8007224:	6263      	str	r3, [r4, #36]	; 0x24
 8007226:	4b05      	ldr	r3, [pc, #20]	; (800723c <std+0x3c>)
 8007228:	62a3      	str	r3, [r4, #40]	; 0x28
 800722a:	4b05      	ldr	r3, [pc, #20]	; (8007240 <std+0x40>)
 800722c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800722e:	4b05      	ldr	r3, [pc, #20]	; (8007244 <std+0x44>)
 8007230:	6224      	str	r4, [r4, #32]
 8007232:	6323      	str	r3, [r4, #48]	; 0x30
 8007234:	bd10      	pop	{r4, pc}
 8007236:	bf00      	nop
 8007238:	08008bb1 	.word	0x08008bb1
 800723c:	08008bd3 	.word	0x08008bd3
 8007240:	08008c0b 	.word	0x08008c0b
 8007244:	08008c2f 	.word	0x08008c2f

08007248 <_cleanup_r>:
 8007248:	4901      	ldr	r1, [pc, #4]	; (8007250 <_cleanup_r+0x8>)
 800724a:	f000 b8af 	b.w	80073ac <_fwalk_reent>
 800724e:	bf00      	nop
 8007250:	08008f85 	.word	0x08008f85

08007254 <__sfmoreglue>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	1e4a      	subs	r2, r1, #1
 8007258:	2568      	movs	r5, #104	; 0x68
 800725a:	4355      	muls	r5, r2
 800725c:	460e      	mov	r6, r1
 800725e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007262:	f001 f97b 	bl	800855c <_malloc_r>
 8007266:	4604      	mov	r4, r0
 8007268:	b140      	cbz	r0, 800727c <__sfmoreglue+0x28>
 800726a:	2100      	movs	r1, #0
 800726c:	e9c0 1600 	strd	r1, r6, [r0]
 8007270:	300c      	adds	r0, #12
 8007272:	60a0      	str	r0, [r4, #8]
 8007274:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007278:	f7fd fbd6 	bl	8004a28 <memset>
 800727c:	4620      	mov	r0, r4
 800727e:	bd70      	pop	{r4, r5, r6, pc}

08007280 <__sfp_lock_acquire>:
 8007280:	4801      	ldr	r0, [pc, #4]	; (8007288 <__sfp_lock_acquire+0x8>)
 8007282:	f000 bc26 	b.w	8007ad2 <__retarget_lock_acquire_recursive>
 8007286:	bf00      	nop
 8007288:	200003e0 	.word	0x200003e0

0800728c <__sfp_lock_release>:
 800728c:	4801      	ldr	r0, [pc, #4]	; (8007294 <__sfp_lock_release+0x8>)
 800728e:	f000 bc21 	b.w	8007ad4 <__retarget_lock_release_recursive>
 8007292:	bf00      	nop
 8007294:	200003e0 	.word	0x200003e0

08007298 <__sinit_lock_acquire>:
 8007298:	4801      	ldr	r0, [pc, #4]	; (80072a0 <__sinit_lock_acquire+0x8>)
 800729a:	f000 bc1a 	b.w	8007ad2 <__retarget_lock_acquire_recursive>
 800729e:	bf00      	nop
 80072a0:	200003db 	.word	0x200003db

080072a4 <__sinit_lock_release>:
 80072a4:	4801      	ldr	r0, [pc, #4]	; (80072ac <__sinit_lock_release+0x8>)
 80072a6:	f000 bc15 	b.w	8007ad4 <__retarget_lock_release_recursive>
 80072aa:	bf00      	nop
 80072ac:	200003db 	.word	0x200003db

080072b0 <__sinit>:
 80072b0:	b510      	push	{r4, lr}
 80072b2:	4604      	mov	r4, r0
 80072b4:	f7ff fff0 	bl	8007298 <__sinit_lock_acquire>
 80072b8:	69a3      	ldr	r3, [r4, #24]
 80072ba:	b11b      	cbz	r3, 80072c4 <__sinit+0x14>
 80072bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072c0:	f7ff bff0 	b.w	80072a4 <__sinit_lock_release>
 80072c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80072c8:	6523      	str	r3, [r4, #80]	; 0x50
 80072ca:	4b13      	ldr	r3, [pc, #76]	; (8007318 <__sinit+0x68>)
 80072cc:	4a13      	ldr	r2, [pc, #76]	; (800731c <__sinit+0x6c>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80072d2:	42a3      	cmp	r3, r4
 80072d4:	bf04      	itt	eq
 80072d6:	2301      	moveq	r3, #1
 80072d8:	61a3      	streq	r3, [r4, #24]
 80072da:	4620      	mov	r0, r4
 80072dc:	f000 f820 	bl	8007320 <__sfp>
 80072e0:	6060      	str	r0, [r4, #4]
 80072e2:	4620      	mov	r0, r4
 80072e4:	f000 f81c 	bl	8007320 <__sfp>
 80072e8:	60a0      	str	r0, [r4, #8]
 80072ea:	4620      	mov	r0, r4
 80072ec:	f000 f818 	bl	8007320 <__sfp>
 80072f0:	2200      	movs	r2, #0
 80072f2:	60e0      	str	r0, [r4, #12]
 80072f4:	2104      	movs	r1, #4
 80072f6:	6860      	ldr	r0, [r4, #4]
 80072f8:	f7ff ff82 	bl	8007200 <std>
 80072fc:	68a0      	ldr	r0, [r4, #8]
 80072fe:	2201      	movs	r2, #1
 8007300:	2109      	movs	r1, #9
 8007302:	f7ff ff7d 	bl	8007200 <std>
 8007306:	68e0      	ldr	r0, [r4, #12]
 8007308:	2202      	movs	r2, #2
 800730a:	2112      	movs	r1, #18
 800730c:	f7ff ff78 	bl	8007200 <std>
 8007310:	2301      	movs	r3, #1
 8007312:	61a3      	str	r3, [r4, #24]
 8007314:	e7d2      	b.n	80072bc <__sinit+0xc>
 8007316:	bf00      	nop
 8007318:	08009370 	.word	0x08009370
 800731c:	08007249 	.word	0x08007249

08007320 <__sfp>:
 8007320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007322:	4607      	mov	r7, r0
 8007324:	f7ff ffac 	bl	8007280 <__sfp_lock_acquire>
 8007328:	4b1e      	ldr	r3, [pc, #120]	; (80073a4 <__sfp+0x84>)
 800732a:	681e      	ldr	r6, [r3, #0]
 800732c:	69b3      	ldr	r3, [r6, #24]
 800732e:	b913      	cbnz	r3, 8007336 <__sfp+0x16>
 8007330:	4630      	mov	r0, r6
 8007332:	f7ff ffbd 	bl	80072b0 <__sinit>
 8007336:	3648      	adds	r6, #72	; 0x48
 8007338:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800733c:	3b01      	subs	r3, #1
 800733e:	d503      	bpl.n	8007348 <__sfp+0x28>
 8007340:	6833      	ldr	r3, [r6, #0]
 8007342:	b30b      	cbz	r3, 8007388 <__sfp+0x68>
 8007344:	6836      	ldr	r6, [r6, #0]
 8007346:	e7f7      	b.n	8007338 <__sfp+0x18>
 8007348:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800734c:	b9d5      	cbnz	r5, 8007384 <__sfp+0x64>
 800734e:	4b16      	ldr	r3, [pc, #88]	; (80073a8 <__sfp+0x88>)
 8007350:	60e3      	str	r3, [r4, #12]
 8007352:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007356:	6665      	str	r5, [r4, #100]	; 0x64
 8007358:	f000 fbba 	bl	8007ad0 <__retarget_lock_init_recursive>
 800735c:	f7ff ff96 	bl	800728c <__sfp_lock_release>
 8007360:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007364:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007368:	6025      	str	r5, [r4, #0]
 800736a:	61a5      	str	r5, [r4, #24]
 800736c:	2208      	movs	r2, #8
 800736e:	4629      	mov	r1, r5
 8007370:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007374:	f7fd fb58 	bl	8004a28 <memset>
 8007378:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800737c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007380:	4620      	mov	r0, r4
 8007382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007384:	3468      	adds	r4, #104	; 0x68
 8007386:	e7d9      	b.n	800733c <__sfp+0x1c>
 8007388:	2104      	movs	r1, #4
 800738a:	4638      	mov	r0, r7
 800738c:	f7ff ff62 	bl	8007254 <__sfmoreglue>
 8007390:	4604      	mov	r4, r0
 8007392:	6030      	str	r0, [r6, #0]
 8007394:	2800      	cmp	r0, #0
 8007396:	d1d5      	bne.n	8007344 <__sfp+0x24>
 8007398:	f7ff ff78 	bl	800728c <__sfp_lock_release>
 800739c:	230c      	movs	r3, #12
 800739e:	603b      	str	r3, [r7, #0]
 80073a0:	e7ee      	b.n	8007380 <__sfp+0x60>
 80073a2:	bf00      	nop
 80073a4:	08009370 	.word	0x08009370
 80073a8:	ffff0001 	.word	0xffff0001

080073ac <_fwalk_reent>:
 80073ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b0:	4606      	mov	r6, r0
 80073b2:	4688      	mov	r8, r1
 80073b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80073b8:	2700      	movs	r7, #0
 80073ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073be:	f1b9 0901 	subs.w	r9, r9, #1
 80073c2:	d505      	bpl.n	80073d0 <_fwalk_reent+0x24>
 80073c4:	6824      	ldr	r4, [r4, #0]
 80073c6:	2c00      	cmp	r4, #0
 80073c8:	d1f7      	bne.n	80073ba <_fwalk_reent+0xe>
 80073ca:	4638      	mov	r0, r7
 80073cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073d0:	89ab      	ldrh	r3, [r5, #12]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d907      	bls.n	80073e6 <_fwalk_reent+0x3a>
 80073d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80073da:	3301      	adds	r3, #1
 80073dc:	d003      	beq.n	80073e6 <_fwalk_reent+0x3a>
 80073de:	4629      	mov	r1, r5
 80073e0:	4630      	mov	r0, r6
 80073e2:	47c0      	blx	r8
 80073e4:	4307      	orrs	r7, r0
 80073e6:	3568      	adds	r5, #104	; 0x68
 80073e8:	e7e9      	b.n	80073be <_fwalk_reent+0x12>

080073ea <rshift>:
 80073ea:	6903      	ldr	r3, [r0, #16]
 80073ec:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80073f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80073f4:	ea4f 1261 	mov.w	r2, r1, asr #5
 80073f8:	f100 0414 	add.w	r4, r0, #20
 80073fc:	dd45      	ble.n	800748a <rshift+0xa0>
 80073fe:	f011 011f 	ands.w	r1, r1, #31
 8007402:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007406:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800740a:	d10c      	bne.n	8007426 <rshift+0x3c>
 800740c:	f100 0710 	add.w	r7, r0, #16
 8007410:	4629      	mov	r1, r5
 8007412:	42b1      	cmp	r1, r6
 8007414:	d334      	bcc.n	8007480 <rshift+0x96>
 8007416:	1a9b      	subs	r3, r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	1eea      	subs	r2, r5, #3
 800741c:	4296      	cmp	r6, r2
 800741e:	bf38      	it	cc
 8007420:	2300      	movcc	r3, #0
 8007422:	4423      	add	r3, r4
 8007424:	e015      	b.n	8007452 <rshift+0x68>
 8007426:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800742a:	f1c1 0820 	rsb	r8, r1, #32
 800742e:	40cf      	lsrs	r7, r1
 8007430:	f105 0e04 	add.w	lr, r5, #4
 8007434:	46a1      	mov	r9, r4
 8007436:	4576      	cmp	r6, lr
 8007438:	46f4      	mov	ip, lr
 800743a:	d815      	bhi.n	8007468 <rshift+0x7e>
 800743c:	1a9b      	subs	r3, r3, r2
 800743e:	009a      	lsls	r2, r3, #2
 8007440:	3a04      	subs	r2, #4
 8007442:	3501      	adds	r5, #1
 8007444:	42ae      	cmp	r6, r5
 8007446:	bf38      	it	cc
 8007448:	2200      	movcc	r2, #0
 800744a:	18a3      	adds	r3, r4, r2
 800744c:	50a7      	str	r7, [r4, r2]
 800744e:	b107      	cbz	r7, 8007452 <rshift+0x68>
 8007450:	3304      	adds	r3, #4
 8007452:	1b1a      	subs	r2, r3, r4
 8007454:	42a3      	cmp	r3, r4
 8007456:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800745a:	bf08      	it	eq
 800745c:	2300      	moveq	r3, #0
 800745e:	6102      	str	r2, [r0, #16]
 8007460:	bf08      	it	eq
 8007462:	6143      	streq	r3, [r0, #20]
 8007464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007468:	f8dc c000 	ldr.w	ip, [ip]
 800746c:	fa0c fc08 	lsl.w	ip, ip, r8
 8007470:	ea4c 0707 	orr.w	r7, ip, r7
 8007474:	f849 7b04 	str.w	r7, [r9], #4
 8007478:	f85e 7b04 	ldr.w	r7, [lr], #4
 800747c:	40cf      	lsrs	r7, r1
 800747e:	e7da      	b.n	8007436 <rshift+0x4c>
 8007480:	f851 cb04 	ldr.w	ip, [r1], #4
 8007484:	f847 cf04 	str.w	ip, [r7, #4]!
 8007488:	e7c3      	b.n	8007412 <rshift+0x28>
 800748a:	4623      	mov	r3, r4
 800748c:	e7e1      	b.n	8007452 <rshift+0x68>

0800748e <__hexdig_fun>:
 800748e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007492:	2b09      	cmp	r3, #9
 8007494:	d802      	bhi.n	800749c <__hexdig_fun+0xe>
 8007496:	3820      	subs	r0, #32
 8007498:	b2c0      	uxtb	r0, r0
 800749a:	4770      	bx	lr
 800749c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80074a0:	2b05      	cmp	r3, #5
 80074a2:	d801      	bhi.n	80074a8 <__hexdig_fun+0x1a>
 80074a4:	3847      	subs	r0, #71	; 0x47
 80074a6:	e7f7      	b.n	8007498 <__hexdig_fun+0xa>
 80074a8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80074ac:	2b05      	cmp	r3, #5
 80074ae:	d801      	bhi.n	80074b4 <__hexdig_fun+0x26>
 80074b0:	3827      	subs	r0, #39	; 0x27
 80074b2:	e7f1      	b.n	8007498 <__hexdig_fun+0xa>
 80074b4:	2000      	movs	r0, #0
 80074b6:	4770      	bx	lr

080074b8 <__gethex>:
 80074b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074bc:	ed2d 8b02 	vpush	{d8}
 80074c0:	b089      	sub	sp, #36	; 0x24
 80074c2:	ee08 0a10 	vmov	s16, r0
 80074c6:	9304      	str	r3, [sp, #16]
 80074c8:	4bbc      	ldr	r3, [pc, #752]	; (80077bc <__gethex+0x304>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	9301      	str	r3, [sp, #4]
 80074ce:	4618      	mov	r0, r3
 80074d0:	468b      	mov	fp, r1
 80074d2:	4690      	mov	r8, r2
 80074d4:	f7f8 fe7c 	bl	80001d0 <strlen>
 80074d8:	9b01      	ldr	r3, [sp, #4]
 80074da:	f8db 2000 	ldr.w	r2, [fp]
 80074de:	4403      	add	r3, r0
 80074e0:	4682      	mov	sl, r0
 80074e2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80074e6:	9305      	str	r3, [sp, #20]
 80074e8:	1c93      	adds	r3, r2, #2
 80074ea:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80074ee:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80074f2:	32fe      	adds	r2, #254	; 0xfe
 80074f4:	18d1      	adds	r1, r2, r3
 80074f6:	461f      	mov	r7, r3
 80074f8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80074fc:	9100      	str	r1, [sp, #0]
 80074fe:	2830      	cmp	r0, #48	; 0x30
 8007500:	d0f8      	beq.n	80074f4 <__gethex+0x3c>
 8007502:	f7ff ffc4 	bl	800748e <__hexdig_fun>
 8007506:	4604      	mov	r4, r0
 8007508:	2800      	cmp	r0, #0
 800750a:	d13a      	bne.n	8007582 <__gethex+0xca>
 800750c:	9901      	ldr	r1, [sp, #4]
 800750e:	4652      	mov	r2, sl
 8007510:	4638      	mov	r0, r7
 8007512:	f001 fb90 	bl	8008c36 <strncmp>
 8007516:	4605      	mov	r5, r0
 8007518:	2800      	cmp	r0, #0
 800751a:	d168      	bne.n	80075ee <__gethex+0x136>
 800751c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007520:	eb07 060a 	add.w	r6, r7, sl
 8007524:	f7ff ffb3 	bl	800748e <__hexdig_fun>
 8007528:	2800      	cmp	r0, #0
 800752a:	d062      	beq.n	80075f2 <__gethex+0x13a>
 800752c:	4633      	mov	r3, r6
 800752e:	7818      	ldrb	r0, [r3, #0]
 8007530:	2830      	cmp	r0, #48	; 0x30
 8007532:	461f      	mov	r7, r3
 8007534:	f103 0301 	add.w	r3, r3, #1
 8007538:	d0f9      	beq.n	800752e <__gethex+0x76>
 800753a:	f7ff ffa8 	bl	800748e <__hexdig_fun>
 800753e:	2301      	movs	r3, #1
 8007540:	fab0 f480 	clz	r4, r0
 8007544:	0964      	lsrs	r4, r4, #5
 8007546:	4635      	mov	r5, r6
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	463a      	mov	r2, r7
 800754c:	4616      	mov	r6, r2
 800754e:	3201      	adds	r2, #1
 8007550:	7830      	ldrb	r0, [r6, #0]
 8007552:	f7ff ff9c 	bl	800748e <__hexdig_fun>
 8007556:	2800      	cmp	r0, #0
 8007558:	d1f8      	bne.n	800754c <__gethex+0x94>
 800755a:	9901      	ldr	r1, [sp, #4]
 800755c:	4652      	mov	r2, sl
 800755e:	4630      	mov	r0, r6
 8007560:	f001 fb69 	bl	8008c36 <strncmp>
 8007564:	b980      	cbnz	r0, 8007588 <__gethex+0xd0>
 8007566:	b94d      	cbnz	r5, 800757c <__gethex+0xc4>
 8007568:	eb06 050a 	add.w	r5, r6, sl
 800756c:	462a      	mov	r2, r5
 800756e:	4616      	mov	r6, r2
 8007570:	3201      	adds	r2, #1
 8007572:	7830      	ldrb	r0, [r6, #0]
 8007574:	f7ff ff8b 	bl	800748e <__hexdig_fun>
 8007578:	2800      	cmp	r0, #0
 800757a:	d1f8      	bne.n	800756e <__gethex+0xb6>
 800757c:	1bad      	subs	r5, r5, r6
 800757e:	00ad      	lsls	r5, r5, #2
 8007580:	e004      	b.n	800758c <__gethex+0xd4>
 8007582:	2400      	movs	r4, #0
 8007584:	4625      	mov	r5, r4
 8007586:	e7e0      	b.n	800754a <__gethex+0x92>
 8007588:	2d00      	cmp	r5, #0
 800758a:	d1f7      	bne.n	800757c <__gethex+0xc4>
 800758c:	7833      	ldrb	r3, [r6, #0]
 800758e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007592:	2b50      	cmp	r3, #80	; 0x50
 8007594:	d13b      	bne.n	800760e <__gethex+0x156>
 8007596:	7873      	ldrb	r3, [r6, #1]
 8007598:	2b2b      	cmp	r3, #43	; 0x2b
 800759a:	d02c      	beq.n	80075f6 <__gethex+0x13e>
 800759c:	2b2d      	cmp	r3, #45	; 0x2d
 800759e:	d02e      	beq.n	80075fe <__gethex+0x146>
 80075a0:	1c71      	adds	r1, r6, #1
 80075a2:	f04f 0900 	mov.w	r9, #0
 80075a6:	7808      	ldrb	r0, [r1, #0]
 80075a8:	f7ff ff71 	bl	800748e <__hexdig_fun>
 80075ac:	1e43      	subs	r3, r0, #1
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b18      	cmp	r3, #24
 80075b2:	d82c      	bhi.n	800760e <__gethex+0x156>
 80075b4:	f1a0 0210 	sub.w	r2, r0, #16
 80075b8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80075bc:	f7ff ff67 	bl	800748e <__hexdig_fun>
 80075c0:	1e43      	subs	r3, r0, #1
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	2b18      	cmp	r3, #24
 80075c6:	d91d      	bls.n	8007604 <__gethex+0x14c>
 80075c8:	f1b9 0f00 	cmp.w	r9, #0
 80075cc:	d000      	beq.n	80075d0 <__gethex+0x118>
 80075ce:	4252      	negs	r2, r2
 80075d0:	4415      	add	r5, r2
 80075d2:	f8cb 1000 	str.w	r1, [fp]
 80075d6:	b1e4      	cbz	r4, 8007612 <__gethex+0x15a>
 80075d8:	9b00      	ldr	r3, [sp, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	bf14      	ite	ne
 80075de:	2700      	movne	r7, #0
 80075e0:	2706      	moveq	r7, #6
 80075e2:	4638      	mov	r0, r7
 80075e4:	b009      	add	sp, #36	; 0x24
 80075e6:	ecbd 8b02 	vpop	{d8}
 80075ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ee:	463e      	mov	r6, r7
 80075f0:	4625      	mov	r5, r4
 80075f2:	2401      	movs	r4, #1
 80075f4:	e7ca      	b.n	800758c <__gethex+0xd4>
 80075f6:	f04f 0900 	mov.w	r9, #0
 80075fa:	1cb1      	adds	r1, r6, #2
 80075fc:	e7d3      	b.n	80075a6 <__gethex+0xee>
 80075fe:	f04f 0901 	mov.w	r9, #1
 8007602:	e7fa      	b.n	80075fa <__gethex+0x142>
 8007604:	230a      	movs	r3, #10
 8007606:	fb03 0202 	mla	r2, r3, r2, r0
 800760a:	3a10      	subs	r2, #16
 800760c:	e7d4      	b.n	80075b8 <__gethex+0x100>
 800760e:	4631      	mov	r1, r6
 8007610:	e7df      	b.n	80075d2 <__gethex+0x11a>
 8007612:	1bf3      	subs	r3, r6, r7
 8007614:	3b01      	subs	r3, #1
 8007616:	4621      	mov	r1, r4
 8007618:	2b07      	cmp	r3, #7
 800761a:	dc0b      	bgt.n	8007634 <__gethex+0x17c>
 800761c:	ee18 0a10 	vmov	r0, s16
 8007620:	f000 fa82 	bl	8007b28 <_Balloc>
 8007624:	4604      	mov	r4, r0
 8007626:	b940      	cbnz	r0, 800763a <__gethex+0x182>
 8007628:	4b65      	ldr	r3, [pc, #404]	; (80077c0 <__gethex+0x308>)
 800762a:	4602      	mov	r2, r0
 800762c:	21de      	movs	r1, #222	; 0xde
 800762e:	4865      	ldr	r0, [pc, #404]	; (80077c4 <__gethex+0x30c>)
 8007630:	f001 fbf4 	bl	8008e1c <__assert_func>
 8007634:	3101      	adds	r1, #1
 8007636:	105b      	asrs	r3, r3, #1
 8007638:	e7ee      	b.n	8007618 <__gethex+0x160>
 800763a:	f100 0914 	add.w	r9, r0, #20
 800763e:	f04f 0b00 	mov.w	fp, #0
 8007642:	f1ca 0301 	rsb	r3, sl, #1
 8007646:	f8cd 9008 	str.w	r9, [sp, #8]
 800764a:	f8cd b000 	str.w	fp, [sp]
 800764e:	9306      	str	r3, [sp, #24]
 8007650:	42b7      	cmp	r7, r6
 8007652:	d340      	bcc.n	80076d6 <__gethex+0x21e>
 8007654:	9802      	ldr	r0, [sp, #8]
 8007656:	9b00      	ldr	r3, [sp, #0]
 8007658:	f840 3b04 	str.w	r3, [r0], #4
 800765c:	eba0 0009 	sub.w	r0, r0, r9
 8007660:	1080      	asrs	r0, r0, #2
 8007662:	0146      	lsls	r6, r0, #5
 8007664:	6120      	str	r0, [r4, #16]
 8007666:	4618      	mov	r0, r3
 8007668:	f000 fb54 	bl	8007d14 <__hi0bits>
 800766c:	1a30      	subs	r0, r6, r0
 800766e:	f8d8 6000 	ldr.w	r6, [r8]
 8007672:	42b0      	cmp	r0, r6
 8007674:	dd63      	ble.n	800773e <__gethex+0x286>
 8007676:	1b87      	subs	r7, r0, r6
 8007678:	4639      	mov	r1, r7
 800767a:	4620      	mov	r0, r4
 800767c:	f000 feee 	bl	800845c <__any_on>
 8007680:	4682      	mov	sl, r0
 8007682:	b1a8      	cbz	r0, 80076b0 <__gethex+0x1f8>
 8007684:	1e7b      	subs	r3, r7, #1
 8007686:	1159      	asrs	r1, r3, #5
 8007688:	f003 021f 	and.w	r2, r3, #31
 800768c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007690:	f04f 0a01 	mov.w	sl, #1
 8007694:	fa0a f202 	lsl.w	r2, sl, r2
 8007698:	420a      	tst	r2, r1
 800769a:	d009      	beq.n	80076b0 <__gethex+0x1f8>
 800769c:	4553      	cmp	r3, sl
 800769e:	dd05      	ble.n	80076ac <__gethex+0x1f4>
 80076a0:	1eb9      	subs	r1, r7, #2
 80076a2:	4620      	mov	r0, r4
 80076a4:	f000 feda 	bl	800845c <__any_on>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	d145      	bne.n	8007738 <__gethex+0x280>
 80076ac:	f04f 0a02 	mov.w	sl, #2
 80076b0:	4639      	mov	r1, r7
 80076b2:	4620      	mov	r0, r4
 80076b4:	f7ff fe99 	bl	80073ea <rshift>
 80076b8:	443d      	add	r5, r7
 80076ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076be:	42ab      	cmp	r3, r5
 80076c0:	da4c      	bge.n	800775c <__gethex+0x2a4>
 80076c2:	ee18 0a10 	vmov	r0, s16
 80076c6:	4621      	mov	r1, r4
 80076c8:	f000 fa6e 	bl	8007ba8 <_Bfree>
 80076cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80076ce:	2300      	movs	r3, #0
 80076d0:	6013      	str	r3, [r2, #0]
 80076d2:	27a3      	movs	r7, #163	; 0xa3
 80076d4:	e785      	b.n	80075e2 <__gethex+0x12a>
 80076d6:	1e73      	subs	r3, r6, #1
 80076d8:	9a05      	ldr	r2, [sp, #20]
 80076da:	9303      	str	r3, [sp, #12]
 80076dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d019      	beq.n	8007718 <__gethex+0x260>
 80076e4:	f1bb 0f20 	cmp.w	fp, #32
 80076e8:	d107      	bne.n	80076fa <__gethex+0x242>
 80076ea:	9b02      	ldr	r3, [sp, #8]
 80076ec:	9a00      	ldr	r2, [sp, #0]
 80076ee:	f843 2b04 	str.w	r2, [r3], #4
 80076f2:	9302      	str	r3, [sp, #8]
 80076f4:	2300      	movs	r3, #0
 80076f6:	9300      	str	r3, [sp, #0]
 80076f8:	469b      	mov	fp, r3
 80076fa:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80076fe:	f7ff fec6 	bl	800748e <__hexdig_fun>
 8007702:	9b00      	ldr	r3, [sp, #0]
 8007704:	f000 000f 	and.w	r0, r0, #15
 8007708:	fa00 f00b 	lsl.w	r0, r0, fp
 800770c:	4303      	orrs	r3, r0
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	f10b 0b04 	add.w	fp, fp, #4
 8007714:	9b03      	ldr	r3, [sp, #12]
 8007716:	e00d      	b.n	8007734 <__gethex+0x27c>
 8007718:	9b03      	ldr	r3, [sp, #12]
 800771a:	9a06      	ldr	r2, [sp, #24]
 800771c:	4413      	add	r3, r2
 800771e:	42bb      	cmp	r3, r7
 8007720:	d3e0      	bcc.n	80076e4 <__gethex+0x22c>
 8007722:	4618      	mov	r0, r3
 8007724:	9901      	ldr	r1, [sp, #4]
 8007726:	9307      	str	r3, [sp, #28]
 8007728:	4652      	mov	r2, sl
 800772a:	f001 fa84 	bl	8008c36 <strncmp>
 800772e:	9b07      	ldr	r3, [sp, #28]
 8007730:	2800      	cmp	r0, #0
 8007732:	d1d7      	bne.n	80076e4 <__gethex+0x22c>
 8007734:	461e      	mov	r6, r3
 8007736:	e78b      	b.n	8007650 <__gethex+0x198>
 8007738:	f04f 0a03 	mov.w	sl, #3
 800773c:	e7b8      	b.n	80076b0 <__gethex+0x1f8>
 800773e:	da0a      	bge.n	8007756 <__gethex+0x29e>
 8007740:	1a37      	subs	r7, r6, r0
 8007742:	4621      	mov	r1, r4
 8007744:	ee18 0a10 	vmov	r0, s16
 8007748:	463a      	mov	r2, r7
 800774a:	f000 fc49 	bl	8007fe0 <__lshift>
 800774e:	1bed      	subs	r5, r5, r7
 8007750:	4604      	mov	r4, r0
 8007752:	f100 0914 	add.w	r9, r0, #20
 8007756:	f04f 0a00 	mov.w	sl, #0
 800775a:	e7ae      	b.n	80076ba <__gethex+0x202>
 800775c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007760:	42a8      	cmp	r0, r5
 8007762:	dd72      	ble.n	800784a <__gethex+0x392>
 8007764:	1b45      	subs	r5, r0, r5
 8007766:	42ae      	cmp	r6, r5
 8007768:	dc36      	bgt.n	80077d8 <__gethex+0x320>
 800776a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800776e:	2b02      	cmp	r3, #2
 8007770:	d02a      	beq.n	80077c8 <__gethex+0x310>
 8007772:	2b03      	cmp	r3, #3
 8007774:	d02c      	beq.n	80077d0 <__gethex+0x318>
 8007776:	2b01      	cmp	r3, #1
 8007778:	d115      	bne.n	80077a6 <__gethex+0x2ee>
 800777a:	42ae      	cmp	r6, r5
 800777c:	d113      	bne.n	80077a6 <__gethex+0x2ee>
 800777e:	2e01      	cmp	r6, #1
 8007780:	d10b      	bne.n	800779a <__gethex+0x2e2>
 8007782:	9a04      	ldr	r2, [sp, #16]
 8007784:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007788:	6013      	str	r3, [r2, #0]
 800778a:	2301      	movs	r3, #1
 800778c:	6123      	str	r3, [r4, #16]
 800778e:	f8c9 3000 	str.w	r3, [r9]
 8007792:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007794:	2762      	movs	r7, #98	; 0x62
 8007796:	601c      	str	r4, [r3, #0]
 8007798:	e723      	b.n	80075e2 <__gethex+0x12a>
 800779a:	1e71      	subs	r1, r6, #1
 800779c:	4620      	mov	r0, r4
 800779e:	f000 fe5d 	bl	800845c <__any_on>
 80077a2:	2800      	cmp	r0, #0
 80077a4:	d1ed      	bne.n	8007782 <__gethex+0x2ca>
 80077a6:	ee18 0a10 	vmov	r0, s16
 80077aa:	4621      	mov	r1, r4
 80077ac:	f000 f9fc 	bl	8007ba8 <_Bfree>
 80077b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80077b2:	2300      	movs	r3, #0
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	2750      	movs	r7, #80	; 0x50
 80077b8:	e713      	b.n	80075e2 <__gethex+0x12a>
 80077ba:	bf00      	nop
 80077bc:	08009664 	.word	0x08009664
 80077c0:	08009584 	.word	0x08009584
 80077c4:	080095f8 	.word	0x080095f8
 80077c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1eb      	bne.n	80077a6 <__gethex+0x2ee>
 80077ce:	e7d8      	b.n	8007782 <__gethex+0x2ca>
 80077d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1d5      	bne.n	8007782 <__gethex+0x2ca>
 80077d6:	e7e6      	b.n	80077a6 <__gethex+0x2ee>
 80077d8:	1e6f      	subs	r7, r5, #1
 80077da:	f1ba 0f00 	cmp.w	sl, #0
 80077de:	d131      	bne.n	8007844 <__gethex+0x38c>
 80077e0:	b127      	cbz	r7, 80077ec <__gethex+0x334>
 80077e2:	4639      	mov	r1, r7
 80077e4:	4620      	mov	r0, r4
 80077e6:	f000 fe39 	bl	800845c <__any_on>
 80077ea:	4682      	mov	sl, r0
 80077ec:	117b      	asrs	r3, r7, #5
 80077ee:	2101      	movs	r1, #1
 80077f0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80077f4:	f007 071f 	and.w	r7, r7, #31
 80077f8:	fa01 f707 	lsl.w	r7, r1, r7
 80077fc:	421f      	tst	r7, r3
 80077fe:	4629      	mov	r1, r5
 8007800:	4620      	mov	r0, r4
 8007802:	bf18      	it	ne
 8007804:	f04a 0a02 	orrne.w	sl, sl, #2
 8007808:	1b76      	subs	r6, r6, r5
 800780a:	f7ff fdee 	bl	80073ea <rshift>
 800780e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007812:	2702      	movs	r7, #2
 8007814:	f1ba 0f00 	cmp.w	sl, #0
 8007818:	d048      	beq.n	80078ac <__gethex+0x3f4>
 800781a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800781e:	2b02      	cmp	r3, #2
 8007820:	d015      	beq.n	800784e <__gethex+0x396>
 8007822:	2b03      	cmp	r3, #3
 8007824:	d017      	beq.n	8007856 <__gethex+0x39e>
 8007826:	2b01      	cmp	r3, #1
 8007828:	d109      	bne.n	800783e <__gethex+0x386>
 800782a:	f01a 0f02 	tst.w	sl, #2
 800782e:	d006      	beq.n	800783e <__gethex+0x386>
 8007830:	f8d9 0000 	ldr.w	r0, [r9]
 8007834:	ea4a 0a00 	orr.w	sl, sl, r0
 8007838:	f01a 0f01 	tst.w	sl, #1
 800783c:	d10e      	bne.n	800785c <__gethex+0x3a4>
 800783e:	f047 0710 	orr.w	r7, r7, #16
 8007842:	e033      	b.n	80078ac <__gethex+0x3f4>
 8007844:	f04f 0a01 	mov.w	sl, #1
 8007848:	e7d0      	b.n	80077ec <__gethex+0x334>
 800784a:	2701      	movs	r7, #1
 800784c:	e7e2      	b.n	8007814 <__gethex+0x35c>
 800784e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007850:	f1c3 0301 	rsb	r3, r3, #1
 8007854:	9315      	str	r3, [sp, #84]	; 0x54
 8007856:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007858:	2b00      	cmp	r3, #0
 800785a:	d0f0      	beq.n	800783e <__gethex+0x386>
 800785c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007860:	f104 0314 	add.w	r3, r4, #20
 8007864:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007868:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800786c:	f04f 0c00 	mov.w	ip, #0
 8007870:	4618      	mov	r0, r3
 8007872:	f853 2b04 	ldr.w	r2, [r3], #4
 8007876:	f1b2 3fff 	cmp.w	r2, #4294967295
 800787a:	d01c      	beq.n	80078b6 <__gethex+0x3fe>
 800787c:	3201      	adds	r2, #1
 800787e:	6002      	str	r2, [r0, #0]
 8007880:	2f02      	cmp	r7, #2
 8007882:	f104 0314 	add.w	r3, r4, #20
 8007886:	d13f      	bne.n	8007908 <__gethex+0x450>
 8007888:	f8d8 2000 	ldr.w	r2, [r8]
 800788c:	3a01      	subs	r2, #1
 800788e:	42b2      	cmp	r2, r6
 8007890:	d10a      	bne.n	80078a8 <__gethex+0x3f0>
 8007892:	1171      	asrs	r1, r6, #5
 8007894:	2201      	movs	r2, #1
 8007896:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800789a:	f006 061f 	and.w	r6, r6, #31
 800789e:	fa02 f606 	lsl.w	r6, r2, r6
 80078a2:	421e      	tst	r6, r3
 80078a4:	bf18      	it	ne
 80078a6:	4617      	movne	r7, r2
 80078a8:	f047 0720 	orr.w	r7, r7, #32
 80078ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80078ae:	601c      	str	r4, [r3, #0]
 80078b0:	9b04      	ldr	r3, [sp, #16]
 80078b2:	601d      	str	r5, [r3, #0]
 80078b4:	e695      	b.n	80075e2 <__gethex+0x12a>
 80078b6:	4299      	cmp	r1, r3
 80078b8:	f843 cc04 	str.w	ip, [r3, #-4]
 80078bc:	d8d8      	bhi.n	8007870 <__gethex+0x3b8>
 80078be:	68a3      	ldr	r3, [r4, #8]
 80078c0:	459b      	cmp	fp, r3
 80078c2:	db19      	blt.n	80078f8 <__gethex+0x440>
 80078c4:	6861      	ldr	r1, [r4, #4]
 80078c6:	ee18 0a10 	vmov	r0, s16
 80078ca:	3101      	adds	r1, #1
 80078cc:	f000 f92c 	bl	8007b28 <_Balloc>
 80078d0:	4681      	mov	r9, r0
 80078d2:	b918      	cbnz	r0, 80078dc <__gethex+0x424>
 80078d4:	4b1a      	ldr	r3, [pc, #104]	; (8007940 <__gethex+0x488>)
 80078d6:	4602      	mov	r2, r0
 80078d8:	2184      	movs	r1, #132	; 0x84
 80078da:	e6a8      	b.n	800762e <__gethex+0x176>
 80078dc:	6922      	ldr	r2, [r4, #16]
 80078de:	3202      	adds	r2, #2
 80078e0:	f104 010c 	add.w	r1, r4, #12
 80078e4:	0092      	lsls	r2, r2, #2
 80078e6:	300c      	adds	r0, #12
 80078e8:	f000 f910 	bl	8007b0c <memcpy>
 80078ec:	4621      	mov	r1, r4
 80078ee:	ee18 0a10 	vmov	r0, s16
 80078f2:	f000 f959 	bl	8007ba8 <_Bfree>
 80078f6:	464c      	mov	r4, r9
 80078f8:	6923      	ldr	r3, [r4, #16]
 80078fa:	1c5a      	adds	r2, r3, #1
 80078fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007900:	6122      	str	r2, [r4, #16]
 8007902:	2201      	movs	r2, #1
 8007904:	615a      	str	r2, [r3, #20]
 8007906:	e7bb      	b.n	8007880 <__gethex+0x3c8>
 8007908:	6922      	ldr	r2, [r4, #16]
 800790a:	455a      	cmp	r2, fp
 800790c:	dd0b      	ble.n	8007926 <__gethex+0x46e>
 800790e:	2101      	movs	r1, #1
 8007910:	4620      	mov	r0, r4
 8007912:	f7ff fd6a 	bl	80073ea <rshift>
 8007916:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800791a:	3501      	adds	r5, #1
 800791c:	42ab      	cmp	r3, r5
 800791e:	f6ff aed0 	blt.w	80076c2 <__gethex+0x20a>
 8007922:	2701      	movs	r7, #1
 8007924:	e7c0      	b.n	80078a8 <__gethex+0x3f0>
 8007926:	f016 061f 	ands.w	r6, r6, #31
 800792a:	d0fa      	beq.n	8007922 <__gethex+0x46a>
 800792c:	449a      	add	sl, r3
 800792e:	f1c6 0620 	rsb	r6, r6, #32
 8007932:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007936:	f000 f9ed 	bl	8007d14 <__hi0bits>
 800793a:	42b0      	cmp	r0, r6
 800793c:	dbe7      	blt.n	800790e <__gethex+0x456>
 800793e:	e7f0      	b.n	8007922 <__gethex+0x46a>
 8007940:	08009584 	.word	0x08009584

08007944 <L_shift>:
 8007944:	f1c2 0208 	rsb	r2, r2, #8
 8007948:	0092      	lsls	r2, r2, #2
 800794a:	b570      	push	{r4, r5, r6, lr}
 800794c:	f1c2 0620 	rsb	r6, r2, #32
 8007950:	6843      	ldr	r3, [r0, #4]
 8007952:	6804      	ldr	r4, [r0, #0]
 8007954:	fa03 f506 	lsl.w	r5, r3, r6
 8007958:	432c      	orrs	r4, r5
 800795a:	40d3      	lsrs	r3, r2
 800795c:	6004      	str	r4, [r0, #0]
 800795e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007962:	4288      	cmp	r0, r1
 8007964:	d3f4      	bcc.n	8007950 <L_shift+0xc>
 8007966:	bd70      	pop	{r4, r5, r6, pc}

08007968 <__match>:
 8007968:	b530      	push	{r4, r5, lr}
 800796a:	6803      	ldr	r3, [r0, #0]
 800796c:	3301      	adds	r3, #1
 800796e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007972:	b914      	cbnz	r4, 800797a <__match+0x12>
 8007974:	6003      	str	r3, [r0, #0]
 8007976:	2001      	movs	r0, #1
 8007978:	bd30      	pop	{r4, r5, pc}
 800797a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800797e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007982:	2d19      	cmp	r5, #25
 8007984:	bf98      	it	ls
 8007986:	3220      	addls	r2, #32
 8007988:	42a2      	cmp	r2, r4
 800798a:	d0f0      	beq.n	800796e <__match+0x6>
 800798c:	2000      	movs	r0, #0
 800798e:	e7f3      	b.n	8007978 <__match+0x10>

08007990 <__hexnan>:
 8007990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007994:	680b      	ldr	r3, [r1, #0]
 8007996:	6801      	ldr	r1, [r0, #0]
 8007998:	115e      	asrs	r6, r3, #5
 800799a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800799e:	f013 031f 	ands.w	r3, r3, #31
 80079a2:	b087      	sub	sp, #28
 80079a4:	bf18      	it	ne
 80079a6:	3604      	addne	r6, #4
 80079a8:	2500      	movs	r5, #0
 80079aa:	1f37      	subs	r7, r6, #4
 80079ac:	4682      	mov	sl, r0
 80079ae:	4690      	mov	r8, r2
 80079b0:	9301      	str	r3, [sp, #4]
 80079b2:	f846 5c04 	str.w	r5, [r6, #-4]
 80079b6:	46b9      	mov	r9, r7
 80079b8:	463c      	mov	r4, r7
 80079ba:	9502      	str	r5, [sp, #8]
 80079bc:	46ab      	mov	fp, r5
 80079be:	784a      	ldrb	r2, [r1, #1]
 80079c0:	1c4b      	adds	r3, r1, #1
 80079c2:	9303      	str	r3, [sp, #12]
 80079c4:	b342      	cbz	r2, 8007a18 <__hexnan+0x88>
 80079c6:	4610      	mov	r0, r2
 80079c8:	9105      	str	r1, [sp, #20]
 80079ca:	9204      	str	r2, [sp, #16]
 80079cc:	f7ff fd5f 	bl	800748e <__hexdig_fun>
 80079d0:	2800      	cmp	r0, #0
 80079d2:	d14f      	bne.n	8007a74 <__hexnan+0xe4>
 80079d4:	9a04      	ldr	r2, [sp, #16]
 80079d6:	9905      	ldr	r1, [sp, #20]
 80079d8:	2a20      	cmp	r2, #32
 80079da:	d818      	bhi.n	8007a0e <__hexnan+0x7e>
 80079dc:	9b02      	ldr	r3, [sp, #8]
 80079de:	459b      	cmp	fp, r3
 80079e0:	dd13      	ble.n	8007a0a <__hexnan+0x7a>
 80079e2:	454c      	cmp	r4, r9
 80079e4:	d206      	bcs.n	80079f4 <__hexnan+0x64>
 80079e6:	2d07      	cmp	r5, #7
 80079e8:	dc04      	bgt.n	80079f4 <__hexnan+0x64>
 80079ea:	462a      	mov	r2, r5
 80079ec:	4649      	mov	r1, r9
 80079ee:	4620      	mov	r0, r4
 80079f0:	f7ff ffa8 	bl	8007944 <L_shift>
 80079f4:	4544      	cmp	r4, r8
 80079f6:	d950      	bls.n	8007a9a <__hexnan+0x10a>
 80079f8:	2300      	movs	r3, #0
 80079fa:	f1a4 0904 	sub.w	r9, r4, #4
 80079fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8007a02:	f8cd b008 	str.w	fp, [sp, #8]
 8007a06:	464c      	mov	r4, r9
 8007a08:	461d      	mov	r5, r3
 8007a0a:	9903      	ldr	r1, [sp, #12]
 8007a0c:	e7d7      	b.n	80079be <__hexnan+0x2e>
 8007a0e:	2a29      	cmp	r2, #41	; 0x29
 8007a10:	d156      	bne.n	8007ac0 <__hexnan+0x130>
 8007a12:	3102      	adds	r1, #2
 8007a14:	f8ca 1000 	str.w	r1, [sl]
 8007a18:	f1bb 0f00 	cmp.w	fp, #0
 8007a1c:	d050      	beq.n	8007ac0 <__hexnan+0x130>
 8007a1e:	454c      	cmp	r4, r9
 8007a20:	d206      	bcs.n	8007a30 <__hexnan+0xa0>
 8007a22:	2d07      	cmp	r5, #7
 8007a24:	dc04      	bgt.n	8007a30 <__hexnan+0xa0>
 8007a26:	462a      	mov	r2, r5
 8007a28:	4649      	mov	r1, r9
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	f7ff ff8a 	bl	8007944 <L_shift>
 8007a30:	4544      	cmp	r4, r8
 8007a32:	d934      	bls.n	8007a9e <__hexnan+0x10e>
 8007a34:	f1a8 0204 	sub.w	r2, r8, #4
 8007a38:	4623      	mov	r3, r4
 8007a3a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007a3e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007a42:	429f      	cmp	r7, r3
 8007a44:	d2f9      	bcs.n	8007a3a <__hexnan+0xaa>
 8007a46:	1b3b      	subs	r3, r7, r4
 8007a48:	f023 0303 	bic.w	r3, r3, #3
 8007a4c:	3304      	adds	r3, #4
 8007a4e:	3401      	adds	r4, #1
 8007a50:	3e03      	subs	r6, #3
 8007a52:	42b4      	cmp	r4, r6
 8007a54:	bf88      	it	hi
 8007a56:	2304      	movhi	r3, #4
 8007a58:	4443      	add	r3, r8
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f843 2b04 	str.w	r2, [r3], #4
 8007a60:	429f      	cmp	r7, r3
 8007a62:	d2fb      	bcs.n	8007a5c <__hexnan+0xcc>
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	b91b      	cbnz	r3, 8007a70 <__hexnan+0xe0>
 8007a68:	4547      	cmp	r7, r8
 8007a6a:	d127      	bne.n	8007abc <__hexnan+0x12c>
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	603b      	str	r3, [r7, #0]
 8007a70:	2005      	movs	r0, #5
 8007a72:	e026      	b.n	8007ac2 <__hexnan+0x132>
 8007a74:	3501      	adds	r5, #1
 8007a76:	2d08      	cmp	r5, #8
 8007a78:	f10b 0b01 	add.w	fp, fp, #1
 8007a7c:	dd06      	ble.n	8007a8c <__hexnan+0xfc>
 8007a7e:	4544      	cmp	r4, r8
 8007a80:	d9c3      	bls.n	8007a0a <__hexnan+0x7a>
 8007a82:	2300      	movs	r3, #0
 8007a84:	f844 3c04 	str.w	r3, [r4, #-4]
 8007a88:	2501      	movs	r5, #1
 8007a8a:	3c04      	subs	r4, #4
 8007a8c:	6822      	ldr	r2, [r4, #0]
 8007a8e:	f000 000f 	and.w	r0, r0, #15
 8007a92:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007a96:	6022      	str	r2, [r4, #0]
 8007a98:	e7b7      	b.n	8007a0a <__hexnan+0x7a>
 8007a9a:	2508      	movs	r5, #8
 8007a9c:	e7b5      	b.n	8007a0a <__hexnan+0x7a>
 8007a9e:	9b01      	ldr	r3, [sp, #4]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d0df      	beq.n	8007a64 <__hexnan+0xd4>
 8007aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8007aa8:	f1c3 0320 	rsb	r3, r3, #32
 8007aac:	fa22 f303 	lsr.w	r3, r2, r3
 8007ab0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007ab4:	401a      	ands	r2, r3
 8007ab6:	f846 2c04 	str.w	r2, [r6, #-4]
 8007aba:	e7d3      	b.n	8007a64 <__hexnan+0xd4>
 8007abc:	3f04      	subs	r7, #4
 8007abe:	e7d1      	b.n	8007a64 <__hexnan+0xd4>
 8007ac0:	2004      	movs	r0, #4
 8007ac2:	b007      	add	sp, #28
 8007ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ac8 <_localeconv_r>:
 8007ac8:	4800      	ldr	r0, [pc, #0]	; (8007acc <_localeconv_r+0x4>)
 8007aca:	4770      	bx	lr
 8007acc:	20000168 	.word	0x20000168

08007ad0 <__retarget_lock_init_recursive>:
 8007ad0:	4770      	bx	lr

08007ad2 <__retarget_lock_acquire_recursive>:
 8007ad2:	4770      	bx	lr

08007ad4 <__retarget_lock_release_recursive>:
 8007ad4:	4770      	bx	lr
	...

08007ad8 <malloc>:
 8007ad8:	4b02      	ldr	r3, [pc, #8]	; (8007ae4 <malloc+0xc>)
 8007ada:	4601      	mov	r1, r0
 8007adc:	6818      	ldr	r0, [r3, #0]
 8007ade:	f000 bd3d 	b.w	800855c <_malloc_r>
 8007ae2:	bf00      	nop
 8007ae4:	20000010 	.word	0x20000010

08007ae8 <__ascii_mbtowc>:
 8007ae8:	b082      	sub	sp, #8
 8007aea:	b901      	cbnz	r1, 8007aee <__ascii_mbtowc+0x6>
 8007aec:	a901      	add	r1, sp, #4
 8007aee:	b142      	cbz	r2, 8007b02 <__ascii_mbtowc+0x1a>
 8007af0:	b14b      	cbz	r3, 8007b06 <__ascii_mbtowc+0x1e>
 8007af2:	7813      	ldrb	r3, [r2, #0]
 8007af4:	600b      	str	r3, [r1, #0]
 8007af6:	7812      	ldrb	r2, [r2, #0]
 8007af8:	1e10      	subs	r0, r2, #0
 8007afa:	bf18      	it	ne
 8007afc:	2001      	movne	r0, #1
 8007afe:	b002      	add	sp, #8
 8007b00:	4770      	bx	lr
 8007b02:	4610      	mov	r0, r2
 8007b04:	e7fb      	b.n	8007afe <__ascii_mbtowc+0x16>
 8007b06:	f06f 0001 	mvn.w	r0, #1
 8007b0a:	e7f8      	b.n	8007afe <__ascii_mbtowc+0x16>

08007b0c <memcpy>:
 8007b0c:	440a      	add	r2, r1
 8007b0e:	4291      	cmp	r1, r2
 8007b10:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b14:	d100      	bne.n	8007b18 <memcpy+0xc>
 8007b16:	4770      	bx	lr
 8007b18:	b510      	push	{r4, lr}
 8007b1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b22:	4291      	cmp	r1, r2
 8007b24:	d1f9      	bne.n	8007b1a <memcpy+0xe>
 8007b26:	bd10      	pop	{r4, pc}

08007b28 <_Balloc>:
 8007b28:	b570      	push	{r4, r5, r6, lr}
 8007b2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	460d      	mov	r5, r1
 8007b30:	b976      	cbnz	r6, 8007b50 <_Balloc+0x28>
 8007b32:	2010      	movs	r0, #16
 8007b34:	f7ff ffd0 	bl	8007ad8 <malloc>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	6260      	str	r0, [r4, #36]	; 0x24
 8007b3c:	b920      	cbnz	r0, 8007b48 <_Balloc+0x20>
 8007b3e:	4b18      	ldr	r3, [pc, #96]	; (8007ba0 <_Balloc+0x78>)
 8007b40:	4818      	ldr	r0, [pc, #96]	; (8007ba4 <_Balloc+0x7c>)
 8007b42:	2166      	movs	r1, #102	; 0x66
 8007b44:	f001 f96a 	bl	8008e1c <__assert_func>
 8007b48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b4c:	6006      	str	r6, [r0, #0]
 8007b4e:	60c6      	str	r6, [r0, #12]
 8007b50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b52:	68f3      	ldr	r3, [r6, #12]
 8007b54:	b183      	cbz	r3, 8007b78 <_Balloc+0x50>
 8007b56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b5e:	b9b8      	cbnz	r0, 8007b90 <_Balloc+0x68>
 8007b60:	2101      	movs	r1, #1
 8007b62:	fa01 f605 	lsl.w	r6, r1, r5
 8007b66:	1d72      	adds	r2, r6, #5
 8007b68:	0092      	lsls	r2, r2, #2
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f000 fc97 	bl	800849e <_calloc_r>
 8007b70:	b160      	cbz	r0, 8007b8c <_Balloc+0x64>
 8007b72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b76:	e00e      	b.n	8007b96 <_Balloc+0x6e>
 8007b78:	2221      	movs	r2, #33	; 0x21
 8007b7a:	2104      	movs	r1, #4
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f000 fc8e 	bl	800849e <_calloc_r>
 8007b82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b84:	60f0      	str	r0, [r6, #12]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1e4      	bne.n	8007b56 <_Balloc+0x2e>
 8007b8c:	2000      	movs	r0, #0
 8007b8e:	bd70      	pop	{r4, r5, r6, pc}
 8007b90:	6802      	ldr	r2, [r0, #0]
 8007b92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b96:	2300      	movs	r3, #0
 8007b98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b9c:	e7f7      	b.n	8007b8e <_Balloc+0x66>
 8007b9e:	bf00      	nop
 8007ba0:	0800950e 	.word	0x0800950e
 8007ba4:	08009678 	.word	0x08009678

08007ba8 <_Bfree>:
 8007ba8:	b570      	push	{r4, r5, r6, lr}
 8007baa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007bac:	4605      	mov	r5, r0
 8007bae:	460c      	mov	r4, r1
 8007bb0:	b976      	cbnz	r6, 8007bd0 <_Bfree+0x28>
 8007bb2:	2010      	movs	r0, #16
 8007bb4:	f7ff ff90 	bl	8007ad8 <malloc>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	6268      	str	r0, [r5, #36]	; 0x24
 8007bbc:	b920      	cbnz	r0, 8007bc8 <_Bfree+0x20>
 8007bbe:	4b09      	ldr	r3, [pc, #36]	; (8007be4 <_Bfree+0x3c>)
 8007bc0:	4809      	ldr	r0, [pc, #36]	; (8007be8 <_Bfree+0x40>)
 8007bc2:	218a      	movs	r1, #138	; 0x8a
 8007bc4:	f001 f92a 	bl	8008e1c <__assert_func>
 8007bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bcc:	6006      	str	r6, [r0, #0]
 8007bce:	60c6      	str	r6, [r0, #12]
 8007bd0:	b13c      	cbz	r4, 8007be2 <_Bfree+0x3a>
 8007bd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007bd4:	6862      	ldr	r2, [r4, #4]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bdc:	6021      	str	r1, [r4, #0]
 8007bde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007be2:	bd70      	pop	{r4, r5, r6, pc}
 8007be4:	0800950e 	.word	0x0800950e
 8007be8:	08009678 	.word	0x08009678

08007bec <__multadd>:
 8007bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf0:	690e      	ldr	r6, [r1, #16]
 8007bf2:	4607      	mov	r7, r0
 8007bf4:	4698      	mov	r8, r3
 8007bf6:	460c      	mov	r4, r1
 8007bf8:	f101 0014 	add.w	r0, r1, #20
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	6805      	ldr	r5, [r0, #0]
 8007c00:	b2a9      	uxth	r1, r5
 8007c02:	fb02 8101 	mla	r1, r2, r1, r8
 8007c06:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007c0a:	0c2d      	lsrs	r5, r5, #16
 8007c0c:	fb02 c505 	mla	r5, r2, r5, ip
 8007c10:	b289      	uxth	r1, r1
 8007c12:	3301      	adds	r3, #1
 8007c14:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007c18:	429e      	cmp	r6, r3
 8007c1a:	f840 1b04 	str.w	r1, [r0], #4
 8007c1e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007c22:	dcec      	bgt.n	8007bfe <__multadd+0x12>
 8007c24:	f1b8 0f00 	cmp.w	r8, #0
 8007c28:	d022      	beq.n	8007c70 <__multadd+0x84>
 8007c2a:	68a3      	ldr	r3, [r4, #8]
 8007c2c:	42b3      	cmp	r3, r6
 8007c2e:	dc19      	bgt.n	8007c64 <__multadd+0x78>
 8007c30:	6861      	ldr	r1, [r4, #4]
 8007c32:	4638      	mov	r0, r7
 8007c34:	3101      	adds	r1, #1
 8007c36:	f7ff ff77 	bl	8007b28 <_Balloc>
 8007c3a:	4605      	mov	r5, r0
 8007c3c:	b928      	cbnz	r0, 8007c4a <__multadd+0x5e>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	4b0d      	ldr	r3, [pc, #52]	; (8007c78 <__multadd+0x8c>)
 8007c42:	480e      	ldr	r0, [pc, #56]	; (8007c7c <__multadd+0x90>)
 8007c44:	21b5      	movs	r1, #181	; 0xb5
 8007c46:	f001 f8e9 	bl	8008e1c <__assert_func>
 8007c4a:	6922      	ldr	r2, [r4, #16]
 8007c4c:	3202      	adds	r2, #2
 8007c4e:	f104 010c 	add.w	r1, r4, #12
 8007c52:	0092      	lsls	r2, r2, #2
 8007c54:	300c      	adds	r0, #12
 8007c56:	f7ff ff59 	bl	8007b0c <memcpy>
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	4638      	mov	r0, r7
 8007c5e:	f7ff ffa3 	bl	8007ba8 <_Bfree>
 8007c62:	462c      	mov	r4, r5
 8007c64:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007c68:	3601      	adds	r6, #1
 8007c6a:	f8c3 8014 	str.w	r8, [r3, #20]
 8007c6e:	6126      	str	r6, [r4, #16]
 8007c70:	4620      	mov	r0, r4
 8007c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c76:	bf00      	nop
 8007c78:	08009584 	.word	0x08009584
 8007c7c:	08009678 	.word	0x08009678

08007c80 <__s2b>:
 8007c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c84:	460c      	mov	r4, r1
 8007c86:	4615      	mov	r5, r2
 8007c88:	461f      	mov	r7, r3
 8007c8a:	2209      	movs	r2, #9
 8007c8c:	3308      	adds	r3, #8
 8007c8e:	4606      	mov	r6, r0
 8007c90:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c94:	2100      	movs	r1, #0
 8007c96:	2201      	movs	r2, #1
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	db09      	blt.n	8007cb0 <__s2b+0x30>
 8007c9c:	4630      	mov	r0, r6
 8007c9e:	f7ff ff43 	bl	8007b28 <_Balloc>
 8007ca2:	b940      	cbnz	r0, 8007cb6 <__s2b+0x36>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	4b19      	ldr	r3, [pc, #100]	; (8007d0c <__s2b+0x8c>)
 8007ca8:	4819      	ldr	r0, [pc, #100]	; (8007d10 <__s2b+0x90>)
 8007caa:	21ce      	movs	r1, #206	; 0xce
 8007cac:	f001 f8b6 	bl	8008e1c <__assert_func>
 8007cb0:	0052      	lsls	r2, r2, #1
 8007cb2:	3101      	adds	r1, #1
 8007cb4:	e7f0      	b.n	8007c98 <__s2b+0x18>
 8007cb6:	9b08      	ldr	r3, [sp, #32]
 8007cb8:	6143      	str	r3, [r0, #20]
 8007cba:	2d09      	cmp	r5, #9
 8007cbc:	f04f 0301 	mov.w	r3, #1
 8007cc0:	6103      	str	r3, [r0, #16]
 8007cc2:	dd16      	ble.n	8007cf2 <__s2b+0x72>
 8007cc4:	f104 0909 	add.w	r9, r4, #9
 8007cc8:	46c8      	mov	r8, r9
 8007cca:	442c      	add	r4, r5
 8007ccc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007cd0:	4601      	mov	r1, r0
 8007cd2:	3b30      	subs	r3, #48	; 0x30
 8007cd4:	220a      	movs	r2, #10
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	f7ff ff88 	bl	8007bec <__multadd>
 8007cdc:	45a0      	cmp	r8, r4
 8007cde:	d1f5      	bne.n	8007ccc <__s2b+0x4c>
 8007ce0:	f1a5 0408 	sub.w	r4, r5, #8
 8007ce4:	444c      	add	r4, r9
 8007ce6:	1b2d      	subs	r5, r5, r4
 8007ce8:	1963      	adds	r3, r4, r5
 8007cea:	42bb      	cmp	r3, r7
 8007cec:	db04      	blt.n	8007cf8 <__s2b+0x78>
 8007cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cf2:	340a      	adds	r4, #10
 8007cf4:	2509      	movs	r5, #9
 8007cf6:	e7f6      	b.n	8007ce6 <__s2b+0x66>
 8007cf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007cfc:	4601      	mov	r1, r0
 8007cfe:	3b30      	subs	r3, #48	; 0x30
 8007d00:	220a      	movs	r2, #10
 8007d02:	4630      	mov	r0, r6
 8007d04:	f7ff ff72 	bl	8007bec <__multadd>
 8007d08:	e7ee      	b.n	8007ce8 <__s2b+0x68>
 8007d0a:	bf00      	nop
 8007d0c:	08009584 	.word	0x08009584
 8007d10:	08009678 	.word	0x08009678

08007d14 <__hi0bits>:
 8007d14:	0c03      	lsrs	r3, r0, #16
 8007d16:	041b      	lsls	r3, r3, #16
 8007d18:	b9d3      	cbnz	r3, 8007d50 <__hi0bits+0x3c>
 8007d1a:	0400      	lsls	r0, r0, #16
 8007d1c:	2310      	movs	r3, #16
 8007d1e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007d22:	bf04      	itt	eq
 8007d24:	0200      	lsleq	r0, r0, #8
 8007d26:	3308      	addeq	r3, #8
 8007d28:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007d2c:	bf04      	itt	eq
 8007d2e:	0100      	lsleq	r0, r0, #4
 8007d30:	3304      	addeq	r3, #4
 8007d32:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007d36:	bf04      	itt	eq
 8007d38:	0080      	lsleq	r0, r0, #2
 8007d3a:	3302      	addeq	r3, #2
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	db05      	blt.n	8007d4c <__hi0bits+0x38>
 8007d40:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007d44:	f103 0301 	add.w	r3, r3, #1
 8007d48:	bf08      	it	eq
 8007d4a:	2320      	moveq	r3, #32
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	4770      	bx	lr
 8007d50:	2300      	movs	r3, #0
 8007d52:	e7e4      	b.n	8007d1e <__hi0bits+0xa>

08007d54 <__lo0bits>:
 8007d54:	6803      	ldr	r3, [r0, #0]
 8007d56:	f013 0207 	ands.w	r2, r3, #7
 8007d5a:	4601      	mov	r1, r0
 8007d5c:	d00b      	beq.n	8007d76 <__lo0bits+0x22>
 8007d5e:	07da      	lsls	r2, r3, #31
 8007d60:	d424      	bmi.n	8007dac <__lo0bits+0x58>
 8007d62:	0798      	lsls	r0, r3, #30
 8007d64:	bf49      	itett	mi
 8007d66:	085b      	lsrmi	r3, r3, #1
 8007d68:	089b      	lsrpl	r3, r3, #2
 8007d6a:	2001      	movmi	r0, #1
 8007d6c:	600b      	strmi	r3, [r1, #0]
 8007d6e:	bf5c      	itt	pl
 8007d70:	600b      	strpl	r3, [r1, #0]
 8007d72:	2002      	movpl	r0, #2
 8007d74:	4770      	bx	lr
 8007d76:	b298      	uxth	r0, r3
 8007d78:	b9b0      	cbnz	r0, 8007da8 <__lo0bits+0x54>
 8007d7a:	0c1b      	lsrs	r3, r3, #16
 8007d7c:	2010      	movs	r0, #16
 8007d7e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007d82:	bf04      	itt	eq
 8007d84:	0a1b      	lsreq	r3, r3, #8
 8007d86:	3008      	addeq	r0, #8
 8007d88:	071a      	lsls	r2, r3, #28
 8007d8a:	bf04      	itt	eq
 8007d8c:	091b      	lsreq	r3, r3, #4
 8007d8e:	3004      	addeq	r0, #4
 8007d90:	079a      	lsls	r2, r3, #30
 8007d92:	bf04      	itt	eq
 8007d94:	089b      	lsreq	r3, r3, #2
 8007d96:	3002      	addeq	r0, #2
 8007d98:	07da      	lsls	r2, r3, #31
 8007d9a:	d403      	bmi.n	8007da4 <__lo0bits+0x50>
 8007d9c:	085b      	lsrs	r3, r3, #1
 8007d9e:	f100 0001 	add.w	r0, r0, #1
 8007da2:	d005      	beq.n	8007db0 <__lo0bits+0x5c>
 8007da4:	600b      	str	r3, [r1, #0]
 8007da6:	4770      	bx	lr
 8007da8:	4610      	mov	r0, r2
 8007daa:	e7e8      	b.n	8007d7e <__lo0bits+0x2a>
 8007dac:	2000      	movs	r0, #0
 8007dae:	4770      	bx	lr
 8007db0:	2020      	movs	r0, #32
 8007db2:	4770      	bx	lr

08007db4 <__i2b>:
 8007db4:	b510      	push	{r4, lr}
 8007db6:	460c      	mov	r4, r1
 8007db8:	2101      	movs	r1, #1
 8007dba:	f7ff feb5 	bl	8007b28 <_Balloc>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	b928      	cbnz	r0, 8007dce <__i2b+0x1a>
 8007dc2:	4b05      	ldr	r3, [pc, #20]	; (8007dd8 <__i2b+0x24>)
 8007dc4:	4805      	ldr	r0, [pc, #20]	; (8007ddc <__i2b+0x28>)
 8007dc6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007dca:	f001 f827 	bl	8008e1c <__assert_func>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	6144      	str	r4, [r0, #20]
 8007dd2:	6103      	str	r3, [r0, #16]
 8007dd4:	bd10      	pop	{r4, pc}
 8007dd6:	bf00      	nop
 8007dd8:	08009584 	.word	0x08009584
 8007ddc:	08009678 	.word	0x08009678

08007de0 <__multiply>:
 8007de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de4:	4614      	mov	r4, r2
 8007de6:	690a      	ldr	r2, [r1, #16]
 8007de8:	6923      	ldr	r3, [r4, #16]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	bfb8      	it	lt
 8007dee:	460b      	movlt	r3, r1
 8007df0:	460d      	mov	r5, r1
 8007df2:	bfbc      	itt	lt
 8007df4:	4625      	movlt	r5, r4
 8007df6:	461c      	movlt	r4, r3
 8007df8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007dfc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007e00:	68ab      	ldr	r3, [r5, #8]
 8007e02:	6869      	ldr	r1, [r5, #4]
 8007e04:	eb0a 0709 	add.w	r7, sl, r9
 8007e08:	42bb      	cmp	r3, r7
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	bfb8      	it	lt
 8007e0e:	3101      	addlt	r1, #1
 8007e10:	f7ff fe8a 	bl	8007b28 <_Balloc>
 8007e14:	b930      	cbnz	r0, 8007e24 <__multiply+0x44>
 8007e16:	4602      	mov	r2, r0
 8007e18:	4b42      	ldr	r3, [pc, #264]	; (8007f24 <__multiply+0x144>)
 8007e1a:	4843      	ldr	r0, [pc, #268]	; (8007f28 <__multiply+0x148>)
 8007e1c:	f240 115d 	movw	r1, #349	; 0x15d
 8007e20:	f000 fffc 	bl	8008e1c <__assert_func>
 8007e24:	f100 0614 	add.w	r6, r0, #20
 8007e28:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007e2c:	4633      	mov	r3, r6
 8007e2e:	2200      	movs	r2, #0
 8007e30:	4543      	cmp	r3, r8
 8007e32:	d31e      	bcc.n	8007e72 <__multiply+0x92>
 8007e34:	f105 0c14 	add.w	ip, r5, #20
 8007e38:	f104 0314 	add.w	r3, r4, #20
 8007e3c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007e40:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007e44:	9202      	str	r2, [sp, #8]
 8007e46:	ebac 0205 	sub.w	r2, ip, r5
 8007e4a:	3a15      	subs	r2, #21
 8007e4c:	f022 0203 	bic.w	r2, r2, #3
 8007e50:	3204      	adds	r2, #4
 8007e52:	f105 0115 	add.w	r1, r5, #21
 8007e56:	458c      	cmp	ip, r1
 8007e58:	bf38      	it	cc
 8007e5a:	2204      	movcc	r2, #4
 8007e5c:	9201      	str	r2, [sp, #4]
 8007e5e:	9a02      	ldr	r2, [sp, #8]
 8007e60:	9303      	str	r3, [sp, #12]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d808      	bhi.n	8007e78 <__multiply+0x98>
 8007e66:	2f00      	cmp	r7, #0
 8007e68:	dc55      	bgt.n	8007f16 <__multiply+0x136>
 8007e6a:	6107      	str	r7, [r0, #16]
 8007e6c:	b005      	add	sp, #20
 8007e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e72:	f843 2b04 	str.w	r2, [r3], #4
 8007e76:	e7db      	b.n	8007e30 <__multiply+0x50>
 8007e78:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e7c:	f1ba 0f00 	cmp.w	sl, #0
 8007e80:	d020      	beq.n	8007ec4 <__multiply+0xe4>
 8007e82:	f105 0e14 	add.w	lr, r5, #20
 8007e86:	46b1      	mov	r9, r6
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007e8e:	f8d9 b000 	ldr.w	fp, [r9]
 8007e92:	b2a1      	uxth	r1, r4
 8007e94:	fa1f fb8b 	uxth.w	fp, fp
 8007e98:	fb0a b101 	mla	r1, sl, r1, fp
 8007e9c:	4411      	add	r1, r2
 8007e9e:	f8d9 2000 	ldr.w	r2, [r9]
 8007ea2:	0c24      	lsrs	r4, r4, #16
 8007ea4:	0c12      	lsrs	r2, r2, #16
 8007ea6:	fb0a 2404 	mla	r4, sl, r4, r2
 8007eaa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007eae:	b289      	uxth	r1, r1
 8007eb0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007eb4:	45f4      	cmp	ip, lr
 8007eb6:	f849 1b04 	str.w	r1, [r9], #4
 8007eba:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007ebe:	d8e4      	bhi.n	8007e8a <__multiply+0xaa>
 8007ec0:	9901      	ldr	r1, [sp, #4]
 8007ec2:	5072      	str	r2, [r6, r1]
 8007ec4:	9a03      	ldr	r2, [sp, #12]
 8007ec6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007eca:	3304      	adds	r3, #4
 8007ecc:	f1b9 0f00 	cmp.w	r9, #0
 8007ed0:	d01f      	beq.n	8007f12 <__multiply+0x132>
 8007ed2:	6834      	ldr	r4, [r6, #0]
 8007ed4:	f105 0114 	add.w	r1, r5, #20
 8007ed8:	46b6      	mov	lr, r6
 8007eda:	f04f 0a00 	mov.w	sl, #0
 8007ede:	880a      	ldrh	r2, [r1, #0]
 8007ee0:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007ee4:	fb09 b202 	mla	r2, r9, r2, fp
 8007ee8:	4492      	add	sl, r2
 8007eea:	b2a4      	uxth	r4, r4
 8007eec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007ef0:	f84e 4b04 	str.w	r4, [lr], #4
 8007ef4:	f851 4b04 	ldr.w	r4, [r1], #4
 8007ef8:	f8be 2000 	ldrh.w	r2, [lr]
 8007efc:	0c24      	lsrs	r4, r4, #16
 8007efe:	fb09 2404 	mla	r4, r9, r4, r2
 8007f02:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007f06:	458c      	cmp	ip, r1
 8007f08:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007f0c:	d8e7      	bhi.n	8007ede <__multiply+0xfe>
 8007f0e:	9a01      	ldr	r2, [sp, #4]
 8007f10:	50b4      	str	r4, [r6, r2]
 8007f12:	3604      	adds	r6, #4
 8007f14:	e7a3      	b.n	8007e5e <__multiply+0x7e>
 8007f16:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d1a5      	bne.n	8007e6a <__multiply+0x8a>
 8007f1e:	3f01      	subs	r7, #1
 8007f20:	e7a1      	b.n	8007e66 <__multiply+0x86>
 8007f22:	bf00      	nop
 8007f24:	08009584 	.word	0x08009584
 8007f28:	08009678 	.word	0x08009678

08007f2c <__pow5mult>:
 8007f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f30:	4615      	mov	r5, r2
 8007f32:	f012 0203 	ands.w	r2, r2, #3
 8007f36:	4606      	mov	r6, r0
 8007f38:	460f      	mov	r7, r1
 8007f3a:	d007      	beq.n	8007f4c <__pow5mult+0x20>
 8007f3c:	4c25      	ldr	r4, [pc, #148]	; (8007fd4 <__pow5mult+0xa8>)
 8007f3e:	3a01      	subs	r2, #1
 8007f40:	2300      	movs	r3, #0
 8007f42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f46:	f7ff fe51 	bl	8007bec <__multadd>
 8007f4a:	4607      	mov	r7, r0
 8007f4c:	10ad      	asrs	r5, r5, #2
 8007f4e:	d03d      	beq.n	8007fcc <__pow5mult+0xa0>
 8007f50:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f52:	b97c      	cbnz	r4, 8007f74 <__pow5mult+0x48>
 8007f54:	2010      	movs	r0, #16
 8007f56:	f7ff fdbf 	bl	8007ad8 <malloc>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	6270      	str	r0, [r6, #36]	; 0x24
 8007f5e:	b928      	cbnz	r0, 8007f6c <__pow5mult+0x40>
 8007f60:	4b1d      	ldr	r3, [pc, #116]	; (8007fd8 <__pow5mult+0xac>)
 8007f62:	481e      	ldr	r0, [pc, #120]	; (8007fdc <__pow5mult+0xb0>)
 8007f64:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007f68:	f000 ff58 	bl	8008e1c <__assert_func>
 8007f6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f70:	6004      	str	r4, [r0, #0]
 8007f72:	60c4      	str	r4, [r0, #12]
 8007f74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f7c:	b94c      	cbnz	r4, 8007f92 <__pow5mult+0x66>
 8007f7e:	f240 2171 	movw	r1, #625	; 0x271
 8007f82:	4630      	mov	r0, r6
 8007f84:	f7ff ff16 	bl	8007db4 <__i2b>
 8007f88:	2300      	movs	r3, #0
 8007f8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f8e:	4604      	mov	r4, r0
 8007f90:	6003      	str	r3, [r0, #0]
 8007f92:	f04f 0900 	mov.w	r9, #0
 8007f96:	07eb      	lsls	r3, r5, #31
 8007f98:	d50a      	bpl.n	8007fb0 <__pow5mult+0x84>
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	4622      	mov	r2, r4
 8007f9e:	4630      	mov	r0, r6
 8007fa0:	f7ff ff1e 	bl	8007de0 <__multiply>
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	4680      	mov	r8, r0
 8007fa8:	4630      	mov	r0, r6
 8007faa:	f7ff fdfd 	bl	8007ba8 <_Bfree>
 8007fae:	4647      	mov	r7, r8
 8007fb0:	106d      	asrs	r5, r5, #1
 8007fb2:	d00b      	beq.n	8007fcc <__pow5mult+0xa0>
 8007fb4:	6820      	ldr	r0, [r4, #0]
 8007fb6:	b938      	cbnz	r0, 8007fc8 <__pow5mult+0x9c>
 8007fb8:	4622      	mov	r2, r4
 8007fba:	4621      	mov	r1, r4
 8007fbc:	4630      	mov	r0, r6
 8007fbe:	f7ff ff0f 	bl	8007de0 <__multiply>
 8007fc2:	6020      	str	r0, [r4, #0]
 8007fc4:	f8c0 9000 	str.w	r9, [r0]
 8007fc8:	4604      	mov	r4, r0
 8007fca:	e7e4      	b.n	8007f96 <__pow5mult+0x6a>
 8007fcc:	4638      	mov	r0, r7
 8007fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fd2:	bf00      	nop
 8007fd4:	080097c8 	.word	0x080097c8
 8007fd8:	0800950e 	.word	0x0800950e
 8007fdc:	08009678 	.word	0x08009678

08007fe0 <__lshift>:
 8007fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fe4:	460c      	mov	r4, r1
 8007fe6:	6849      	ldr	r1, [r1, #4]
 8007fe8:	6923      	ldr	r3, [r4, #16]
 8007fea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007fee:	68a3      	ldr	r3, [r4, #8]
 8007ff0:	4607      	mov	r7, r0
 8007ff2:	4691      	mov	r9, r2
 8007ff4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ff8:	f108 0601 	add.w	r6, r8, #1
 8007ffc:	42b3      	cmp	r3, r6
 8007ffe:	db0b      	blt.n	8008018 <__lshift+0x38>
 8008000:	4638      	mov	r0, r7
 8008002:	f7ff fd91 	bl	8007b28 <_Balloc>
 8008006:	4605      	mov	r5, r0
 8008008:	b948      	cbnz	r0, 800801e <__lshift+0x3e>
 800800a:	4602      	mov	r2, r0
 800800c:	4b28      	ldr	r3, [pc, #160]	; (80080b0 <__lshift+0xd0>)
 800800e:	4829      	ldr	r0, [pc, #164]	; (80080b4 <__lshift+0xd4>)
 8008010:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008014:	f000 ff02 	bl	8008e1c <__assert_func>
 8008018:	3101      	adds	r1, #1
 800801a:	005b      	lsls	r3, r3, #1
 800801c:	e7ee      	b.n	8007ffc <__lshift+0x1c>
 800801e:	2300      	movs	r3, #0
 8008020:	f100 0114 	add.w	r1, r0, #20
 8008024:	f100 0210 	add.w	r2, r0, #16
 8008028:	4618      	mov	r0, r3
 800802a:	4553      	cmp	r3, sl
 800802c:	db33      	blt.n	8008096 <__lshift+0xb6>
 800802e:	6920      	ldr	r0, [r4, #16]
 8008030:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008034:	f104 0314 	add.w	r3, r4, #20
 8008038:	f019 091f 	ands.w	r9, r9, #31
 800803c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008040:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008044:	d02b      	beq.n	800809e <__lshift+0xbe>
 8008046:	f1c9 0e20 	rsb	lr, r9, #32
 800804a:	468a      	mov	sl, r1
 800804c:	2200      	movs	r2, #0
 800804e:	6818      	ldr	r0, [r3, #0]
 8008050:	fa00 f009 	lsl.w	r0, r0, r9
 8008054:	4302      	orrs	r2, r0
 8008056:	f84a 2b04 	str.w	r2, [sl], #4
 800805a:	f853 2b04 	ldr.w	r2, [r3], #4
 800805e:	459c      	cmp	ip, r3
 8008060:	fa22 f20e 	lsr.w	r2, r2, lr
 8008064:	d8f3      	bhi.n	800804e <__lshift+0x6e>
 8008066:	ebac 0304 	sub.w	r3, ip, r4
 800806a:	3b15      	subs	r3, #21
 800806c:	f023 0303 	bic.w	r3, r3, #3
 8008070:	3304      	adds	r3, #4
 8008072:	f104 0015 	add.w	r0, r4, #21
 8008076:	4584      	cmp	ip, r0
 8008078:	bf38      	it	cc
 800807a:	2304      	movcc	r3, #4
 800807c:	50ca      	str	r2, [r1, r3]
 800807e:	b10a      	cbz	r2, 8008084 <__lshift+0xa4>
 8008080:	f108 0602 	add.w	r6, r8, #2
 8008084:	3e01      	subs	r6, #1
 8008086:	4638      	mov	r0, r7
 8008088:	612e      	str	r6, [r5, #16]
 800808a:	4621      	mov	r1, r4
 800808c:	f7ff fd8c 	bl	8007ba8 <_Bfree>
 8008090:	4628      	mov	r0, r5
 8008092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008096:	f842 0f04 	str.w	r0, [r2, #4]!
 800809a:	3301      	adds	r3, #1
 800809c:	e7c5      	b.n	800802a <__lshift+0x4a>
 800809e:	3904      	subs	r1, #4
 80080a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80080a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80080a8:	459c      	cmp	ip, r3
 80080aa:	d8f9      	bhi.n	80080a0 <__lshift+0xc0>
 80080ac:	e7ea      	b.n	8008084 <__lshift+0xa4>
 80080ae:	bf00      	nop
 80080b0:	08009584 	.word	0x08009584
 80080b4:	08009678 	.word	0x08009678

080080b8 <__mcmp>:
 80080b8:	b530      	push	{r4, r5, lr}
 80080ba:	6902      	ldr	r2, [r0, #16]
 80080bc:	690c      	ldr	r4, [r1, #16]
 80080be:	1b12      	subs	r2, r2, r4
 80080c0:	d10e      	bne.n	80080e0 <__mcmp+0x28>
 80080c2:	f100 0314 	add.w	r3, r0, #20
 80080c6:	3114      	adds	r1, #20
 80080c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80080cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80080d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80080d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80080d8:	42a5      	cmp	r5, r4
 80080da:	d003      	beq.n	80080e4 <__mcmp+0x2c>
 80080dc:	d305      	bcc.n	80080ea <__mcmp+0x32>
 80080de:	2201      	movs	r2, #1
 80080e0:	4610      	mov	r0, r2
 80080e2:	bd30      	pop	{r4, r5, pc}
 80080e4:	4283      	cmp	r3, r0
 80080e6:	d3f3      	bcc.n	80080d0 <__mcmp+0x18>
 80080e8:	e7fa      	b.n	80080e0 <__mcmp+0x28>
 80080ea:	f04f 32ff 	mov.w	r2, #4294967295
 80080ee:	e7f7      	b.n	80080e0 <__mcmp+0x28>

080080f0 <__mdiff>:
 80080f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f4:	460c      	mov	r4, r1
 80080f6:	4606      	mov	r6, r0
 80080f8:	4611      	mov	r1, r2
 80080fa:	4620      	mov	r0, r4
 80080fc:	4617      	mov	r7, r2
 80080fe:	f7ff ffdb 	bl	80080b8 <__mcmp>
 8008102:	1e05      	subs	r5, r0, #0
 8008104:	d110      	bne.n	8008128 <__mdiff+0x38>
 8008106:	4629      	mov	r1, r5
 8008108:	4630      	mov	r0, r6
 800810a:	f7ff fd0d 	bl	8007b28 <_Balloc>
 800810e:	b930      	cbnz	r0, 800811e <__mdiff+0x2e>
 8008110:	4b39      	ldr	r3, [pc, #228]	; (80081f8 <__mdiff+0x108>)
 8008112:	4602      	mov	r2, r0
 8008114:	f240 2132 	movw	r1, #562	; 0x232
 8008118:	4838      	ldr	r0, [pc, #224]	; (80081fc <__mdiff+0x10c>)
 800811a:	f000 fe7f 	bl	8008e1c <__assert_func>
 800811e:	2301      	movs	r3, #1
 8008120:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008124:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008128:	bfa4      	itt	ge
 800812a:	463b      	movge	r3, r7
 800812c:	4627      	movge	r7, r4
 800812e:	4630      	mov	r0, r6
 8008130:	6879      	ldr	r1, [r7, #4]
 8008132:	bfa6      	itte	ge
 8008134:	461c      	movge	r4, r3
 8008136:	2500      	movge	r5, #0
 8008138:	2501      	movlt	r5, #1
 800813a:	f7ff fcf5 	bl	8007b28 <_Balloc>
 800813e:	b920      	cbnz	r0, 800814a <__mdiff+0x5a>
 8008140:	4b2d      	ldr	r3, [pc, #180]	; (80081f8 <__mdiff+0x108>)
 8008142:	4602      	mov	r2, r0
 8008144:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008148:	e7e6      	b.n	8008118 <__mdiff+0x28>
 800814a:	693e      	ldr	r6, [r7, #16]
 800814c:	60c5      	str	r5, [r0, #12]
 800814e:	6925      	ldr	r5, [r4, #16]
 8008150:	f107 0114 	add.w	r1, r7, #20
 8008154:	f104 0914 	add.w	r9, r4, #20
 8008158:	f100 0e14 	add.w	lr, r0, #20
 800815c:	f107 0210 	add.w	r2, r7, #16
 8008160:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008164:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008168:	46f2      	mov	sl, lr
 800816a:	2700      	movs	r7, #0
 800816c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008170:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008174:	fa1f f883 	uxth.w	r8, r3
 8008178:	fa17 f78b 	uxtah	r7, r7, fp
 800817c:	0c1b      	lsrs	r3, r3, #16
 800817e:	eba7 0808 	sub.w	r8, r7, r8
 8008182:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008186:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800818a:	fa1f f888 	uxth.w	r8, r8
 800818e:	141f      	asrs	r7, r3, #16
 8008190:	454d      	cmp	r5, r9
 8008192:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008196:	f84a 3b04 	str.w	r3, [sl], #4
 800819a:	d8e7      	bhi.n	800816c <__mdiff+0x7c>
 800819c:	1b2b      	subs	r3, r5, r4
 800819e:	3b15      	subs	r3, #21
 80081a0:	f023 0303 	bic.w	r3, r3, #3
 80081a4:	3304      	adds	r3, #4
 80081a6:	3415      	adds	r4, #21
 80081a8:	42a5      	cmp	r5, r4
 80081aa:	bf38      	it	cc
 80081ac:	2304      	movcc	r3, #4
 80081ae:	4419      	add	r1, r3
 80081b0:	4473      	add	r3, lr
 80081b2:	469e      	mov	lr, r3
 80081b4:	460d      	mov	r5, r1
 80081b6:	4565      	cmp	r5, ip
 80081b8:	d30e      	bcc.n	80081d8 <__mdiff+0xe8>
 80081ba:	f10c 0203 	add.w	r2, ip, #3
 80081be:	1a52      	subs	r2, r2, r1
 80081c0:	f022 0203 	bic.w	r2, r2, #3
 80081c4:	3903      	subs	r1, #3
 80081c6:	458c      	cmp	ip, r1
 80081c8:	bf38      	it	cc
 80081ca:	2200      	movcc	r2, #0
 80081cc:	441a      	add	r2, r3
 80081ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80081d2:	b17b      	cbz	r3, 80081f4 <__mdiff+0x104>
 80081d4:	6106      	str	r6, [r0, #16]
 80081d6:	e7a5      	b.n	8008124 <__mdiff+0x34>
 80081d8:	f855 8b04 	ldr.w	r8, [r5], #4
 80081dc:	fa17 f488 	uxtah	r4, r7, r8
 80081e0:	1422      	asrs	r2, r4, #16
 80081e2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80081e6:	b2a4      	uxth	r4, r4
 80081e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80081ec:	f84e 4b04 	str.w	r4, [lr], #4
 80081f0:	1417      	asrs	r7, r2, #16
 80081f2:	e7e0      	b.n	80081b6 <__mdiff+0xc6>
 80081f4:	3e01      	subs	r6, #1
 80081f6:	e7ea      	b.n	80081ce <__mdiff+0xde>
 80081f8:	08009584 	.word	0x08009584
 80081fc:	08009678 	.word	0x08009678

08008200 <__ulp>:
 8008200:	b082      	sub	sp, #8
 8008202:	ed8d 0b00 	vstr	d0, [sp]
 8008206:	9b01      	ldr	r3, [sp, #4]
 8008208:	4912      	ldr	r1, [pc, #72]	; (8008254 <__ulp+0x54>)
 800820a:	4019      	ands	r1, r3
 800820c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008210:	2900      	cmp	r1, #0
 8008212:	dd05      	ble.n	8008220 <__ulp+0x20>
 8008214:	2200      	movs	r2, #0
 8008216:	460b      	mov	r3, r1
 8008218:	ec43 2b10 	vmov	d0, r2, r3
 800821c:	b002      	add	sp, #8
 800821e:	4770      	bx	lr
 8008220:	4249      	negs	r1, r1
 8008222:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008226:	ea4f 5021 	mov.w	r0, r1, asr #20
 800822a:	f04f 0200 	mov.w	r2, #0
 800822e:	f04f 0300 	mov.w	r3, #0
 8008232:	da04      	bge.n	800823e <__ulp+0x3e>
 8008234:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008238:	fa41 f300 	asr.w	r3, r1, r0
 800823c:	e7ec      	b.n	8008218 <__ulp+0x18>
 800823e:	f1a0 0114 	sub.w	r1, r0, #20
 8008242:	291e      	cmp	r1, #30
 8008244:	bfda      	itte	le
 8008246:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800824a:	fa20 f101 	lsrle.w	r1, r0, r1
 800824e:	2101      	movgt	r1, #1
 8008250:	460a      	mov	r2, r1
 8008252:	e7e1      	b.n	8008218 <__ulp+0x18>
 8008254:	7ff00000 	.word	0x7ff00000

08008258 <__b2d>:
 8008258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825a:	6905      	ldr	r5, [r0, #16]
 800825c:	f100 0714 	add.w	r7, r0, #20
 8008260:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008264:	1f2e      	subs	r6, r5, #4
 8008266:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800826a:	4620      	mov	r0, r4
 800826c:	f7ff fd52 	bl	8007d14 <__hi0bits>
 8008270:	f1c0 0320 	rsb	r3, r0, #32
 8008274:	280a      	cmp	r0, #10
 8008276:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80082f4 <__b2d+0x9c>
 800827a:	600b      	str	r3, [r1, #0]
 800827c:	dc14      	bgt.n	80082a8 <__b2d+0x50>
 800827e:	f1c0 0e0b 	rsb	lr, r0, #11
 8008282:	fa24 f10e 	lsr.w	r1, r4, lr
 8008286:	42b7      	cmp	r7, r6
 8008288:	ea41 030c 	orr.w	r3, r1, ip
 800828c:	bf34      	ite	cc
 800828e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008292:	2100      	movcs	r1, #0
 8008294:	3015      	adds	r0, #21
 8008296:	fa04 f000 	lsl.w	r0, r4, r0
 800829a:	fa21 f10e 	lsr.w	r1, r1, lr
 800829e:	ea40 0201 	orr.w	r2, r0, r1
 80082a2:	ec43 2b10 	vmov	d0, r2, r3
 80082a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082a8:	42b7      	cmp	r7, r6
 80082aa:	bf3a      	itte	cc
 80082ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80082b0:	f1a5 0608 	subcc.w	r6, r5, #8
 80082b4:	2100      	movcs	r1, #0
 80082b6:	380b      	subs	r0, #11
 80082b8:	d017      	beq.n	80082ea <__b2d+0x92>
 80082ba:	f1c0 0c20 	rsb	ip, r0, #32
 80082be:	fa04 f500 	lsl.w	r5, r4, r0
 80082c2:	42be      	cmp	r6, r7
 80082c4:	fa21 f40c 	lsr.w	r4, r1, ip
 80082c8:	ea45 0504 	orr.w	r5, r5, r4
 80082cc:	bf8c      	ite	hi
 80082ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80082d2:	2400      	movls	r4, #0
 80082d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80082d8:	fa01 f000 	lsl.w	r0, r1, r0
 80082dc:	fa24 f40c 	lsr.w	r4, r4, ip
 80082e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80082e4:	ea40 0204 	orr.w	r2, r0, r4
 80082e8:	e7db      	b.n	80082a2 <__b2d+0x4a>
 80082ea:	ea44 030c 	orr.w	r3, r4, ip
 80082ee:	460a      	mov	r2, r1
 80082f0:	e7d7      	b.n	80082a2 <__b2d+0x4a>
 80082f2:	bf00      	nop
 80082f4:	3ff00000 	.word	0x3ff00000

080082f8 <__d2b>:
 80082f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80082fc:	4689      	mov	r9, r1
 80082fe:	2101      	movs	r1, #1
 8008300:	ec57 6b10 	vmov	r6, r7, d0
 8008304:	4690      	mov	r8, r2
 8008306:	f7ff fc0f 	bl	8007b28 <_Balloc>
 800830a:	4604      	mov	r4, r0
 800830c:	b930      	cbnz	r0, 800831c <__d2b+0x24>
 800830e:	4602      	mov	r2, r0
 8008310:	4b25      	ldr	r3, [pc, #148]	; (80083a8 <__d2b+0xb0>)
 8008312:	4826      	ldr	r0, [pc, #152]	; (80083ac <__d2b+0xb4>)
 8008314:	f240 310a 	movw	r1, #778	; 0x30a
 8008318:	f000 fd80 	bl	8008e1c <__assert_func>
 800831c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008320:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008324:	bb35      	cbnz	r5, 8008374 <__d2b+0x7c>
 8008326:	2e00      	cmp	r6, #0
 8008328:	9301      	str	r3, [sp, #4]
 800832a:	d028      	beq.n	800837e <__d2b+0x86>
 800832c:	4668      	mov	r0, sp
 800832e:	9600      	str	r6, [sp, #0]
 8008330:	f7ff fd10 	bl	8007d54 <__lo0bits>
 8008334:	9900      	ldr	r1, [sp, #0]
 8008336:	b300      	cbz	r0, 800837a <__d2b+0x82>
 8008338:	9a01      	ldr	r2, [sp, #4]
 800833a:	f1c0 0320 	rsb	r3, r0, #32
 800833e:	fa02 f303 	lsl.w	r3, r2, r3
 8008342:	430b      	orrs	r3, r1
 8008344:	40c2      	lsrs	r2, r0
 8008346:	6163      	str	r3, [r4, #20]
 8008348:	9201      	str	r2, [sp, #4]
 800834a:	9b01      	ldr	r3, [sp, #4]
 800834c:	61a3      	str	r3, [r4, #24]
 800834e:	2b00      	cmp	r3, #0
 8008350:	bf14      	ite	ne
 8008352:	2202      	movne	r2, #2
 8008354:	2201      	moveq	r2, #1
 8008356:	6122      	str	r2, [r4, #16]
 8008358:	b1d5      	cbz	r5, 8008390 <__d2b+0x98>
 800835a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800835e:	4405      	add	r5, r0
 8008360:	f8c9 5000 	str.w	r5, [r9]
 8008364:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008368:	f8c8 0000 	str.w	r0, [r8]
 800836c:	4620      	mov	r0, r4
 800836e:	b003      	add	sp, #12
 8008370:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008374:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008378:	e7d5      	b.n	8008326 <__d2b+0x2e>
 800837a:	6161      	str	r1, [r4, #20]
 800837c:	e7e5      	b.n	800834a <__d2b+0x52>
 800837e:	a801      	add	r0, sp, #4
 8008380:	f7ff fce8 	bl	8007d54 <__lo0bits>
 8008384:	9b01      	ldr	r3, [sp, #4]
 8008386:	6163      	str	r3, [r4, #20]
 8008388:	2201      	movs	r2, #1
 800838a:	6122      	str	r2, [r4, #16]
 800838c:	3020      	adds	r0, #32
 800838e:	e7e3      	b.n	8008358 <__d2b+0x60>
 8008390:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008394:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008398:	f8c9 0000 	str.w	r0, [r9]
 800839c:	6918      	ldr	r0, [r3, #16]
 800839e:	f7ff fcb9 	bl	8007d14 <__hi0bits>
 80083a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083a6:	e7df      	b.n	8008368 <__d2b+0x70>
 80083a8:	08009584 	.word	0x08009584
 80083ac:	08009678 	.word	0x08009678

080083b0 <__ratio>:
 80083b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b4:	4688      	mov	r8, r1
 80083b6:	4669      	mov	r1, sp
 80083b8:	4681      	mov	r9, r0
 80083ba:	f7ff ff4d 	bl	8008258 <__b2d>
 80083be:	a901      	add	r1, sp, #4
 80083c0:	4640      	mov	r0, r8
 80083c2:	ec55 4b10 	vmov	r4, r5, d0
 80083c6:	f7ff ff47 	bl	8008258 <__b2d>
 80083ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80083ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80083d2:	eba3 0c02 	sub.w	ip, r3, r2
 80083d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80083da:	1a9b      	subs	r3, r3, r2
 80083dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80083e0:	ec51 0b10 	vmov	r0, r1, d0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	bfd6      	itet	le
 80083e8:	460a      	movle	r2, r1
 80083ea:	462a      	movgt	r2, r5
 80083ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80083f0:	468b      	mov	fp, r1
 80083f2:	462f      	mov	r7, r5
 80083f4:	bfd4      	ite	le
 80083f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80083fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80083fe:	4620      	mov	r0, r4
 8008400:	ee10 2a10 	vmov	r2, s0
 8008404:	465b      	mov	r3, fp
 8008406:	4639      	mov	r1, r7
 8008408:	f7f8 fa20 	bl	800084c <__aeabi_ddiv>
 800840c:	ec41 0b10 	vmov	d0, r0, r1
 8008410:	b003      	add	sp, #12
 8008412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008416 <__copybits>:
 8008416:	3901      	subs	r1, #1
 8008418:	b570      	push	{r4, r5, r6, lr}
 800841a:	1149      	asrs	r1, r1, #5
 800841c:	6914      	ldr	r4, [r2, #16]
 800841e:	3101      	adds	r1, #1
 8008420:	f102 0314 	add.w	r3, r2, #20
 8008424:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008428:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800842c:	1f05      	subs	r5, r0, #4
 800842e:	42a3      	cmp	r3, r4
 8008430:	d30c      	bcc.n	800844c <__copybits+0x36>
 8008432:	1aa3      	subs	r3, r4, r2
 8008434:	3b11      	subs	r3, #17
 8008436:	f023 0303 	bic.w	r3, r3, #3
 800843a:	3211      	adds	r2, #17
 800843c:	42a2      	cmp	r2, r4
 800843e:	bf88      	it	hi
 8008440:	2300      	movhi	r3, #0
 8008442:	4418      	add	r0, r3
 8008444:	2300      	movs	r3, #0
 8008446:	4288      	cmp	r0, r1
 8008448:	d305      	bcc.n	8008456 <__copybits+0x40>
 800844a:	bd70      	pop	{r4, r5, r6, pc}
 800844c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008450:	f845 6f04 	str.w	r6, [r5, #4]!
 8008454:	e7eb      	b.n	800842e <__copybits+0x18>
 8008456:	f840 3b04 	str.w	r3, [r0], #4
 800845a:	e7f4      	b.n	8008446 <__copybits+0x30>

0800845c <__any_on>:
 800845c:	f100 0214 	add.w	r2, r0, #20
 8008460:	6900      	ldr	r0, [r0, #16]
 8008462:	114b      	asrs	r3, r1, #5
 8008464:	4298      	cmp	r0, r3
 8008466:	b510      	push	{r4, lr}
 8008468:	db11      	blt.n	800848e <__any_on+0x32>
 800846a:	dd0a      	ble.n	8008482 <__any_on+0x26>
 800846c:	f011 011f 	ands.w	r1, r1, #31
 8008470:	d007      	beq.n	8008482 <__any_on+0x26>
 8008472:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008476:	fa24 f001 	lsr.w	r0, r4, r1
 800847a:	fa00 f101 	lsl.w	r1, r0, r1
 800847e:	428c      	cmp	r4, r1
 8008480:	d10b      	bne.n	800849a <__any_on+0x3e>
 8008482:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008486:	4293      	cmp	r3, r2
 8008488:	d803      	bhi.n	8008492 <__any_on+0x36>
 800848a:	2000      	movs	r0, #0
 800848c:	bd10      	pop	{r4, pc}
 800848e:	4603      	mov	r3, r0
 8008490:	e7f7      	b.n	8008482 <__any_on+0x26>
 8008492:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008496:	2900      	cmp	r1, #0
 8008498:	d0f5      	beq.n	8008486 <__any_on+0x2a>
 800849a:	2001      	movs	r0, #1
 800849c:	e7f6      	b.n	800848c <__any_on+0x30>

0800849e <_calloc_r>:
 800849e:	b513      	push	{r0, r1, r4, lr}
 80084a0:	434a      	muls	r2, r1
 80084a2:	4611      	mov	r1, r2
 80084a4:	9201      	str	r2, [sp, #4]
 80084a6:	f000 f859 	bl	800855c <_malloc_r>
 80084aa:	4604      	mov	r4, r0
 80084ac:	b118      	cbz	r0, 80084b6 <_calloc_r+0x18>
 80084ae:	9a01      	ldr	r2, [sp, #4]
 80084b0:	2100      	movs	r1, #0
 80084b2:	f7fc fab9 	bl	8004a28 <memset>
 80084b6:	4620      	mov	r0, r4
 80084b8:	b002      	add	sp, #8
 80084ba:	bd10      	pop	{r4, pc}

080084bc <_free_r>:
 80084bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084be:	2900      	cmp	r1, #0
 80084c0:	d048      	beq.n	8008554 <_free_r+0x98>
 80084c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084c6:	9001      	str	r0, [sp, #4]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f1a1 0404 	sub.w	r4, r1, #4
 80084ce:	bfb8      	it	lt
 80084d0:	18e4      	addlt	r4, r4, r3
 80084d2:	f000 fe35 	bl	8009140 <__malloc_lock>
 80084d6:	4a20      	ldr	r2, [pc, #128]	; (8008558 <_free_r+0x9c>)
 80084d8:	9801      	ldr	r0, [sp, #4]
 80084da:	6813      	ldr	r3, [r2, #0]
 80084dc:	4615      	mov	r5, r2
 80084de:	b933      	cbnz	r3, 80084ee <_free_r+0x32>
 80084e0:	6063      	str	r3, [r4, #4]
 80084e2:	6014      	str	r4, [r2, #0]
 80084e4:	b003      	add	sp, #12
 80084e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084ea:	f000 be2f 	b.w	800914c <__malloc_unlock>
 80084ee:	42a3      	cmp	r3, r4
 80084f0:	d90b      	bls.n	800850a <_free_r+0x4e>
 80084f2:	6821      	ldr	r1, [r4, #0]
 80084f4:	1862      	adds	r2, r4, r1
 80084f6:	4293      	cmp	r3, r2
 80084f8:	bf04      	itt	eq
 80084fa:	681a      	ldreq	r2, [r3, #0]
 80084fc:	685b      	ldreq	r3, [r3, #4]
 80084fe:	6063      	str	r3, [r4, #4]
 8008500:	bf04      	itt	eq
 8008502:	1852      	addeq	r2, r2, r1
 8008504:	6022      	streq	r2, [r4, #0]
 8008506:	602c      	str	r4, [r5, #0]
 8008508:	e7ec      	b.n	80084e4 <_free_r+0x28>
 800850a:	461a      	mov	r2, r3
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	b10b      	cbz	r3, 8008514 <_free_r+0x58>
 8008510:	42a3      	cmp	r3, r4
 8008512:	d9fa      	bls.n	800850a <_free_r+0x4e>
 8008514:	6811      	ldr	r1, [r2, #0]
 8008516:	1855      	adds	r5, r2, r1
 8008518:	42a5      	cmp	r5, r4
 800851a:	d10b      	bne.n	8008534 <_free_r+0x78>
 800851c:	6824      	ldr	r4, [r4, #0]
 800851e:	4421      	add	r1, r4
 8008520:	1854      	adds	r4, r2, r1
 8008522:	42a3      	cmp	r3, r4
 8008524:	6011      	str	r1, [r2, #0]
 8008526:	d1dd      	bne.n	80084e4 <_free_r+0x28>
 8008528:	681c      	ldr	r4, [r3, #0]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	6053      	str	r3, [r2, #4]
 800852e:	4421      	add	r1, r4
 8008530:	6011      	str	r1, [r2, #0]
 8008532:	e7d7      	b.n	80084e4 <_free_r+0x28>
 8008534:	d902      	bls.n	800853c <_free_r+0x80>
 8008536:	230c      	movs	r3, #12
 8008538:	6003      	str	r3, [r0, #0]
 800853a:	e7d3      	b.n	80084e4 <_free_r+0x28>
 800853c:	6825      	ldr	r5, [r4, #0]
 800853e:	1961      	adds	r1, r4, r5
 8008540:	428b      	cmp	r3, r1
 8008542:	bf04      	itt	eq
 8008544:	6819      	ldreq	r1, [r3, #0]
 8008546:	685b      	ldreq	r3, [r3, #4]
 8008548:	6063      	str	r3, [r4, #4]
 800854a:	bf04      	itt	eq
 800854c:	1949      	addeq	r1, r1, r5
 800854e:	6021      	streq	r1, [r4, #0]
 8008550:	6054      	str	r4, [r2, #4]
 8008552:	e7c7      	b.n	80084e4 <_free_r+0x28>
 8008554:	b003      	add	sp, #12
 8008556:	bd30      	pop	{r4, r5, pc}
 8008558:	20000218 	.word	0x20000218

0800855c <_malloc_r>:
 800855c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800855e:	1ccd      	adds	r5, r1, #3
 8008560:	f025 0503 	bic.w	r5, r5, #3
 8008564:	3508      	adds	r5, #8
 8008566:	2d0c      	cmp	r5, #12
 8008568:	bf38      	it	cc
 800856a:	250c      	movcc	r5, #12
 800856c:	2d00      	cmp	r5, #0
 800856e:	4606      	mov	r6, r0
 8008570:	db01      	blt.n	8008576 <_malloc_r+0x1a>
 8008572:	42a9      	cmp	r1, r5
 8008574:	d903      	bls.n	800857e <_malloc_r+0x22>
 8008576:	230c      	movs	r3, #12
 8008578:	6033      	str	r3, [r6, #0]
 800857a:	2000      	movs	r0, #0
 800857c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800857e:	f000 fddf 	bl	8009140 <__malloc_lock>
 8008582:	4921      	ldr	r1, [pc, #132]	; (8008608 <_malloc_r+0xac>)
 8008584:	680a      	ldr	r2, [r1, #0]
 8008586:	4614      	mov	r4, r2
 8008588:	b99c      	cbnz	r4, 80085b2 <_malloc_r+0x56>
 800858a:	4f20      	ldr	r7, [pc, #128]	; (800860c <_malloc_r+0xb0>)
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	b923      	cbnz	r3, 800859a <_malloc_r+0x3e>
 8008590:	4621      	mov	r1, r4
 8008592:	4630      	mov	r0, r6
 8008594:	f000 fafc 	bl	8008b90 <_sbrk_r>
 8008598:	6038      	str	r0, [r7, #0]
 800859a:	4629      	mov	r1, r5
 800859c:	4630      	mov	r0, r6
 800859e:	f000 faf7 	bl	8008b90 <_sbrk_r>
 80085a2:	1c43      	adds	r3, r0, #1
 80085a4:	d123      	bne.n	80085ee <_malloc_r+0x92>
 80085a6:	230c      	movs	r3, #12
 80085a8:	6033      	str	r3, [r6, #0]
 80085aa:	4630      	mov	r0, r6
 80085ac:	f000 fdce 	bl	800914c <__malloc_unlock>
 80085b0:	e7e3      	b.n	800857a <_malloc_r+0x1e>
 80085b2:	6823      	ldr	r3, [r4, #0]
 80085b4:	1b5b      	subs	r3, r3, r5
 80085b6:	d417      	bmi.n	80085e8 <_malloc_r+0x8c>
 80085b8:	2b0b      	cmp	r3, #11
 80085ba:	d903      	bls.n	80085c4 <_malloc_r+0x68>
 80085bc:	6023      	str	r3, [r4, #0]
 80085be:	441c      	add	r4, r3
 80085c0:	6025      	str	r5, [r4, #0]
 80085c2:	e004      	b.n	80085ce <_malloc_r+0x72>
 80085c4:	6863      	ldr	r3, [r4, #4]
 80085c6:	42a2      	cmp	r2, r4
 80085c8:	bf0c      	ite	eq
 80085ca:	600b      	streq	r3, [r1, #0]
 80085cc:	6053      	strne	r3, [r2, #4]
 80085ce:	4630      	mov	r0, r6
 80085d0:	f000 fdbc 	bl	800914c <__malloc_unlock>
 80085d4:	f104 000b 	add.w	r0, r4, #11
 80085d8:	1d23      	adds	r3, r4, #4
 80085da:	f020 0007 	bic.w	r0, r0, #7
 80085de:	1ac2      	subs	r2, r0, r3
 80085e0:	d0cc      	beq.n	800857c <_malloc_r+0x20>
 80085e2:	1a1b      	subs	r3, r3, r0
 80085e4:	50a3      	str	r3, [r4, r2]
 80085e6:	e7c9      	b.n	800857c <_malloc_r+0x20>
 80085e8:	4622      	mov	r2, r4
 80085ea:	6864      	ldr	r4, [r4, #4]
 80085ec:	e7cc      	b.n	8008588 <_malloc_r+0x2c>
 80085ee:	1cc4      	adds	r4, r0, #3
 80085f0:	f024 0403 	bic.w	r4, r4, #3
 80085f4:	42a0      	cmp	r0, r4
 80085f6:	d0e3      	beq.n	80085c0 <_malloc_r+0x64>
 80085f8:	1a21      	subs	r1, r4, r0
 80085fa:	4630      	mov	r0, r6
 80085fc:	f000 fac8 	bl	8008b90 <_sbrk_r>
 8008600:	3001      	adds	r0, #1
 8008602:	d1dd      	bne.n	80085c0 <_malloc_r+0x64>
 8008604:	e7cf      	b.n	80085a6 <_malloc_r+0x4a>
 8008606:	bf00      	nop
 8008608:	20000218 	.word	0x20000218
 800860c:	2000021c 	.word	0x2000021c

08008610 <__ssputs_r>:
 8008610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008614:	688e      	ldr	r6, [r1, #8]
 8008616:	429e      	cmp	r6, r3
 8008618:	4682      	mov	sl, r0
 800861a:	460c      	mov	r4, r1
 800861c:	4690      	mov	r8, r2
 800861e:	461f      	mov	r7, r3
 8008620:	d838      	bhi.n	8008694 <__ssputs_r+0x84>
 8008622:	898a      	ldrh	r2, [r1, #12]
 8008624:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008628:	d032      	beq.n	8008690 <__ssputs_r+0x80>
 800862a:	6825      	ldr	r5, [r4, #0]
 800862c:	6909      	ldr	r1, [r1, #16]
 800862e:	eba5 0901 	sub.w	r9, r5, r1
 8008632:	6965      	ldr	r5, [r4, #20]
 8008634:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008638:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800863c:	3301      	adds	r3, #1
 800863e:	444b      	add	r3, r9
 8008640:	106d      	asrs	r5, r5, #1
 8008642:	429d      	cmp	r5, r3
 8008644:	bf38      	it	cc
 8008646:	461d      	movcc	r5, r3
 8008648:	0553      	lsls	r3, r2, #21
 800864a:	d531      	bpl.n	80086b0 <__ssputs_r+0xa0>
 800864c:	4629      	mov	r1, r5
 800864e:	f7ff ff85 	bl	800855c <_malloc_r>
 8008652:	4606      	mov	r6, r0
 8008654:	b950      	cbnz	r0, 800866c <__ssputs_r+0x5c>
 8008656:	230c      	movs	r3, #12
 8008658:	f8ca 3000 	str.w	r3, [sl]
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008662:	81a3      	strh	r3, [r4, #12]
 8008664:	f04f 30ff 	mov.w	r0, #4294967295
 8008668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800866c:	6921      	ldr	r1, [r4, #16]
 800866e:	464a      	mov	r2, r9
 8008670:	f7ff fa4c 	bl	8007b0c <memcpy>
 8008674:	89a3      	ldrh	r3, [r4, #12]
 8008676:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800867a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800867e:	81a3      	strh	r3, [r4, #12]
 8008680:	6126      	str	r6, [r4, #16]
 8008682:	6165      	str	r5, [r4, #20]
 8008684:	444e      	add	r6, r9
 8008686:	eba5 0509 	sub.w	r5, r5, r9
 800868a:	6026      	str	r6, [r4, #0]
 800868c:	60a5      	str	r5, [r4, #8]
 800868e:	463e      	mov	r6, r7
 8008690:	42be      	cmp	r6, r7
 8008692:	d900      	bls.n	8008696 <__ssputs_r+0x86>
 8008694:	463e      	mov	r6, r7
 8008696:	4632      	mov	r2, r6
 8008698:	6820      	ldr	r0, [r4, #0]
 800869a:	4641      	mov	r1, r8
 800869c:	f000 fd36 	bl	800910c <memmove>
 80086a0:	68a3      	ldr	r3, [r4, #8]
 80086a2:	6822      	ldr	r2, [r4, #0]
 80086a4:	1b9b      	subs	r3, r3, r6
 80086a6:	4432      	add	r2, r6
 80086a8:	60a3      	str	r3, [r4, #8]
 80086aa:	6022      	str	r2, [r4, #0]
 80086ac:	2000      	movs	r0, #0
 80086ae:	e7db      	b.n	8008668 <__ssputs_r+0x58>
 80086b0:	462a      	mov	r2, r5
 80086b2:	f000 fd51 	bl	8009158 <_realloc_r>
 80086b6:	4606      	mov	r6, r0
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d1e1      	bne.n	8008680 <__ssputs_r+0x70>
 80086bc:	6921      	ldr	r1, [r4, #16]
 80086be:	4650      	mov	r0, sl
 80086c0:	f7ff fefc 	bl	80084bc <_free_r>
 80086c4:	e7c7      	b.n	8008656 <__ssputs_r+0x46>
	...

080086c8 <_svfiprintf_r>:
 80086c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086cc:	4698      	mov	r8, r3
 80086ce:	898b      	ldrh	r3, [r1, #12]
 80086d0:	061b      	lsls	r3, r3, #24
 80086d2:	b09d      	sub	sp, #116	; 0x74
 80086d4:	4607      	mov	r7, r0
 80086d6:	460d      	mov	r5, r1
 80086d8:	4614      	mov	r4, r2
 80086da:	d50e      	bpl.n	80086fa <_svfiprintf_r+0x32>
 80086dc:	690b      	ldr	r3, [r1, #16]
 80086de:	b963      	cbnz	r3, 80086fa <_svfiprintf_r+0x32>
 80086e0:	2140      	movs	r1, #64	; 0x40
 80086e2:	f7ff ff3b 	bl	800855c <_malloc_r>
 80086e6:	6028      	str	r0, [r5, #0]
 80086e8:	6128      	str	r0, [r5, #16]
 80086ea:	b920      	cbnz	r0, 80086f6 <_svfiprintf_r+0x2e>
 80086ec:	230c      	movs	r3, #12
 80086ee:	603b      	str	r3, [r7, #0]
 80086f0:	f04f 30ff 	mov.w	r0, #4294967295
 80086f4:	e0d1      	b.n	800889a <_svfiprintf_r+0x1d2>
 80086f6:	2340      	movs	r3, #64	; 0x40
 80086f8:	616b      	str	r3, [r5, #20]
 80086fa:	2300      	movs	r3, #0
 80086fc:	9309      	str	r3, [sp, #36]	; 0x24
 80086fe:	2320      	movs	r3, #32
 8008700:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008704:	f8cd 800c 	str.w	r8, [sp, #12]
 8008708:	2330      	movs	r3, #48	; 0x30
 800870a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80088b4 <_svfiprintf_r+0x1ec>
 800870e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008712:	f04f 0901 	mov.w	r9, #1
 8008716:	4623      	mov	r3, r4
 8008718:	469a      	mov	sl, r3
 800871a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800871e:	b10a      	cbz	r2, 8008724 <_svfiprintf_r+0x5c>
 8008720:	2a25      	cmp	r2, #37	; 0x25
 8008722:	d1f9      	bne.n	8008718 <_svfiprintf_r+0x50>
 8008724:	ebba 0b04 	subs.w	fp, sl, r4
 8008728:	d00b      	beq.n	8008742 <_svfiprintf_r+0x7a>
 800872a:	465b      	mov	r3, fp
 800872c:	4622      	mov	r2, r4
 800872e:	4629      	mov	r1, r5
 8008730:	4638      	mov	r0, r7
 8008732:	f7ff ff6d 	bl	8008610 <__ssputs_r>
 8008736:	3001      	adds	r0, #1
 8008738:	f000 80aa 	beq.w	8008890 <_svfiprintf_r+0x1c8>
 800873c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800873e:	445a      	add	r2, fp
 8008740:	9209      	str	r2, [sp, #36]	; 0x24
 8008742:	f89a 3000 	ldrb.w	r3, [sl]
 8008746:	2b00      	cmp	r3, #0
 8008748:	f000 80a2 	beq.w	8008890 <_svfiprintf_r+0x1c8>
 800874c:	2300      	movs	r3, #0
 800874e:	f04f 32ff 	mov.w	r2, #4294967295
 8008752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008756:	f10a 0a01 	add.w	sl, sl, #1
 800875a:	9304      	str	r3, [sp, #16]
 800875c:	9307      	str	r3, [sp, #28]
 800875e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008762:	931a      	str	r3, [sp, #104]	; 0x68
 8008764:	4654      	mov	r4, sl
 8008766:	2205      	movs	r2, #5
 8008768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800876c:	4851      	ldr	r0, [pc, #324]	; (80088b4 <_svfiprintf_r+0x1ec>)
 800876e:	f7f7 fd37 	bl	80001e0 <memchr>
 8008772:	9a04      	ldr	r2, [sp, #16]
 8008774:	b9d8      	cbnz	r0, 80087ae <_svfiprintf_r+0xe6>
 8008776:	06d0      	lsls	r0, r2, #27
 8008778:	bf44      	itt	mi
 800877a:	2320      	movmi	r3, #32
 800877c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008780:	0711      	lsls	r1, r2, #28
 8008782:	bf44      	itt	mi
 8008784:	232b      	movmi	r3, #43	; 0x2b
 8008786:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800878a:	f89a 3000 	ldrb.w	r3, [sl]
 800878e:	2b2a      	cmp	r3, #42	; 0x2a
 8008790:	d015      	beq.n	80087be <_svfiprintf_r+0xf6>
 8008792:	9a07      	ldr	r2, [sp, #28]
 8008794:	4654      	mov	r4, sl
 8008796:	2000      	movs	r0, #0
 8008798:	f04f 0c0a 	mov.w	ip, #10
 800879c:	4621      	mov	r1, r4
 800879e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087a2:	3b30      	subs	r3, #48	; 0x30
 80087a4:	2b09      	cmp	r3, #9
 80087a6:	d94e      	bls.n	8008846 <_svfiprintf_r+0x17e>
 80087a8:	b1b0      	cbz	r0, 80087d8 <_svfiprintf_r+0x110>
 80087aa:	9207      	str	r2, [sp, #28]
 80087ac:	e014      	b.n	80087d8 <_svfiprintf_r+0x110>
 80087ae:	eba0 0308 	sub.w	r3, r0, r8
 80087b2:	fa09 f303 	lsl.w	r3, r9, r3
 80087b6:	4313      	orrs	r3, r2
 80087b8:	9304      	str	r3, [sp, #16]
 80087ba:	46a2      	mov	sl, r4
 80087bc:	e7d2      	b.n	8008764 <_svfiprintf_r+0x9c>
 80087be:	9b03      	ldr	r3, [sp, #12]
 80087c0:	1d19      	adds	r1, r3, #4
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	9103      	str	r1, [sp, #12]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	bfbb      	ittet	lt
 80087ca:	425b      	neglt	r3, r3
 80087cc:	f042 0202 	orrlt.w	r2, r2, #2
 80087d0:	9307      	strge	r3, [sp, #28]
 80087d2:	9307      	strlt	r3, [sp, #28]
 80087d4:	bfb8      	it	lt
 80087d6:	9204      	strlt	r2, [sp, #16]
 80087d8:	7823      	ldrb	r3, [r4, #0]
 80087da:	2b2e      	cmp	r3, #46	; 0x2e
 80087dc:	d10c      	bne.n	80087f8 <_svfiprintf_r+0x130>
 80087de:	7863      	ldrb	r3, [r4, #1]
 80087e0:	2b2a      	cmp	r3, #42	; 0x2a
 80087e2:	d135      	bne.n	8008850 <_svfiprintf_r+0x188>
 80087e4:	9b03      	ldr	r3, [sp, #12]
 80087e6:	1d1a      	adds	r2, r3, #4
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	9203      	str	r2, [sp, #12]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	bfb8      	it	lt
 80087f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80087f4:	3402      	adds	r4, #2
 80087f6:	9305      	str	r3, [sp, #20]
 80087f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80088c4 <_svfiprintf_r+0x1fc>
 80087fc:	7821      	ldrb	r1, [r4, #0]
 80087fe:	2203      	movs	r2, #3
 8008800:	4650      	mov	r0, sl
 8008802:	f7f7 fced 	bl	80001e0 <memchr>
 8008806:	b140      	cbz	r0, 800881a <_svfiprintf_r+0x152>
 8008808:	2340      	movs	r3, #64	; 0x40
 800880a:	eba0 000a 	sub.w	r0, r0, sl
 800880e:	fa03 f000 	lsl.w	r0, r3, r0
 8008812:	9b04      	ldr	r3, [sp, #16]
 8008814:	4303      	orrs	r3, r0
 8008816:	3401      	adds	r4, #1
 8008818:	9304      	str	r3, [sp, #16]
 800881a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800881e:	4826      	ldr	r0, [pc, #152]	; (80088b8 <_svfiprintf_r+0x1f0>)
 8008820:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008824:	2206      	movs	r2, #6
 8008826:	f7f7 fcdb 	bl	80001e0 <memchr>
 800882a:	2800      	cmp	r0, #0
 800882c:	d038      	beq.n	80088a0 <_svfiprintf_r+0x1d8>
 800882e:	4b23      	ldr	r3, [pc, #140]	; (80088bc <_svfiprintf_r+0x1f4>)
 8008830:	bb1b      	cbnz	r3, 800887a <_svfiprintf_r+0x1b2>
 8008832:	9b03      	ldr	r3, [sp, #12]
 8008834:	3307      	adds	r3, #7
 8008836:	f023 0307 	bic.w	r3, r3, #7
 800883a:	3308      	adds	r3, #8
 800883c:	9303      	str	r3, [sp, #12]
 800883e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008840:	4433      	add	r3, r6
 8008842:	9309      	str	r3, [sp, #36]	; 0x24
 8008844:	e767      	b.n	8008716 <_svfiprintf_r+0x4e>
 8008846:	fb0c 3202 	mla	r2, ip, r2, r3
 800884a:	460c      	mov	r4, r1
 800884c:	2001      	movs	r0, #1
 800884e:	e7a5      	b.n	800879c <_svfiprintf_r+0xd4>
 8008850:	2300      	movs	r3, #0
 8008852:	3401      	adds	r4, #1
 8008854:	9305      	str	r3, [sp, #20]
 8008856:	4619      	mov	r1, r3
 8008858:	f04f 0c0a 	mov.w	ip, #10
 800885c:	4620      	mov	r0, r4
 800885e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008862:	3a30      	subs	r2, #48	; 0x30
 8008864:	2a09      	cmp	r2, #9
 8008866:	d903      	bls.n	8008870 <_svfiprintf_r+0x1a8>
 8008868:	2b00      	cmp	r3, #0
 800886a:	d0c5      	beq.n	80087f8 <_svfiprintf_r+0x130>
 800886c:	9105      	str	r1, [sp, #20]
 800886e:	e7c3      	b.n	80087f8 <_svfiprintf_r+0x130>
 8008870:	fb0c 2101 	mla	r1, ip, r1, r2
 8008874:	4604      	mov	r4, r0
 8008876:	2301      	movs	r3, #1
 8008878:	e7f0      	b.n	800885c <_svfiprintf_r+0x194>
 800887a:	ab03      	add	r3, sp, #12
 800887c:	9300      	str	r3, [sp, #0]
 800887e:	462a      	mov	r2, r5
 8008880:	4b0f      	ldr	r3, [pc, #60]	; (80088c0 <_svfiprintf_r+0x1f8>)
 8008882:	a904      	add	r1, sp, #16
 8008884:	4638      	mov	r0, r7
 8008886:	f7fc f977 	bl	8004b78 <_printf_float>
 800888a:	1c42      	adds	r2, r0, #1
 800888c:	4606      	mov	r6, r0
 800888e:	d1d6      	bne.n	800883e <_svfiprintf_r+0x176>
 8008890:	89ab      	ldrh	r3, [r5, #12]
 8008892:	065b      	lsls	r3, r3, #25
 8008894:	f53f af2c 	bmi.w	80086f0 <_svfiprintf_r+0x28>
 8008898:	9809      	ldr	r0, [sp, #36]	; 0x24
 800889a:	b01d      	add	sp, #116	; 0x74
 800889c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a0:	ab03      	add	r3, sp, #12
 80088a2:	9300      	str	r3, [sp, #0]
 80088a4:	462a      	mov	r2, r5
 80088a6:	4b06      	ldr	r3, [pc, #24]	; (80088c0 <_svfiprintf_r+0x1f8>)
 80088a8:	a904      	add	r1, sp, #16
 80088aa:	4638      	mov	r0, r7
 80088ac:	f7fc fc08 	bl	80050c0 <_printf_i>
 80088b0:	e7eb      	b.n	800888a <_svfiprintf_r+0x1c2>
 80088b2:	bf00      	nop
 80088b4:	080097d4 	.word	0x080097d4
 80088b8:	080097de 	.word	0x080097de
 80088bc:	08004b79 	.word	0x08004b79
 80088c0:	08008611 	.word	0x08008611
 80088c4:	080097da 	.word	0x080097da

080088c8 <__sfputc_r>:
 80088c8:	6893      	ldr	r3, [r2, #8]
 80088ca:	3b01      	subs	r3, #1
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	b410      	push	{r4}
 80088d0:	6093      	str	r3, [r2, #8]
 80088d2:	da08      	bge.n	80088e6 <__sfputc_r+0x1e>
 80088d4:	6994      	ldr	r4, [r2, #24]
 80088d6:	42a3      	cmp	r3, r4
 80088d8:	db01      	blt.n	80088de <__sfputc_r+0x16>
 80088da:	290a      	cmp	r1, #10
 80088dc:	d103      	bne.n	80088e6 <__sfputc_r+0x1e>
 80088de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088e2:	f000 b9bb 	b.w	8008c5c <__swbuf_r>
 80088e6:	6813      	ldr	r3, [r2, #0]
 80088e8:	1c58      	adds	r0, r3, #1
 80088ea:	6010      	str	r0, [r2, #0]
 80088ec:	7019      	strb	r1, [r3, #0]
 80088ee:	4608      	mov	r0, r1
 80088f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088f4:	4770      	bx	lr

080088f6 <__sfputs_r>:
 80088f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088f8:	4606      	mov	r6, r0
 80088fa:	460f      	mov	r7, r1
 80088fc:	4614      	mov	r4, r2
 80088fe:	18d5      	adds	r5, r2, r3
 8008900:	42ac      	cmp	r4, r5
 8008902:	d101      	bne.n	8008908 <__sfputs_r+0x12>
 8008904:	2000      	movs	r0, #0
 8008906:	e007      	b.n	8008918 <__sfputs_r+0x22>
 8008908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800890c:	463a      	mov	r2, r7
 800890e:	4630      	mov	r0, r6
 8008910:	f7ff ffda 	bl	80088c8 <__sfputc_r>
 8008914:	1c43      	adds	r3, r0, #1
 8008916:	d1f3      	bne.n	8008900 <__sfputs_r+0xa>
 8008918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800891c <_vfiprintf_r>:
 800891c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008920:	460d      	mov	r5, r1
 8008922:	b09d      	sub	sp, #116	; 0x74
 8008924:	4614      	mov	r4, r2
 8008926:	4698      	mov	r8, r3
 8008928:	4606      	mov	r6, r0
 800892a:	b118      	cbz	r0, 8008934 <_vfiprintf_r+0x18>
 800892c:	6983      	ldr	r3, [r0, #24]
 800892e:	b90b      	cbnz	r3, 8008934 <_vfiprintf_r+0x18>
 8008930:	f7fe fcbe 	bl	80072b0 <__sinit>
 8008934:	4b89      	ldr	r3, [pc, #548]	; (8008b5c <_vfiprintf_r+0x240>)
 8008936:	429d      	cmp	r5, r3
 8008938:	d11b      	bne.n	8008972 <_vfiprintf_r+0x56>
 800893a:	6875      	ldr	r5, [r6, #4]
 800893c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800893e:	07d9      	lsls	r1, r3, #31
 8008940:	d405      	bmi.n	800894e <_vfiprintf_r+0x32>
 8008942:	89ab      	ldrh	r3, [r5, #12]
 8008944:	059a      	lsls	r2, r3, #22
 8008946:	d402      	bmi.n	800894e <_vfiprintf_r+0x32>
 8008948:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800894a:	f7ff f8c2 	bl	8007ad2 <__retarget_lock_acquire_recursive>
 800894e:	89ab      	ldrh	r3, [r5, #12]
 8008950:	071b      	lsls	r3, r3, #28
 8008952:	d501      	bpl.n	8008958 <_vfiprintf_r+0x3c>
 8008954:	692b      	ldr	r3, [r5, #16]
 8008956:	b9eb      	cbnz	r3, 8008994 <_vfiprintf_r+0x78>
 8008958:	4629      	mov	r1, r5
 800895a:	4630      	mov	r0, r6
 800895c:	f000 f9f0 	bl	8008d40 <__swsetup_r>
 8008960:	b1c0      	cbz	r0, 8008994 <_vfiprintf_r+0x78>
 8008962:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008964:	07dc      	lsls	r4, r3, #31
 8008966:	d50e      	bpl.n	8008986 <_vfiprintf_r+0x6a>
 8008968:	f04f 30ff 	mov.w	r0, #4294967295
 800896c:	b01d      	add	sp, #116	; 0x74
 800896e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008972:	4b7b      	ldr	r3, [pc, #492]	; (8008b60 <_vfiprintf_r+0x244>)
 8008974:	429d      	cmp	r5, r3
 8008976:	d101      	bne.n	800897c <_vfiprintf_r+0x60>
 8008978:	68b5      	ldr	r5, [r6, #8]
 800897a:	e7df      	b.n	800893c <_vfiprintf_r+0x20>
 800897c:	4b79      	ldr	r3, [pc, #484]	; (8008b64 <_vfiprintf_r+0x248>)
 800897e:	429d      	cmp	r5, r3
 8008980:	bf08      	it	eq
 8008982:	68f5      	ldreq	r5, [r6, #12]
 8008984:	e7da      	b.n	800893c <_vfiprintf_r+0x20>
 8008986:	89ab      	ldrh	r3, [r5, #12]
 8008988:	0598      	lsls	r0, r3, #22
 800898a:	d4ed      	bmi.n	8008968 <_vfiprintf_r+0x4c>
 800898c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800898e:	f7ff f8a1 	bl	8007ad4 <__retarget_lock_release_recursive>
 8008992:	e7e9      	b.n	8008968 <_vfiprintf_r+0x4c>
 8008994:	2300      	movs	r3, #0
 8008996:	9309      	str	r3, [sp, #36]	; 0x24
 8008998:	2320      	movs	r3, #32
 800899a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800899e:	f8cd 800c 	str.w	r8, [sp, #12]
 80089a2:	2330      	movs	r3, #48	; 0x30
 80089a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008b68 <_vfiprintf_r+0x24c>
 80089a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089ac:	f04f 0901 	mov.w	r9, #1
 80089b0:	4623      	mov	r3, r4
 80089b2:	469a      	mov	sl, r3
 80089b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089b8:	b10a      	cbz	r2, 80089be <_vfiprintf_r+0xa2>
 80089ba:	2a25      	cmp	r2, #37	; 0x25
 80089bc:	d1f9      	bne.n	80089b2 <_vfiprintf_r+0x96>
 80089be:	ebba 0b04 	subs.w	fp, sl, r4
 80089c2:	d00b      	beq.n	80089dc <_vfiprintf_r+0xc0>
 80089c4:	465b      	mov	r3, fp
 80089c6:	4622      	mov	r2, r4
 80089c8:	4629      	mov	r1, r5
 80089ca:	4630      	mov	r0, r6
 80089cc:	f7ff ff93 	bl	80088f6 <__sfputs_r>
 80089d0:	3001      	adds	r0, #1
 80089d2:	f000 80aa 	beq.w	8008b2a <_vfiprintf_r+0x20e>
 80089d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089d8:	445a      	add	r2, fp
 80089da:	9209      	str	r2, [sp, #36]	; 0x24
 80089dc:	f89a 3000 	ldrb.w	r3, [sl]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	f000 80a2 	beq.w	8008b2a <_vfiprintf_r+0x20e>
 80089e6:	2300      	movs	r3, #0
 80089e8:	f04f 32ff 	mov.w	r2, #4294967295
 80089ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089f0:	f10a 0a01 	add.w	sl, sl, #1
 80089f4:	9304      	str	r3, [sp, #16]
 80089f6:	9307      	str	r3, [sp, #28]
 80089f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80089fc:	931a      	str	r3, [sp, #104]	; 0x68
 80089fe:	4654      	mov	r4, sl
 8008a00:	2205      	movs	r2, #5
 8008a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a06:	4858      	ldr	r0, [pc, #352]	; (8008b68 <_vfiprintf_r+0x24c>)
 8008a08:	f7f7 fbea 	bl	80001e0 <memchr>
 8008a0c:	9a04      	ldr	r2, [sp, #16]
 8008a0e:	b9d8      	cbnz	r0, 8008a48 <_vfiprintf_r+0x12c>
 8008a10:	06d1      	lsls	r1, r2, #27
 8008a12:	bf44      	itt	mi
 8008a14:	2320      	movmi	r3, #32
 8008a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a1a:	0713      	lsls	r3, r2, #28
 8008a1c:	bf44      	itt	mi
 8008a1e:	232b      	movmi	r3, #43	; 0x2b
 8008a20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a24:	f89a 3000 	ldrb.w	r3, [sl]
 8008a28:	2b2a      	cmp	r3, #42	; 0x2a
 8008a2a:	d015      	beq.n	8008a58 <_vfiprintf_r+0x13c>
 8008a2c:	9a07      	ldr	r2, [sp, #28]
 8008a2e:	4654      	mov	r4, sl
 8008a30:	2000      	movs	r0, #0
 8008a32:	f04f 0c0a 	mov.w	ip, #10
 8008a36:	4621      	mov	r1, r4
 8008a38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a3c:	3b30      	subs	r3, #48	; 0x30
 8008a3e:	2b09      	cmp	r3, #9
 8008a40:	d94e      	bls.n	8008ae0 <_vfiprintf_r+0x1c4>
 8008a42:	b1b0      	cbz	r0, 8008a72 <_vfiprintf_r+0x156>
 8008a44:	9207      	str	r2, [sp, #28]
 8008a46:	e014      	b.n	8008a72 <_vfiprintf_r+0x156>
 8008a48:	eba0 0308 	sub.w	r3, r0, r8
 8008a4c:	fa09 f303 	lsl.w	r3, r9, r3
 8008a50:	4313      	orrs	r3, r2
 8008a52:	9304      	str	r3, [sp, #16]
 8008a54:	46a2      	mov	sl, r4
 8008a56:	e7d2      	b.n	80089fe <_vfiprintf_r+0xe2>
 8008a58:	9b03      	ldr	r3, [sp, #12]
 8008a5a:	1d19      	adds	r1, r3, #4
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	9103      	str	r1, [sp, #12]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	bfbb      	ittet	lt
 8008a64:	425b      	neglt	r3, r3
 8008a66:	f042 0202 	orrlt.w	r2, r2, #2
 8008a6a:	9307      	strge	r3, [sp, #28]
 8008a6c:	9307      	strlt	r3, [sp, #28]
 8008a6e:	bfb8      	it	lt
 8008a70:	9204      	strlt	r2, [sp, #16]
 8008a72:	7823      	ldrb	r3, [r4, #0]
 8008a74:	2b2e      	cmp	r3, #46	; 0x2e
 8008a76:	d10c      	bne.n	8008a92 <_vfiprintf_r+0x176>
 8008a78:	7863      	ldrb	r3, [r4, #1]
 8008a7a:	2b2a      	cmp	r3, #42	; 0x2a
 8008a7c:	d135      	bne.n	8008aea <_vfiprintf_r+0x1ce>
 8008a7e:	9b03      	ldr	r3, [sp, #12]
 8008a80:	1d1a      	adds	r2, r3, #4
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	9203      	str	r2, [sp, #12]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	bfb8      	it	lt
 8008a8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a8e:	3402      	adds	r4, #2
 8008a90:	9305      	str	r3, [sp, #20]
 8008a92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008b78 <_vfiprintf_r+0x25c>
 8008a96:	7821      	ldrb	r1, [r4, #0]
 8008a98:	2203      	movs	r2, #3
 8008a9a:	4650      	mov	r0, sl
 8008a9c:	f7f7 fba0 	bl	80001e0 <memchr>
 8008aa0:	b140      	cbz	r0, 8008ab4 <_vfiprintf_r+0x198>
 8008aa2:	2340      	movs	r3, #64	; 0x40
 8008aa4:	eba0 000a 	sub.w	r0, r0, sl
 8008aa8:	fa03 f000 	lsl.w	r0, r3, r0
 8008aac:	9b04      	ldr	r3, [sp, #16]
 8008aae:	4303      	orrs	r3, r0
 8008ab0:	3401      	adds	r4, #1
 8008ab2:	9304      	str	r3, [sp, #16]
 8008ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ab8:	482c      	ldr	r0, [pc, #176]	; (8008b6c <_vfiprintf_r+0x250>)
 8008aba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008abe:	2206      	movs	r2, #6
 8008ac0:	f7f7 fb8e 	bl	80001e0 <memchr>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d03f      	beq.n	8008b48 <_vfiprintf_r+0x22c>
 8008ac8:	4b29      	ldr	r3, [pc, #164]	; (8008b70 <_vfiprintf_r+0x254>)
 8008aca:	bb1b      	cbnz	r3, 8008b14 <_vfiprintf_r+0x1f8>
 8008acc:	9b03      	ldr	r3, [sp, #12]
 8008ace:	3307      	adds	r3, #7
 8008ad0:	f023 0307 	bic.w	r3, r3, #7
 8008ad4:	3308      	adds	r3, #8
 8008ad6:	9303      	str	r3, [sp, #12]
 8008ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ada:	443b      	add	r3, r7
 8008adc:	9309      	str	r3, [sp, #36]	; 0x24
 8008ade:	e767      	b.n	80089b0 <_vfiprintf_r+0x94>
 8008ae0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ae4:	460c      	mov	r4, r1
 8008ae6:	2001      	movs	r0, #1
 8008ae8:	e7a5      	b.n	8008a36 <_vfiprintf_r+0x11a>
 8008aea:	2300      	movs	r3, #0
 8008aec:	3401      	adds	r4, #1
 8008aee:	9305      	str	r3, [sp, #20]
 8008af0:	4619      	mov	r1, r3
 8008af2:	f04f 0c0a 	mov.w	ip, #10
 8008af6:	4620      	mov	r0, r4
 8008af8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008afc:	3a30      	subs	r2, #48	; 0x30
 8008afe:	2a09      	cmp	r2, #9
 8008b00:	d903      	bls.n	8008b0a <_vfiprintf_r+0x1ee>
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d0c5      	beq.n	8008a92 <_vfiprintf_r+0x176>
 8008b06:	9105      	str	r1, [sp, #20]
 8008b08:	e7c3      	b.n	8008a92 <_vfiprintf_r+0x176>
 8008b0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b0e:	4604      	mov	r4, r0
 8008b10:	2301      	movs	r3, #1
 8008b12:	e7f0      	b.n	8008af6 <_vfiprintf_r+0x1da>
 8008b14:	ab03      	add	r3, sp, #12
 8008b16:	9300      	str	r3, [sp, #0]
 8008b18:	462a      	mov	r2, r5
 8008b1a:	4b16      	ldr	r3, [pc, #88]	; (8008b74 <_vfiprintf_r+0x258>)
 8008b1c:	a904      	add	r1, sp, #16
 8008b1e:	4630      	mov	r0, r6
 8008b20:	f7fc f82a 	bl	8004b78 <_printf_float>
 8008b24:	4607      	mov	r7, r0
 8008b26:	1c78      	adds	r0, r7, #1
 8008b28:	d1d6      	bne.n	8008ad8 <_vfiprintf_r+0x1bc>
 8008b2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b2c:	07d9      	lsls	r1, r3, #31
 8008b2e:	d405      	bmi.n	8008b3c <_vfiprintf_r+0x220>
 8008b30:	89ab      	ldrh	r3, [r5, #12]
 8008b32:	059a      	lsls	r2, r3, #22
 8008b34:	d402      	bmi.n	8008b3c <_vfiprintf_r+0x220>
 8008b36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b38:	f7fe ffcc 	bl	8007ad4 <__retarget_lock_release_recursive>
 8008b3c:	89ab      	ldrh	r3, [r5, #12]
 8008b3e:	065b      	lsls	r3, r3, #25
 8008b40:	f53f af12 	bmi.w	8008968 <_vfiprintf_r+0x4c>
 8008b44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b46:	e711      	b.n	800896c <_vfiprintf_r+0x50>
 8008b48:	ab03      	add	r3, sp, #12
 8008b4a:	9300      	str	r3, [sp, #0]
 8008b4c:	462a      	mov	r2, r5
 8008b4e:	4b09      	ldr	r3, [pc, #36]	; (8008b74 <_vfiprintf_r+0x258>)
 8008b50:	a904      	add	r1, sp, #16
 8008b52:	4630      	mov	r0, r6
 8008b54:	f7fc fab4 	bl	80050c0 <_printf_i>
 8008b58:	e7e4      	b.n	8008b24 <_vfiprintf_r+0x208>
 8008b5a:	bf00      	nop
 8008b5c:	080095b8 	.word	0x080095b8
 8008b60:	080095d8 	.word	0x080095d8
 8008b64:	08009598 	.word	0x08009598
 8008b68:	080097d4 	.word	0x080097d4
 8008b6c:	080097de 	.word	0x080097de
 8008b70:	08004b79 	.word	0x08004b79
 8008b74:	080088f7 	.word	0x080088f7
 8008b78:	080097da 	.word	0x080097da
 8008b7c:	00000000 	.word	0x00000000

08008b80 <nan>:
 8008b80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008b88 <nan+0x8>
 8008b84:	4770      	bx	lr
 8008b86:	bf00      	nop
 8008b88:	00000000 	.word	0x00000000
 8008b8c:	7ff80000 	.word	0x7ff80000

08008b90 <_sbrk_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	4d06      	ldr	r5, [pc, #24]	; (8008bac <_sbrk_r+0x1c>)
 8008b94:	2300      	movs	r3, #0
 8008b96:	4604      	mov	r4, r0
 8008b98:	4608      	mov	r0, r1
 8008b9a:	602b      	str	r3, [r5, #0]
 8008b9c:	f7f9 f8f8 	bl	8001d90 <_sbrk>
 8008ba0:	1c43      	adds	r3, r0, #1
 8008ba2:	d102      	bne.n	8008baa <_sbrk_r+0x1a>
 8008ba4:	682b      	ldr	r3, [r5, #0]
 8008ba6:	b103      	cbz	r3, 8008baa <_sbrk_r+0x1a>
 8008ba8:	6023      	str	r3, [r4, #0]
 8008baa:	bd38      	pop	{r3, r4, r5, pc}
 8008bac:	200003e4 	.word	0x200003e4

08008bb0 <__sread>:
 8008bb0:	b510      	push	{r4, lr}
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb8:	f000 faf4 	bl	80091a4 <_read_r>
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	bfab      	itete	ge
 8008bc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008bc2:	89a3      	ldrhlt	r3, [r4, #12]
 8008bc4:	181b      	addge	r3, r3, r0
 8008bc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bca:	bfac      	ite	ge
 8008bcc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bce:	81a3      	strhlt	r3, [r4, #12]
 8008bd0:	bd10      	pop	{r4, pc}

08008bd2 <__swrite>:
 8008bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd6:	461f      	mov	r7, r3
 8008bd8:	898b      	ldrh	r3, [r1, #12]
 8008bda:	05db      	lsls	r3, r3, #23
 8008bdc:	4605      	mov	r5, r0
 8008bde:	460c      	mov	r4, r1
 8008be0:	4616      	mov	r6, r2
 8008be2:	d505      	bpl.n	8008bf0 <__swrite+0x1e>
 8008be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be8:	2302      	movs	r3, #2
 8008bea:	2200      	movs	r2, #0
 8008bec:	f000 fa18 	bl	8009020 <_lseek_r>
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bfa:	81a3      	strh	r3, [r4, #12]
 8008bfc:	4632      	mov	r2, r6
 8008bfe:	463b      	mov	r3, r7
 8008c00:	4628      	mov	r0, r5
 8008c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c06:	f000 b889 	b.w	8008d1c <_write_r>

08008c0a <__sseek>:
 8008c0a:	b510      	push	{r4, lr}
 8008c0c:	460c      	mov	r4, r1
 8008c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c12:	f000 fa05 	bl	8009020 <_lseek_r>
 8008c16:	1c43      	adds	r3, r0, #1
 8008c18:	89a3      	ldrh	r3, [r4, #12]
 8008c1a:	bf15      	itete	ne
 8008c1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c26:	81a3      	strheq	r3, [r4, #12]
 8008c28:	bf18      	it	ne
 8008c2a:	81a3      	strhne	r3, [r4, #12]
 8008c2c:	bd10      	pop	{r4, pc}

08008c2e <__sclose>:
 8008c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c32:	f000 b911 	b.w	8008e58 <_close_r>

08008c36 <strncmp>:
 8008c36:	b510      	push	{r4, lr}
 8008c38:	b16a      	cbz	r2, 8008c56 <strncmp+0x20>
 8008c3a:	3901      	subs	r1, #1
 8008c3c:	1884      	adds	r4, r0, r2
 8008c3e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008c42:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d103      	bne.n	8008c52 <strncmp+0x1c>
 8008c4a:	42a0      	cmp	r0, r4
 8008c4c:	d001      	beq.n	8008c52 <strncmp+0x1c>
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d1f5      	bne.n	8008c3e <strncmp+0x8>
 8008c52:	1a98      	subs	r0, r3, r2
 8008c54:	bd10      	pop	{r4, pc}
 8008c56:	4610      	mov	r0, r2
 8008c58:	e7fc      	b.n	8008c54 <strncmp+0x1e>
	...

08008c5c <__swbuf_r>:
 8008c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5e:	460e      	mov	r6, r1
 8008c60:	4614      	mov	r4, r2
 8008c62:	4605      	mov	r5, r0
 8008c64:	b118      	cbz	r0, 8008c6e <__swbuf_r+0x12>
 8008c66:	6983      	ldr	r3, [r0, #24]
 8008c68:	b90b      	cbnz	r3, 8008c6e <__swbuf_r+0x12>
 8008c6a:	f7fe fb21 	bl	80072b0 <__sinit>
 8008c6e:	4b21      	ldr	r3, [pc, #132]	; (8008cf4 <__swbuf_r+0x98>)
 8008c70:	429c      	cmp	r4, r3
 8008c72:	d12b      	bne.n	8008ccc <__swbuf_r+0x70>
 8008c74:	686c      	ldr	r4, [r5, #4]
 8008c76:	69a3      	ldr	r3, [r4, #24]
 8008c78:	60a3      	str	r3, [r4, #8]
 8008c7a:	89a3      	ldrh	r3, [r4, #12]
 8008c7c:	071a      	lsls	r2, r3, #28
 8008c7e:	d52f      	bpl.n	8008ce0 <__swbuf_r+0x84>
 8008c80:	6923      	ldr	r3, [r4, #16]
 8008c82:	b36b      	cbz	r3, 8008ce0 <__swbuf_r+0x84>
 8008c84:	6923      	ldr	r3, [r4, #16]
 8008c86:	6820      	ldr	r0, [r4, #0]
 8008c88:	1ac0      	subs	r0, r0, r3
 8008c8a:	6963      	ldr	r3, [r4, #20]
 8008c8c:	b2f6      	uxtb	r6, r6
 8008c8e:	4283      	cmp	r3, r0
 8008c90:	4637      	mov	r7, r6
 8008c92:	dc04      	bgt.n	8008c9e <__swbuf_r+0x42>
 8008c94:	4621      	mov	r1, r4
 8008c96:	4628      	mov	r0, r5
 8008c98:	f000 f974 	bl	8008f84 <_fflush_r>
 8008c9c:	bb30      	cbnz	r0, 8008cec <__swbuf_r+0x90>
 8008c9e:	68a3      	ldr	r3, [r4, #8]
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	60a3      	str	r3, [r4, #8]
 8008ca4:	6823      	ldr	r3, [r4, #0]
 8008ca6:	1c5a      	adds	r2, r3, #1
 8008ca8:	6022      	str	r2, [r4, #0]
 8008caa:	701e      	strb	r6, [r3, #0]
 8008cac:	6963      	ldr	r3, [r4, #20]
 8008cae:	3001      	adds	r0, #1
 8008cb0:	4283      	cmp	r3, r0
 8008cb2:	d004      	beq.n	8008cbe <__swbuf_r+0x62>
 8008cb4:	89a3      	ldrh	r3, [r4, #12]
 8008cb6:	07db      	lsls	r3, r3, #31
 8008cb8:	d506      	bpl.n	8008cc8 <__swbuf_r+0x6c>
 8008cba:	2e0a      	cmp	r6, #10
 8008cbc:	d104      	bne.n	8008cc8 <__swbuf_r+0x6c>
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	f000 f95f 	bl	8008f84 <_fflush_r>
 8008cc6:	b988      	cbnz	r0, 8008cec <__swbuf_r+0x90>
 8008cc8:	4638      	mov	r0, r7
 8008cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ccc:	4b0a      	ldr	r3, [pc, #40]	; (8008cf8 <__swbuf_r+0x9c>)
 8008cce:	429c      	cmp	r4, r3
 8008cd0:	d101      	bne.n	8008cd6 <__swbuf_r+0x7a>
 8008cd2:	68ac      	ldr	r4, [r5, #8]
 8008cd4:	e7cf      	b.n	8008c76 <__swbuf_r+0x1a>
 8008cd6:	4b09      	ldr	r3, [pc, #36]	; (8008cfc <__swbuf_r+0xa0>)
 8008cd8:	429c      	cmp	r4, r3
 8008cda:	bf08      	it	eq
 8008cdc:	68ec      	ldreq	r4, [r5, #12]
 8008cde:	e7ca      	b.n	8008c76 <__swbuf_r+0x1a>
 8008ce0:	4621      	mov	r1, r4
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	f000 f82c 	bl	8008d40 <__swsetup_r>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d0cb      	beq.n	8008c84 <__swbuf_r+0x28>
 8008cec:	f04f 37ff 	mov.w	r7, #4294967295
 8008cf0:	e7ea      	b.n	8008cc8 <__swbuf_r+0x6c>
 8008cf2:	bf00      	nop
 8008cf4:	080095b8 	.word	0x080095b8
 8008cf8:	080095d8 	.word	0x080095d8
 8008cfc:	08009598 	.word	0x08009598

08008d00 <__ascii_wctomb>:
 8008d00:	b149      	cbz	r1, 8008d16 <__ascii_wctomb+0x16>
 8008d02:	2aff      	cmp	r2, #255	; 0xff
 8008d04:	bf85      	ittet	hi
 8008d06:	238a      	movhi	r3, #138	; 0x8a
 8008d08:	6003      	strhi	r3, [r0, #0]
 8008d0a:	700a      	strbls	r2, [r1, #0]
 8008d0c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008d10:	bf98      	it	ls
 8008d12:	2001      	movls	r0, #1
 8008d14:	4770      	bx	lr
 8008d16:	4608      	mov	r0, r1
 8008d18:	4770      	bx	lr
	...

08008d1c <_write_r>:
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	4d07      	ldr	r5, [pc, #28]	; (8008d3c <_write_r+0x20>)
 8008d20:	4604      	mov	r4, r0
 8008d22:	4608      	mov	r0, r1
 8008d24:	4611      	mov	r1, r2
 8008d26:	2200      	movs	r2, #0
 8008d28:	602a      	str	r2, [r5, #0]
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	f7f8 ffdf 	bl	8001cee <_write>
 8008d30:	1c43      	adds	r3, r0, #1
 8008d32:	d102      	bne.n	8008d3a <_write_r+0x1e>
 8008d34:	682b      	ldr	r3, [r5, #0]
 8008d36:	b103      	cbz	r3, 8008d3a <_write_r+0x1e>
 8008d38:	6023      	str	r3, [r4, #0]
 8008d3a:	bd38      	pop	{r3, r4, r5, pc}
 8008d3c:	200003e4 	.word	0x200003e4

08008d40 <__swsetup_r>:
 8008d40:	4b32      	ldr	r3, [pc, #200]	; (8008e0c <__swsetup_r+0xcc>)
 8008d42:	b570      	push	{r4, r5, r6, lr}
 8008d44:	681d      	ldr	r5, [r3, #0]
 8008d46:	4606      	mov	r6, r0
 8008d48:	460c      	mov	r4, r1
 8008d4a:	b125      	cbz	r5, 8008d56 <__swsetup_r+0x16>
 8008d4c:	69ab      	ldr	r3, [r5, #24]
 8008d4e:	b913      	cbnz	r3, 8008d56 <__swsetup_r+0x16>
 8008d50:	4628      	mov	r0, r5
 8008d52:	f7fe faad 	bl	80072b0 <__sinit>
 8008d56:	4b2e      	ldr	r3, [pc, #184]	; (8008e10 <__swsetup_r+0xd0>)
 8008d58:	429c      	cmp	r4, r3
 8008d5a:	d10f      	bne.n	8008d7c <__swsetup_r+0x3c>
 8008d5c:	686c      	ldr	r4, [r5, #4]
 8008d5e:	89a3      	ldrh	r3, [r4, #12]
 8008d60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d64:	0719      	lsls	r1, r3, #28
 8008d66:	d42c      	bmi.n	8008dc2 <__swsetup_r+0x82>
 8008d68:	06dd      	lsls	r5, r3, #27
 8008d6a:	d411      	bmi.n	8008d90 <__swsetup_r+0x50>
 8008d6c:	2309      	movs	r3, #9
 8008d6e:	6033      	str	r3, [r6, #0]
 8008d70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d74:	81a3      	strh	r3, [r4, #12]
 8008d76:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7a:	e03e      	b.n	8008dfa <__swsetup_r+0xba>
 8008d7c:	4b25      	ldr	r3, [pc, #148]	; (8008e14 <__swsetup_r+0xd4>)
 8008d7e:	429c      	cmp	r4, r3
 8008d80:	d101      	bne.n	8008d86 <__swsetup_r+0x46>
 8008d82:	68ac      	ldr	r4, [r5, #8]
 8008d84:	e7eb      	b.n	8008d5e <__swsetup_r+0x1e>
 8008d86:	4b24      	ldr	r3, [pc, #144]	; (8008e18 <__swsetup_r+0xd8>)
 8008d88:	429c      	cmp	r4, r3
 8008d8a:	bf08      	it	eq
 8008d8c:	68ec      	ldreq	r4, [r5, #12]
 8008d8e:	e7e6      	b.n	8008d5e <__swsetup_r+0x1e>
 8008d90:	0758      	lsls	r0, r3, #29
 8008d92:	d512      	bpl.n	8008dba <__swsetup_r+0x7a>
 8008d94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d96:	b141      	cbz	r1, 8008daa <__swsetup_r+0x6a>
 8008d98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d9c:	4299      	cmp	r1, r3
 8008d9e:	d002      	beq.n	8008da6 <__swsetup_r+0x66>
 8008da0:	4630      	mov	r0, r6
 8008da2:	f7ff fb8b 	bl	80084bc <_free_r>
 8008da6:	2300      	movs	r3, #0
 8008da8:	6363      	str	r3, [r4, #52]	; 0x34
 8008daa:	89a3      	ldrh	r3, [r4, #12]
 8008dac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008db0:	81a3      	strh	r3, [r4, #12]
 8008db2:	2300      	movs	r3, #0
 8008db4:	6063      	str	r3, [r4, #4]
 8008db6:	6923      	ldr	r3, [r4, #16]
 8008db8:	6023      	str	r3, [r4, #0]
 8008dba:	89a3      	ldrh	r3, [r4, #12]
 8008dbc:	f043 0308 	orr.w	r3, r3, #8
 8008dc0:	81a3      	strh	r3, [r4, #12]
 8008dc2:	6923      	ldr	r3, [r4, #16]
 8008dc4:	b94b      	cbnz	r3, 8008dda <__swsetup_r+0x9a>
 8008dc6:	89a3      	ldrh	r3, [r4, #12]
 8008dc8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008dcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dd0:	d003      	beq.n	8008dda <__swsetup_r+0x9a>
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	4630      	mov	r0, r6
 8008dd6:	f000 f959 	bl	800908c <__smakebuf_r>
 8008dda:	89a0      	ldrh	r0, [r4, #12]
 8008ddc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008de0:	f010 0301 	ands.w	r3, r0, #1
 8008de4:	d00a      	beq.n	8008dfc <__swsetup_r+0xbc>
 8008de6:	2300      	movs	r3, #0
 8008de8:	60a3      	str	r3, [r4, #8]
 8008dea:	6963      	ldr	r3, [r4, #20]
 8008dec:	425b      	negs	r3, r3
 8008dee:	61a3      	str	r3, [r4, #24]
 8008df0:	6923      	ldr	r3, [r4, #16]
 8008df2:	b943      	cbnz	r3, 8008e06 <__swsetup_r+0xc6>
 8008df4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008df8:	d1ba      	bne.n	8008d70 <__swsetup_r+0x30>
 8008dfa:	bd70      	pop	{r4, r5, r6, pc}
 8008dfc:	0781      	lsls	r1, r0, #30
 8008dfe:	bf58      	it	pl
 8008e00:	6963      	ldrpl	r3, [r4, #20]
 8008e02:	60a3      	str	r3, [r4, #8]
 8008e04:	e7f4      	b.n	8008df0 <__swsetup_r+0xb0>
 8008e06:	2000      	movs	r0, #0
 8008e08:	e7f7      	b.n	8008dfa <__swsetup_r+0xba>
 8008e0a:	bf00      	nop
 8008e0c:	20000010 	.word	0x20000010
 8008e10:	080095b8 	.word	0x080095b8
 8008e14:	080095d8 	.word	0x080095d8
 8008e18:	08009598 	.word	0x08009598

08008e1c <__assert_func>:
 8008e1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e1e:	4614      	mov	r4, r2
 8008e20:	461a      	mov	r2, r3
 8008e22:	4b09      	ldr	r3, [pc, #36]	; (8008e48 <__assert_func+0x2c>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4605      	mov	r5, r0
 8008e28:	68d8      	ldr	r0, [r3, #12]
 8008e2a:	b14c      	cbz	r4, 8008e40 <__assert_func+0x24>
 8008e2c:	4b07      	ldr	r3, [pc, #28]	; (8008e4c <__assert_func+0x30>)
 8008e2e:	9100      	str	r1, [sp, #0]
 8008e30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e34:	4906      	ldr	r1, [pc, #24]	; (8008e50 <__assert_func+0x34>)
 8008e36:	462b      	mov	r3, r5
 8008e38:	f000 f8e0 	bl	8008ffc <fiprintf>
 8008e3c:	f000 f9c4 	bl	80091c8 <abort>
 8008e40:	4b04      	ldr	r3, [pc, #16]	; (8008e54 <__assert_func+0x38>)
 8008e42:	461c      	mov	r4, r3
 8008e44:	e7f3      	b.n	8008e2e <__assert_func+0x12>
 8008e46:	bf00      	nop
 8008e48:	20000010 	.word	0x20000010
 8008e4c:	080097e5 	.word	0x080097e5
 8008e50:	080097f2 	.word	0x080097f2
 8008e54:	08009820 	.word	0x08009820

08008e58 <_close_r>:
 8008e58:	b538      	push	{r3, r4, r5, lr}
 8008e5a:	4d06      	ldr	r5, [pc, #24]	; (8008e74 <_close_r+0x1c>)
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	4604      	mov	r4, r0
 8008e60:	4608      	mov	r0, r1
 8008e62:	602b      	str	r3, [r5, #0]
 8008e64:	f7f8 ff5f 	bl	8001d26 <_close>
 8008e68:	1c43      	adds	r3, r0, #1
 8008e6a:	d102      	bne.n	8008e72 <_close_r+0x1a>
 8008e6c:	682b      	ldr	r3, [r5, #0]
 8008e6e:	b103      	cbz	r3, 8008e72 <_close_r+0x1a>
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	bd38      	pop	{r3, r4, r5, pc}
 8008e74:	200003e4 	.word	0x200003e4

08008e78 <__sflush_r>:
 8008e78:	898a      	ldrh	r2, [r1, #12]
 8008e7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7e:	4605      	mov	r5, r0
 8008e80:	0710      	lsls	r0, r2, #28
 8008e82:	460c      	mov	r4, r1
 8008e84:	d458      	bmi.n	8008f38 <__sflush_r+0xc0>
 8008e86:	684b      	ldr	r3, [r1, #4]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	dc05      	bgt.n	8008e98 <__sflush_r+0x20>
 8008e8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	dc02      	bgt.n	8008e98 <__sflush_r+0x20>
 8008e92:	2000      	movs	r0, #0
 8008e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e9a:	2e00      	cmp	r6, #0
 8008e9c:	d0f9      	beq.n	8008e92 <__sflush_r+0x1a>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ea4:	682f      	ldr	r7, [r5, #0]
 8008ea6:	602b      	str	r3, [r5, #0]
 8008ea8:	d032      	beq.n	8008f10 <__sflush_r+0x98>
 8008eaa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008eac:	89a3      	ldrh	r3, [r4, #12]
 8008eae:	075a      	lsls	r2, r3, #29
 8008eb0:	d505      	bpl.n	8008ebe <__sflush_r+0x46>
 8008eb2:	6863      	ldr	r3, [r4, #4]
 8008eb4:	1ac0      	subs	r0, r0, r3
 8008eb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008eb8:	b10b      	cbz	r3, 8008ebe <__sflush_r+0x46>
 8008eba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ebc:	1ac0      	subs	r0, r0, r3
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ec4:	6a21      	ldr	r1, [r4, #32]
 8008ec6:	4628      	mov	r0, r5
 8008ec8:	47b0      	blx	r6
 8008eca:	1c43      	adds	r3, r0, #1
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	d106      	bne.n	8008ede <__sflush_r+0x66>
 8008ed0:	6829      	ldr	r1, [r5, #0]
 8008ed2:	291d      	cmp	r1, #29
 8008ed4:	d82c      	bhi.n	8008f30 <__sflush_r+0xb8>
 8008ed6:	4a2a      	ldr	r2, [pc, #168]	; (8008f80 <__sflush_r+0x108>)
 8008ed8:	40ca      	lsrs	r2, r1
 8008eda:	07d6      	lsls	r6, r2, #31
 8008edc:	d528      	bpl.n	8008f30 <__sflush_r+0xb8>
 8008ede:	2200      	movs	r2, #0
 8008ee0:	6062      	str	r2, [r4, #4]
 8008ee2:	04d9      	lsls	r1, r3, #19
 8008ee4:	6922      	ldr	r2, [r4, #16]
 8008ee6:	6022      	str	r2, [r4, #0]
 8008ee8:	d504      	bpl.n	8008ef4 <__sflush_r+0x7c>
 8008eea:	1c42      	adds	r2, r0, #1
 8008eec:	d101      	bne.n	8008ef2 <__sflush_r+0x7a>
 8008eee:	682b      	ldr	r3, [r5, #0]
 8008ef0:	b903      	cbnz	r3, 8008ef4 <__sflush_r+0x7c>
 8008ef2:	6560      	str	r0, [r4, #84]	; 0x54
 8008ef4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ef6:	602f      	str	r7, [r5, #0]
 8008ef8:	2900      	cmp	r1, #0
 8008efa:	d0ca      	beq.n	8008e92 <__sflush_r+0x1a>
 8008efc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f00:	4299      	cmp	r1, r3
 8008f02:	d002      	beq.n	8008f0a <__sflush_r+0x92>
 8008f04:	4628      	mov	r0, r5
 8008f06:	f7ff fad9 	bl	80084bc <_free_r>
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	6360      	str	r0, [r4, #52]	; 0x34
 8008f0e:	e7c1      	b.n	8008e94 <__sflush_r+0x1c>
 8008f10:	6a21      	ldr	r1, [r4, #32]
 8008f12:	2301      	movs	r3, #1
 8008f14:	4628      	mov	r0, r5
 8008f16:	47b0      	blx	r6
 8008f18:	1c41      	adds	r1, r0, #1
 8008f1a:	d1c7      	bne.n	8008eac <__sflush_r+0x34>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d0c4      	beq.n	8008eac <__sflush_r+0x34>
 8008f22:	2b1d      	cmp	r3, #29
 8008f24:	d001      	beq.n	8008f2a <__sflush_r+0xb2>
 8008f26:	2b16      	cmp	r3, #22
 8008f28:	d101      	bne.n	8008f2e <__sflush_r+0xb6>
 8008f2a:	602f      	str	r7, [r5, #0]
 8008f2c:	e7b1      	b.n	8008e92 <__sflush_r+0x1a>
 8008f2e:	89a3      	ldrh	r3, [r4, #12]
 8008f30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f34:	81a3      	strh	r3, [r4, #12]
 8008f36:	e7ad      	b.n	8008e94 <__sflush_r+0x1c>
 8008f38:	690f      	ldr	r7, [r1, #16]
 8008f3a:	2f00      	cmp	r7, #0
 8008f3c:	d0a9      	beq.n	8008e92 <__sflush_r+0x1a>
 8008f3e:	0793      	lsls	r3, r2, #30
 8008f40:	680e      	ldr	r6, [r1, #0]
 8008f42:	bf08      	it	eq
 8008f44:	694b      	ldreq	r3, [r1, #20]
 8008f46:	600f      	str	r7, [r1, #0]
 8008f48:	bf18      	it	ne
 8008f4a:	2300      	movne	r3, #0
 8008f4c:	eba6 0807 	sub.w	r8, r6, r7
 8008f50:	608b      	str	r3, [r1, #8]
 8008f52:	f1b8 0f00 	cmp.w	r8, #0
 8008f56:	dd9c      	ble.n	8008e92 <__sflush_r+0x1a>
 8008f58:	6a21      	ldr	r1, [r4, #32]
 8008f5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f5c:	4643      	mov	r3, r8
 8008f5e:	463a      	mov	r2, r7
 8008f60:	4628      	mov	r0, r5
 8008f62:	47b0      	blx	r6
 8008f64:	2800      	cmp	r0, #0
 8008f66:	dc06      	bgt.n	8008f76 <__sflush_r+0xfe>
 8008f68:	89a3      	ldrh	r3, [r4, #12]
 8008f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f6e:	81a3      	strh	r3, [r4, #12]
 8008f70:	f04f 30ff 	mov.w	r0, #4294967295
 8008f74:	e78e      	b.n	8008e94 <__sflush_r+0x1c>
 8008f76:	4407      	add	r7, r0
 8008f78:	eba8 0800 	sub.w	r8, r8, r0
 8008f7c:	e7e9      	b.n	8008f52 <__sflush_r+0xda>
 8008f7e:	bf00      	nop
 8008f80:	20400001 	.word	0x20400001

08008f84 <_fflush_r>:
 8008f84:	b538      	push	{r3, r4, r5, lr}
 8008f86:	690b      	ldr	r3, [r1, #16]
 8008f88:	4605      	mov	r5, r0
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	b913      	cbnz	r3, 8008f94 <_fflush_r+0x10>
 8008f8e:	2500      	movs	r5, #0
 8008f90:	4628      	mov	r0, r5
 8008f92:	bd38      	pop	{r3, r4, r5, pc}
 8008f94:	b118      	cbz	r0, 8008f9e <_fflush_r+0x1a>
 8008f96:	6983      	ldr	r3, [r0, #24]
 8008f98:	b90b      	cbnz	r3, 8008f9e <_fflush_r+0x1a>
 8008f9a:	f7fe f989 	bl	80072b0 <__sinit>
 8008f9e:	4b14      	ldr	r3, [pc, #80]	; (8008ff0 <_fflush_r+0x6c>)
 8008fa0:	429c      	cmp	r4, r3
 8008fa2:	d11b      	bne.n	8008fdc <_fflush_r+0x58>
 8008fa4:	686c      	ldr	r4, [r5, #4]
 8008fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d0ef      	beq.n	8008f8e <_fflush_r+0xa>
 8008fae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fb0:	07d0      	lsls	r0, r2, #31
 8008fb2:	d404      	bmi.n	8008fbe <_fflush_r+0x3a>
 8008fb4:	0599      	lsls	r1, r3, #22
 8008fb6:	d402      	bmi.n	8008fbe <_fflush_r+0x3a>
 8008fb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fba:	f7fe fd8a 	bl	8007ad2 <__retarget_lock_acquire_recursive>
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	4621      	mov	r1, r4
 8008fc2:	f7ff ff59 	bl	8008e78 <__sflush_r>
 8008fc6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fc8:	07da      	lsls	r2, r3, #31
 8008fca:	4605      	mov	r5, r0
 8008fcc:	d4e0      	bmi.n	8008f90 <_fflush_r+0xc>
 8008fce:	89a3      	ldrh	r3, [r4, #12]
 8008fd0:	059b      	lsls	r3, r3, #22
 8008fd2:	d4dd      	bmi.n	8008f90 <_fflush_r+0xc>
 8008fd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fd6:	f7fe fd7d 	bl	8007ad4 <__retarget_lock_release_recursive>
 8008fda:	e7d9      	b.n	8008f90 <_fflush_r+0xc>
 8008fdc:	4b05      	ldr	r3, [pc, #20]	; (8008ff4 <_fflush_r+0x70>)
 8008fde:	429c      	cmp	r4, r3
 8008fe0:	d101      	bne.n	8008fe6 <_fflush_r+0x62>
 8008fe2:	68ac      	ldr	r4, [r5, #8]
 8008fe4:	e7df      	b.n	8008fa6 <_fflush_r+0x22>
 8008fe6:	4b04      	ldr	r3, [pc, #16]	; (8008ff8 <_fflush_r+0x74>)
 8008fe8:	429c      	cmp	r4, r3
 8008fea:	bf08      	it	eq
 8008fec:	68ec      	ldreq	r4, [r5, #12]
 8008fee:	e7da      	b.n	8008fa6 <_fflush_r+0x22>
 8008ff0:	080095b8 	.word	0x080095b8
 8008ff4:	080095d8 	.word	0x080095d8
 8008ff8:	08009598 	.word	0x08009598

08008ffc <fiprintf>:
 8008ffc:	b40e      	push	{r1, r2, r3}
 8008ffe:	b503      	push	{r0, r1, lr}
 8009000:	4601      	mov	r1, r0
 8009002:	ab03      	add	r3, sp, #12
 8009004:	4805      	ldr	r0, [pc, #20]	; (800901c <fiprintf+0x20>)
 8009006:	f853 2b04 	ldr.w	r2, [r3], #4
 800900a:	6800      	ldr	r0, [r0, #0]
 800900c:	9301      	str	r3, [sp, #4]
 800900e:	f7ff fc85 	bl	800891c <_vfiprintf_r>
 8009012:	b002      	add	sp, #8
 8009014:	f85d eb04 	ldr.w	lr, [sp], #4
 8009018:	b003      	add	sp, #12
 800901a:	4770      	bx	lr
 800901c:	20000010 	.word	0x20000010

08009020 <_lseek_r>:
 8009020:	b538      	push	{r3, r4, r5, lr}
 8009022:	4d07      	ldr	r5, [pc, #28]	; (8009040 <_lseek_r+0x20>)
 8009024:	4604      	mov	r4, r0
 8009026:	4608      	mov	r0, r1
 8009028:	4611      	mov	r1, r2
 800902a:	2200      	movs	r2, #0
 800902c:	602a      	str	r2, [r5, #0]
 800902e:	461a      	mov	r2, r3
 8009030:	f7f8 fea0 	bl	8001d74 <_lseek>
 8009034:	1c43      	adds	r3, r0, #1
 8009036:	d102      	bne.n	800903e <_lseek_r+0x1e>
 8009038:	682b      	ldr	r3, [r5, #0]
 800903a:	b103      	cbz	r3, 800903e <_lseek_r+0x1e>
 800903c:	6023      	str	r3, [r4, #0]
 800903e:	bd38      	pop	{r3, r4, r5, pc}
 8009040:	200003e4 	.word	0x200003e4

08009044 <__swhatbuf_r>:
 8009044:	b570      	push	{r4, r5, r6, lr}
 8009046:	460e      	mov	r6, r1
 8009048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800904c:	2900      	cmp	r1, #0
 800904e:	b096      	sub	sp, #88	; 0x58
 8009050:	4614      	mov	r4, r2
 8009052:	461d      	mov	r5, r3
 8009054:	da07      	bge.n	8009066 <__swhatbuf_r+0x22>
 8009056:	2300      	movs	r3, #0
 8009058:	602b      	str	r3, [r5, #0]
 800905a:	89b3      	ldrh	r3, [r6, #12]
 800905c:	061a      	lsls	r2, r3, #24
 800905e:	d410      	bmi.n	8009082 <__swhatbuf_r+0x3e>
 8009060:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009064:	e00e      	b.n	8009084 <__swhatbuf_r+0x40>
 8009066:	466a      	mov	r2, sp
 8009068:	f000 f8b6 	bl	80091d8 <_fstat_r>
 800906c:	2800      	cmp	r0, #0
 800906e:	dbf2      	blt.n	8009056 <__swhatbuf_r+0x12>
 8009070:	9a01      	ldr	r2, [sp, #4]
 8009072:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009076:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800907a:	425a      	negs	r2, r3
 800907c:	415a      	adcs	r2, r3
 800907e:	602a      	str	r2, [r5, #0]
 8009080:	e7ee      	b.n	8009060 <__swhatbuf_r+0x1c>
 8009082:	2340      	movs	r3, #64	; 0x40
 8009084:	2000      	movs	r0, #0
 8009086:	6023      	str	r3, [r4, #0]
 8009088:	b016      	add	sp, #88	; 0x58
 800908a:	bd70      	pop	{r4, r5, r6, pc}

0800908c <__smakebuf_r>:
 800908c:	898b      	ldrh	r3, [r1, #12]
 800908e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009090:	079d      	lsls	r5, r3, #30
 8009092:	4606      	mov	r6, r0
 8009094:	460c      	mov	r4, r1
 8009096:	d507      	bpl.n	80090a8 <__smakebuf_r+0x1c>
 8009098:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800909c:	6023      	str	r3, [r4, #0]
 800909e:	6123      	str	r3, [r4, #16]
 80090a0:	2301      	movs	r3, #1
 80090a2:	6163      	str	r3, [r4, #20]
 80090a4:	b002      	add	sp, #8
 80090a6:	bd70      	pop	{r4, r5, r6, pc}
 80090a8:	ab01      	add	r3, sp, #4
 80090aa:	466a      	mov	r2, sp
 80090ac:	f7ff ffca 	bl	8009044 <__swhatbuf_r>
 80090b0:	9900      	ldr	r1, [sp, #0]
 80090b2:	4605      	mov	r5, r0
 80090b4:	4630      	mov	r0, r6
 80090b6:	f7ff fa51 	bl	800855c <_malloc_r>
 80090ba:	b948      	cbnz	r0, 80090d0 <__smakebuf_r+0x44>
 80090bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090c0:	059a      	lsls	r2, r3, #22
 80090c2:	d4ef      	bmi.n	80090a4 <__smakebuf_r+0x18>
 80090c4:	f023 0303 	bic.w	r3, r3, #3
 80090c8:	f043 0302 	orr.w	r3, r3, #2
 80090cc:	81a3      	strh	r3, [r4, #12]
 80090ce:	e7e3      	b.n	8009098 <__smakebuf_r+0xc>
 80090d0:	4b0d      	ldr	r3, [pc, #52]	; (8009108 <__smakebuf_r+0x7c>)
 80090d2:	62b3      	str	r3, [r6, #40]	; 0x28
 80090d4:	89a3      	ldrh	r3, [r4, #12]
 80090d6:	6020      	str	r0, [r4, #0]
 80090d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090dc:	81a3      	strh	r3, [r4, #12]
 80090de:	9b00      	ldr	r3, [sp, #0]
 80090e0:	6163      	str	r3, [r4, #20]
 80090e2:	9b01      	ldr	r3, [sp, #4]
 80090e4:	6120      	str	r0, [r4, #16]
 80090e6:	b15b      	cbz	r3, 8009100 <__smakebuf_r+0x74>
 80090e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090ec:	4630      	mov	r0, r6
 80090ee:	f000 f885 	bl	80091fc <_isatty_r>
 80090f2:	b128      	cbz	r0, 8009100 <__smakebuf_r+0x74>
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	f023 0303 	bic.w	r3, r3, #3
 80090fa:	f043 0301 	orr.w	r3, r3, #1
 80090fe:	81a3      	strh	r3, [r4, #12]
 8009100:	89a0      	ldrh	r0, [r4, #12]
 8009102:	4305      	orrs	r5, r0
 8009104:	81a5      	strh	r5, [r4, #12]
 8009106:	e7cd      	b.n	80090a4 <__smakebuf_r+0x18>
 8009108:	08007249 	.word	0x08007249

0800910c <memmove>:
 800910c:	4288      	cmp	r0, r1
 800910e:	b510      	push	{r4, lr}
 8009110:	eb01 0402 	add.w	r4, r1, r2
 8009114:	d902      	bls.n	800911c <memmove+0x10>
 8009116:	4284      	cmp	r4, r0
 8009118:	4623      	mov	r3, r4
 800911a:	d807      	bhi.n	800912c <memmove+0x20>
 800911c:	1e43      	subs	r3, r0, #1
 800911e:	42a1      	cmp	r1, r4
 8009120:	d008      	beq.n	8009134 <memmove+0x28>
 8009122:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009126:	f803 2f01 	strb.w	r2, [r3, #1]!
 800912a:	e7f8      	b.n	800911e <memmove+0x12>
 800912c:	4402      	add	r2, r0
 800912e:	4601      	mov	r1, r0
 8009130:	428a      	cmp	r2, r1
 8009132:	d100      	bne.n	8009136 <memmove+0x2a>
 8009134:	bd10      	pop	{r4, pc}
 8009136:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800913a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800913e:	e7f7      	b.n	8009130 <memmove+0x24>

08009140 <__malloc_lock>:
 8009140:	4801      	ldr	r0, [pc, #4]	; (8009148 <__malloc_lock+0x8>)
 8009142:	f7fe bcc6 	b.w	8007ad2 <__retarget_lock_acquire_recursive>
 8009146:	bf00      	nop
 8009148:	200003dc 	.word	0x200003dc

0800914c <__malloc_unlock>:
 800914c:	4801      	ldr	r0, [pc, #4]	; (8009154 <__malloc_unlock+0x8>)
 800914e:	f7fe bcc1 	b.w	8007ad4 <__retarget_lock_release_recursive>
 8009152:	bf00      	nop
 8009154:	200003dc 	.word	0x200003dc

08009158 <_realloc_r>:
 8009158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800915a:	4607      	mov	r7, r0
 800915c:	4614      	mov	r4, r2
 800915e:	460e      	mov	r6, r1
 8009160:	b921      	cbnz	r1, 800916c <_realloc_r+0x14>
 8009162:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009166:	4611      	mov	r1, r2
 8009168:	f7ff b9f8 	b.w	800855c <_malloc_r>
 800916c:	b922      	cbnz	r2, 8009178 <_realloc_r+0x20>
 800916e:	f7ff f9a5 	bl	80084bc <_free_r>
 8009172:	4625      	mov	r5, r4
 8009174:	4628      	mov	r0, r5
 8009176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009178:	f000 f850 	bl	800921c <_malloc_usable_size_r>
 800917c:	42a0      	cmp	r0, r4
 800917e:	d20f      	bcs.n	80091a0 <_realloc_r+0x48>
 8009180:	4621      	mov	r1, r4
 8009182:	4638      	mov	r0, r7
 8009184:	f7ff f9ea 	bl	800855c <_malloc_r>
 8009188:	4605      	mov	r5, r0
 800918a:	2800      	cmp	r0, #0
 800918c:	d0f2      	beq.n	8009174 <_realloc_r+0x1c>
 800918e:	4631      	mov	r1, r6
 8009190:	4622      	mov	r2, r4
 8009192:	f7fe fcbb 	bl	8007b0c <memcpy>
 8009196:	4631      	mov	r1, r6
 8009198:	4638      	mov	r0, r7
 800919a:	f7ff f98f 	bl	80084bc <_free_r>
 800919e:	e7e9      	b.n	8009174 <_realloc_r+0x1c>
 80091a0:	4635      	mov	r5, r6
 80091a2:	e7e7      	b.n	8009174 <_realloc_r+0x1c>

080091a4 <_read_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4d07      	ldr	r5, [pc, #28]	; (80091c4 <_read_r+0x20>)
 80091a8:	4604      	mov	r4, r0
 80091aa:	4608      	mov	r0, r1
 80091ac:	4611      	mov	r1, r2
 80091ae:	2200      	movs	r2, #0
 80091b0:	602a      	str	r2, [r5, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	f7f8 fd7e 	bl	8001cb4 <_read>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_read_r+0x1e>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_read_r+0x1e>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	200003e4 	.word	0x200003e4

080091c8 <abort>:
 80091c8:	b508      	push	{r3, lr}
 80091ca:	2006      	movs	r0, #6
 80091cc:	f000 f856 	bl	800927c <raise>
 80091d0:	2001      	movs	r0, #1
 80091d2:	f7f8 fd65 	bl	8001ca0 <_exit>
	...

080091d8 <_fstat_r>:
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4d07      	ldr	r5, [pc, #28]	; (80091f8 <_fstat_r+0x20>)
 80091dc:	2300      	movs	r3, #0
 80091de:	4604      	mov	r4, r0
 80091e0:	4608      	mov	r0, r1
 80091e2:	4611      	mov	r1, r2
 80091e4:	602b      	str	r3, [r5, #0]
 80091e6:	f7f8 fdaa 	bl	8001d3e <_fstat>
 80091ea:	1c43      	adds	r3, r0, #1
 80091ec:	d102      	bne.n	80091f4 <_fstat_r+0x1c>
 80091ee:	682b      	ldr	r3, [r5, #0]
 80091f0:	b103      	cbz	r3, 80091f4 <_fstat_r+0x1c>
 80091f2:	6023      	str	r3, [r4, #0]
 80091f4:	bd38      	pop	{r3, r4, r5, pc}
 80091f6:	bf00      	nop
 80091f8:	200003e4 	.word	0x200003e4

080091fc <_isatty_r>:
 80091fc:	b538      	push	{r3, r4, r5, lr}
 80091fe:	4d06      	ldr	r5, [pc, #24]	; (8009218 <_isatty_r+0x1c>)
 8009200:	2300      	movs	r3, #0
 8009202:	4604      	mov	r4, r0
 8009204:	4608      	mov	r0, r1
 8009206:	602b      	str	r3, [r5, #0]
 8009208:	f7f8 fda9 	bl	8001d5e <_isatty>
 800920c:	1c43      	adds	r3, r0, #1
 800920e:	d102      	bne.n	8009216 <_isatty_r+0x1a>
 8009210:	682b      	ldr	r3, [r5, #0]
 8009212:	b103      	cbz	r3, 8009216 <_isatty_r+0x1a>
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	bd38      	pop	{r3, r4, r5, pc}
 8009218:	200003e4 	.word	0x200003e4

0800921c <_malloc_usable_size_r>:
 800921c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009220:	1f18      	subs	r0, r3, #4
 8009222:	2b00      	cmp	r3, #0
 8009224:	bfbc      	itt	lt
 8009226:	580b      	ldrlt	r3, [r1, r0]
 8009228:	18c0      	addlt	r0, r0, r3
 800922a:	4770      	bx	lr

0800922c <_raise_r>:
 800922c:	291f      	cmp	r1, #31
 800922e:	b538      	push	{r3, r4, r5, lr}
 8009230:	4604      	mov	r4, r0
 8009232:	460d      	mov	r5, r1
 8009234:	d904      	bls.n	8009240 <_raise_r+0x14>
 8009236:	2316      	movs	r3, #22
 8009238:	6003      	str	r3, [r0, #0]
 800923a:	f04f 30ff 	mov.w	r0, #4294967295
 800923e:	bd38      	pop	{r3, r4, r5, pc}
 8009240:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009242:	b112      	cbz	r2, 800924a <_raise_r+0x1e>
 8009244:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009248:	b94b      	cbnz	r3, 800925e <_raise_r+0x32>
 800924a:	4620      	mov	r0, r4
 800924c:	f000 f830 	bl	80092b0 <_getpid_r>
 8009250:	462a      	mov	r2, r5
 8009252:	4601      	mov	r1, r0
 8009254:	4620      	mov	r0, r4
 8009256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800925a:	f000 b817 	b.w	800928c <_kill_r>
 800925e:	2b01      	cmp	r3, #1
 8009260:	d00a      	beq.n	8009278 <_raise_r+0x4c>
 8009262:	1c59      	adds	r1, r3, #1
 8009264:	d103      	bne.n	800926e <_raise_r+0x42>
 8009266:	2316      	movs	r3, #22
 8009268:	6003      	str	r3, [r0, #0]
 800926a:	2001      	movs	r0, #1
 800926c:	e7e7      	b.n	800923e <_raise_r+0x12>
 800926e:	2400      	movs	r4, #0
 8009270:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009274:	4628      	mov	r0, r5
 8009276:	4798      	blx	r3
 8009278:	2000      	movs	r0, #0
 800927a:	e7e0      	b.n	800923e <_raise_r+0x12>

0800927c <raise>:
 800927c:	4b02      	ldr	r3, [pc, #8]	; (8009288 <raise+0xc>)
 800927e:	4601      	mov	r1, r0
 8009280:	6818      	ldr	r0, [r3, #0]
 8009282:	f7ff bfd3 	b.w	800922c <_raise_r>
 8009286:	bf00      	nop
 8009288:	20000010 	.word	0x20000010

0800928c <_kill_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	4d07      	ldr	r5, [pc, #28]	; (80092ac <_kill_r+0x20>)
 8009290:	2300      	movs	r3, #0
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	4611      	mov	r1, r2
 8009298:	602b      	str	r3, [r5, #0]
 800929a:	f7f8 fcf1 	bl	8001c80 <_kill>
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	d102      	bne.n	80092a8 <_kill_r+0x1c>
 80092a2:	682b      	ldr	r3, [r5, #0]
 80092a4:	b103      	cbz	r3, 80092a8 <_kill_r+0x1c>
 80092a6:	6023      	str	r3, [r4, #0]
 80092a8:	bd38      	pop	{r3, r4, r5, pc}
 80092aa:	bf00      	nop
 80092ac:	200003e4 	.word	0x200003e4

080092b0 <_getpid_r>:
 80092b0:	f7f8 bcde 	b.w	8001c70 <_getpid>

080092b4 <_init>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	bf00      	nop
 80092b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ba:	bc08      	pop	{r3}
 80092bc:	469e      	mov	lr, r3
 80092be:	4770      	bx	lr

080092c0 <_fini>:
 80092c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c2:	bf00      	nop
 80092c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092c6:	bc08      	pop	{r3}
 80092c8:	469e      	mov	lr, r3
 80092ca:	4770      	bx	lr
