
------------------------------------- Proof -------------------------------------

/IF	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[NIA]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rD,rA,rB,1068}                     Premise(F2)
	S3= GPRegs[rA]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)
	S5= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}               Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PC.NIA=addr                                             PC-Out(S1)
	S8= PC.NIA=>Mux40.1                                         Premise(F3930)
	S9= Mux40.1=addr                                            Path(S7,S8)
	S10= Mux40.Out=>IMem.Addr                                   Premise(F3931)
	S11= PIDReg.Out=>Mux41.1                                    Premise(F4214)
	S12= Mux41.1=pid                                            Path(S6,S11)
	S13= Mux41.Out=>IMem.PID                                    Premise(F4215)
	S14= IMem.RData=>Mux44.1                                    Premise(F4546)
	S15= Mux44.Out=>IR.In                                       Premise(F4547)
	S16= CtrlPIDReg=0                                           Premise(F5510)
	S17= [PIDReg]=pid                                           PIDReg-Hold(S0,S16)
	S18= CtrlPC=0                                               Premise(F5511)
	S19= CtrlPCInc=1                                            Premise(F5512)
	S20= PC[NIA]=addr+4                                         PC-Write(S1,S18,S19)
	S21= CtrlGPRegs=0                                           Premise(F5514)
	S22= GPRegs[rA]=a                                           GPRegs-Hold(S3,S21)
	S23= GPRegs[rB]=b                                           GPRegs-Hold(S4,S21)
	S24= CtrlDMem=0                                             Premise(F5515)
	S25= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}              DMem-Hold(S5,S24)
	S26= CtrlIR=1                                               Premise(F5525)
	S27= CtrlMux40.1=1                                          Premise(F5595)
	S28= Mux40.Out=addr                                         Mux(S9,S27)
	S29= IMem.Addr=addr                                         Path(S28,S10)
	S30= CtrlMux41.1=1                                          Premise(F5596)
	S31= Mux41.Out=pid                                          Mux(S12,S30)
	S32= IMem.PID=pid                                           Path(S31,S13)
	S33= IMem.RData={31,rD,rA,rB,1068}                          IMem-Read(S2,S32,S29)
	S34= Mux44.1={31,rD,rA,rB,1068}                             Path(S33,S14)
	S35= CtrlMux44.1=1                                          Premise(F5599)
	S36= Mux44.Out={31,rD,rA,rB,1068}                           Mux(S34,S35)
	S37= IR.In={31,rD,rA,rB,1068}                               Path(S36,S15)
	S38= [IR]={31,rD,rA,rB,1068}                                IR-Write(S37,S26)

ID	S39= IR.Out11_15=rA                                         IR-Out(S38)
	S40= IR.Out16_20=rB                                         IR-Out(S38)
	S41= AddrSelMux.Out=>Mux1.1                                 Premise(F5626)
	S42= Mux1.Out=>A.In                                         Premise(F5627)
	S43= GPRegs.RData1=>Mux3.1                                  Premise(F5914)
	S44= Mux3.Out=>AddrSelMux.Data                              Premise(F5915)
	S45= IR.Out11_15=>Mux4.1                                    Premise(F5954)
	S46= Mux4.1=rA                                              Path(S39,S45)
	S47= Mux4.Out=>AddrSelMux.Sel                               Premise(F5955)
	S48= Mux10.Out=>B.In                                        Premise(F6937)
	S49= GPRegs.RData2=>Mux10.5                                 Premise(F6984)
	S50= IR.Out11_15=>Mux33.1                                   Premise(F8576)
	S51= Mux33.1=rA                                             Path(S39,S50)
	S52= Mux33.Out=>GPRegs.RReg1                                Premise(F8577)
	S53= IR.Out16_20=>Mux34.1                                   Premise(F8838)
	S54= Mux34.1=rB                                             Path(S40,S53)
	S55= Mux34.Out=>GPRegs.RReg2                                Premise(F8839)
	S56= CtrlPIDReg=0                                           Premise(F11130)
	S57= [PIDReg]=pid                                           PIDReg-Hold(S17,S56)
	S58= CtrlPC=0                                               Premise(F11131)
	S59= CtrlPCInc=0                                            Premise(F11132)
	S60= PC[NIA]=addr+4                                         PC-Hold(S20,S58,S59)
	S61= CtrlDMem=0                                             Premise(F11135)
	S62= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}              DMem-Hold(S25,S61)
	S63= CtrlA=1                                                Premise(F11136)
	S64= CtrlB=1                                                Premise(F11138)
	S65= CtrlIR=0                                               Premise(F11145)
	S66= [IR]={31,rD,rA,rB,1068}                                IR-Hold(S38,S65)
	S67= CtrlMux1.1=1                                           Premise(F11150)
	S68= CtrlMux1.2=0                                           Premise(F11151)
	S69= CtrlMux1.3=0                                           Premise(F11152)
	S70= CtrlMux1.4=0                                           Premise(F11153)
	S71= CtrlMux3.1=1                                           Premise(F11155)
	S72= CtrlMux4.1=1                                           Premise(F11156)
	S73= Mux4.Out=rA                                            Mux(S46,S72)
	S74= AddrSelMux.Sel=rA                                      Path(S73,S47)
	S75= CtrlMux10.1=0                                          Premise(F11166)
	S76= CtrlMux10.2=0                                          Premise(F11167)
	S77= CtrlMux10.3=0                                          Premise(F11168)
	S78= CtrlMux10.4=0                                          Premise(F11169)
	S79= CtrlMux10.5=1                                          Premise(F11170)
	S80= CtrlMux10.6=0                                          Premise(F11171)
	S81= CtrlMux10.7=0                                          Premise(F11172)
	S82= CtrlMux10.8=0                                          Premise(F11173)
	S83= CtrlMux33.1=1                                          Premise(F11204)
	S84= Mux33.Out=rA                                           Mux(S51,S83)
	S85= GPRegs.RReg1=rA                                        Path(S84,S52)
	S86= GPRegs.RData1=a                                        GPRegs-Read(S22,S85)
	S87= Mux3.1=a                                               Path(S86,S43)
	S88= Mux3.Out=a                                             Mux(S87,S71)
	S89= AddrSelMux.Data=a                                      Path(S88,S44)
	S90= AddrSelMux.Out=AddrSel(rA,a)                           AddrSelMux(S74,S89)
	S91= Mux1.1=AddrSel(rA,a)                                   Path(S90,S41)
	S92= Mux1.Out=AddrSel(rA,a)                                 Mux(S91,S67,S68,S69,S70)
	S93= A.In=AddrSel(rA,a)                                     Path(S92,S42)
	S94= [A]=AddrSel(rA,a)                                      A-Write(S93,S63)
	S95= CtrlMux34.1=1                                          Premise(F11205)
	S96= CtrlMux34.2=0                                          Premise(F11206)
	S97= Mux34.Out=rB                                           Mux(S54,S95,S96)
	S98= GPRegs.RReg2=rB                                        Path(S97,S55)
	S99= GPRegs.RData2=b                                        GPRegs-Read(S23,S98)
	S100= Mux10.5=b                                             Path(S99,S49)
	S101= Mux10.Out=b                                           Mux(S100,S75,S76,S77,S78,S79,S80,S81,S82)
	S102= B.In=b                                                Path(S101,S48)
	S103= [B]=b                                                 B-Write(S102,S64)

EX	S104= IR.Out0_5=31                                          IR-Out(S66)
	S105= IR.Out21_31=1068                                      IR-Out(S66)
	S106= A.Out=AddrSel(rA,a)                                   A-Out(S94)
	S107= B.Out=b                                               B-Out(S103)
	S108= A.Out=>Mux5.1                                         Premise(F11614)
	S109= Mux5.1=AddrSel(rA,a)                                  Path(S106,S108)
	S110= Mux5.Out=>ALU.A                                       Premise(F11615)
	S111= B.Out=>Mux6.1                                         Premise(F11836)
	S112= Mux6.1=b                                              Path(S107,S111)
	S113= Mux6.Out=>ALU.B                                       Premise(F11837)
	S114= CU.Func=>Mux8.1                                       Premise(F12096)
	S115= Mux8.Out=>ALU.Func                                    Premise(F12097)
	S116= ALU.Out=>Mux9.1                                       Premise(F12318)
	S117= Mux9.Out=>ALUOut.In                                   Premise(F12319)
	S118= IR.Out21_31=>Mux21.1                                  Premise(F13090)
	S119= Mux21.1=1068                                          Path(S105,S118)
	S120= Mux21.Out=>CU.IRFunc                                  Premise(F13091)
	S121= IR.Out0_5=>Mux23.1                                    Premise(F13318)
	S122= Mux23.1=31                                            Path(S104,S121)
	S123= Mux23.Out=>CU.Op                                      Premise(F13319)
	S124= CtrlPIDReg=0                                          Premise(F16750)
	S125= [PIDReg]=pid                                          PIDReg-Hold(S57,S124)
	S126= CtrlPC=0                                              Premise(F16751)
	S127= CtrlPCInc=0                                           Premise(F16752)
	S128= PC[NIA]=addr+4                                        PC-Hold(S60,S126,S127)
	S129= CtrlDMem=0                                            Premise(F16755)
	S130= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}             DMem-Hold(S62,S129)
	S131= CtrlALUOut=1                                          Premise(F16757)
	S132= CtrlIR=0                                              Premise(F16765)
	S133= [IR]={31,rD,rA,rB,1068}                               IR-Hold(S66,S132)
	S134= CtrlMux5.1=1                                          Premise(F16777)
	S135= Mux5.Out=AddrSel(rA,a)                                Mux(S109,S134)
	S136= ALU.A=AddrSel(rA,a)                                   Path(S135,S110)
	S137= CtrlMux6.1=1                                          Premise(F16778)
	S138= Mux6.Out=b                                            Mux(S112,S137)
	S139= ALU.B=b                                               Path(S138,S113)
	S140= CtrlMux8.1=1                                          Premise(F16783)
	S141= CtrlMux9.1=1                                          Premise(F16784)
	S142= CtrlMux9.2=0                                          Premise(F16785)
	S143= CtrlMux21.1=1                                         Premise(F16807)
	S144= Mux21.Out=1068                                        Mux(S119,S143)
	S145= CU.IRFunc=1068                                        Path(S144,S120)
	S146= CtrlMux23.1=1                                         Premise(F16809)
	S147= Mux23.Out=31                                          Mux(S122,S146)
	S148= CU.Op=31                                              Path(S147,S123)
	S149= CU.Func=alu_add                                       CU(S148,S145)
	S150= Mux8.1=alu_add                                        Path(S149,S114)
	S151= Mux8.Out=alu_add                                      Mux(S150,S140)
	S152= ALU.Func=alu_add                                      Path(S151,S115)
	S153= ALU.Out=AddrSel(rA,a)+b                               ALU(S136,S139,S152)
	S154= Mux9.1=AddrSel(rA,a)+b                                Path(S153,S116)
	S155= Mux9.Out=AddrSel(rA,a)+b                              Mux(S154,S141,S142)
	S156= ALUOut.In=AddrSel(rA,a)+b                             Path(S155,S117)
	S157= [ALUOut]=AddrSel(rA,a)+b                              ALUOut-Write(S156,S131)

MEM	S158= PIDReg.Out=pid                                        PIDReg-Out(S125)
	S159= ALUOut.Out=AddrSel(rA,a)+b                            ALUOut-Out(S157)
	S160= ALUOut.Out=>Mux26.1                                   Premise(F19434)
	S161= Mux26.1=AddrSel(rA,a)+b                               Path(S159,S160)
	S162= Mux26.Out=>DMem.Addr                                  Premise(F19435)
	S163= PIDReg.Out=>Mux27.1                                   Premise(F19470)
	S164= Mux27.1=pid                                           Path(S158,S163)
	S165= Mux27.Out=>DMem.PID                                   Premise(F19471)
	S166= DMem.Out=>Mux30.1                                     Premise(F19590)
	S167= Mux30.Out=>DR.In                                      Premise(F19591)
	S168= CtrlPC=0                                              Premise(F22371)
	S169= CtrlPCInc=0                                           Premise(F22372)
	S170= PC[NIA]=addr+4                                        PC-Hold(S128,S168,S169)
	S171= CtrlDR=1                                              Premise(F22382)
	S172= CtrlIR=0                                              Premise(F22385)
	S173= [IR]={31,rD,rA,rB,1068}                               IR-Hold(S133,S172)
	S174= CtrlMux26.1=1                                         Premise(F22436)
	S175= Mux26.Out=AddrSel(rA,a)+b                             Mux(S161,S174)
	S176= DMem.Addr=AddrSel(rA,a)+b                             Path(S175,S162)
	S177= CtrlMux27.1=1                                         Premise(F22437)
	S178= Mux27.Out=pid                                         Mux(S164,S177)
	S179= DMem.PID=pid                                          Path(S178,S165)
	S180= DMem.Out={B1,B2,B3,B4}                                DMem-Read(S130,S179,S176)
	S181= Mux30.1={B1,B2,B3,B4}                                 Path(S180,S166)
	S182= CtrlMux30.1=1                                         Premise(F22440)
	S183= CtrlMux30.2=0                                         Premise(F22441)
	S184= Mux30.Out={B1,B2,B3,B4}                               Mux(S181,S182,S183)
	S185= DR.In={B1,B2,B3,B4}                                   Path(S184,S167)
	S186= [DR]={B1,B2,B3,B4}                                    DR-Write(S185,S171)

WB	S187= IR.Out0_5=31                                          IR-Out(S173)
	S188= IR.Out6_10=rD                                         IR-Out(S173)
	S189= IR.Out21_31=1068                                      IR-Out(S173)
	S190= DR.Out={B1,B2,B3,B4}                                  DR-Out(S186)
	S191= IR.Out21_31=>Mux21.1                                  Premise(F24330)
	S192= Mux21.1=1068                                          Path(S189,S191)
	S193= Mux21.Out=>CU.IRFunc                                  Premise(F24331)
	S194= IR.Out0_5=>Mux23.1                                    Premise(F24558)
	S195= Mux23.1=31                                            Path(S187,S194)
	S196= Mux23.Out=>CU.Op                                      Premise(F24559)
	S197= Mux38.Out=>GPRegs.WData                               Premise(F25923)
	S198= MemDataSel.Out=>Mux38.3                               Premise(F26130)
	S199= Mux39.Out=>GPRegs.WReg                                Premise(F26167)
	S200= IR.Out6_10=>Mux39.2                                   Premise(F26184)
	S201= Mux39.2=rD                                            Path(S188,S200)
	S202= DR.Out=>Mux51.1                                       Premise(F27458)
	S203= Mux51.1={B1,B2,B3,B4}                                 Path(S190,S202)
	S204= Mux51.Out=>MemDataSel.Data                            Premise(F27459)
	S205= CU.MemDataSelFunc=>Mux52.1                            Premise(F27522)
	S206= Mux52.Out=>MemDataSel.Func                            Premise(F27523)
	S207= CtrlPC=0                                              Premise(F27991)
	S208= CtrlPCInc=0                                           Premise(F27992)
	S209= PC[NIA]=addr+4                                        PC-Hold(S170,S207,S208)
	S210= CtrlGPRegs=1                                          Premise(F27994)
	S211= CtrlMux21.1=1                                         Premise(F28047)
	S212= Mux21.Out=1068                                        Mux(S192,S211)
	S213= CU.IRFunc=1068                                        Path(S212,S193)
	S214= CtrlMux23.1=1                                         Premise(F28049)
	S215= Mux23.Out=31                                          Mux(S195,S214)
	S216= CU.Op=31                                              Path(S215,S196)
	S217= CU.MemDataSelFunc=mds_lwbr                            CU(S216,S213)
	S218= Mux52.1=mds_lwbr                                      Path(S217,S205)
	S219= CtrlMux38.1=0                                         Premise(F28070)
	S220= CtrlMux38.2=0                                         Premise(F28071)
	S221= CtrlMux38.3=1                                         Premise(F28072)
	S222= CtrlMux39.1=0                                         Premise(F28073)
	S223= CtrlMux39.2=1                                         Premise(F28074)
	S224= Mux39.Out=rD                                          Mux(S201,S222,S223)
	S225= GPRegs.WReg=rD                                        Path(S224,S199)
	S226= CtrlMux51.1=1                                         Premise(F28088)
	S227= CtrlMux51.2=0                                         Premise(F28089)
	S228= CtrlMux51.3=0                                         Premise(F28090)
	S229= Mux51.Out={B1,B2,B3,B4}                               Mux(S203,S226,S227,S228)
	S230= MemDataSel.Data={B1,B2,B3,B4}                         Path(S229,S204)
	S231= CtrlMux52.1=1                                         Premise(F28091)
	S232= Mux52.Out=mds_lwbr                                    Mux(S218,S231)
	S233= MemDataSel.Func=mds_lwbr                              Path(S232,S206)
	S234= MemDataSel.Out={B4,B3,B2,B1}                          MemDataSel(S230,S233)
	S235= Mux38.3={B4,B3,B2,B1}                                 Path(S234,S198)
	S236= Mux38.Out={B4,B3,B2,B1}                               Mux(S235,S219,S220,S221)
	S237= GPRegs.WData={B4,B3,B2,B1}                            Path(S236,S197)
	S238= GPRegs[rD]={B4,B3,B2,B1}                              GPRegs-Write(S225,S237,S210)

WB/	S209= PC[NIA]=addr+4                                        PC-Hold(S170,S207,S208)
	S238= GPRegs[rD]={B4,B3,B2,B1}                              GPRegs-Write(S225,S237,S210)

