# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:49 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:53:49 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:49 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
# End time: 13:53:49 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:49 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:53:49 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:49 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v -work avalon_st_adapter_007 
# -- Compiling module nio2_sys_mm_interconnect_0_avalon_st_adapter_007
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_avalon_st_adapter_007
# End time: 13:53:49 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:50 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module nio2_sys_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_avalon_st_adapter
# End time: 13:53:50 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:50 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 13:53:50 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:50 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 13:53:50 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:50 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sdram_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:53:50 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:50 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module nio2_sys_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_rsp_mux_001
# End time: 13:53:50 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:50 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:53:51 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:51 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module nio2_sys_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_rsp_mux
# End time: 13:53:51 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:51 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:53:51 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:51 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv -L altera_common_sv_packages -work rsp_demux_007 
# -- Compiling module nio2_sys_mm_interconnect_0_rsp_demux_007
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_rsp_demux_007
# End time: 13:53:51 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:51 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv -L altera_common_sv_packages -work rsp_demux_001 
# -- Compiling module nio2_sys_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_rsp_demux_001
# End time: 13:53:51 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:51 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module nio2_sys_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_rsp_demux
# End time: 13:53:51 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:51 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv -L altera_common_sv_packages -work cmd_mux_007 
# -- Compiling module nio2_sys_mm_interconnect_0_cmd_mux_007
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_cmd_mux_007
# End time: 13:53:52 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:52 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_007 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:53:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:52 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv -L altera_common_sv_packages -work cmd_mux_004 
# -- Compiling module nio2_sys_mm_interconnect_0_cmd_mux_004
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_cmd_mux_004
# End time: 13:53:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:52 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_004 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:53:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:52 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv -L altera_common_sv_packages -work cmd_mux_001 
# -- Compiling module nio2_sys_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_cmd_mux_001
# End time: 13:53:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:52 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:53:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:52 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module nio2_sys_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_cmd_mux
# End time: 13:53:52 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:52 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:53:53 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:53 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv -L altera_common_sv_packages -work cmd_demux_003 
# -- Compiling module nio2_sys_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_cmd_demux_003
# End time: 13:53:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:53 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module nio2_sys_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_cmd_demux_001
# End time: 13:53:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:53 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module nio2_sys_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_cmd_demux
# End time: 13:53:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:53 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 13:53:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:53 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 13:53:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:53 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 13:53:53 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:53 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 13:53:54 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:54 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 13:53:54 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:54 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 13:53:54 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:54 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 13:53:54 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:54 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 13:53:54 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 13:53:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:53:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:53:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:53:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:53:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work cpu_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:53:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_011.sv -L altera_common_sv_packages -work router_011 
# -- Compiling module nio2_sys_mm_interconnect_0_router_011_default_decode
# -- Compiling module nio2_sys_mm_interconnect_0_router_011
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_router_011
# End time: 13:53:55 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:55 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_008.sv -L altera_common_sv_packages -work router_008 
# -- Compiling module nio2_sys_mm_interconnect_0_router_008_default_decode
# -- Compiling module nio2_sys_mm_interconnect_0_router_008
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_router_008
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:56 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_005.sv -L altera_common_sv_packages -work router_005 
# -- Compiling module nio2_sys_mm_interconnect_0_router_005_default_decode
# -- Compiling module nio2_sys_mm_interconnect_0_router_005
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_router_005
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:56 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_004.sv -L altera_common_sv_packages -work router_004 
# -- Compiling module nio2_sys_mm_interconnect_0_router_004_default_decode
# -- Compiling module nio2_sys_mm_interconnect_0_router_004
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_router_004
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:56 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module nio2_sys_mm_interconnect_0_router_002_default_decode
# -- Compiling module nio2_sys_mm_interconnect_0_router_002
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_router_002
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:56 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module nio2_sys_mm_interconnect_0_router_001_default_decode
# -- Compiling module nio2_sys_mm_interconnect_0_router_001
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_router_001
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:56 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module nio2_sys_mm_interconnect_0_router_default_decode
# -- Compiling module nio2_sys_mm_interconnect_0_router
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0_router
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:56 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v -work jtag_uart_avalon_jtag_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:56 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:53:56 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:53:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work cpu_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:53:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work jtag_uart_avalon_jtag_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:53:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work cpu_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:53:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu.vo -work cpu 
# -- Compiling module nio2_sys_cpu_cpu
# 
# Top level modules:
# 	nio2_sys_cpu_cpu
# End time: 13:53:57 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module nio2_sys_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nio2_sys_cpu_cpu_debug_slave_sysclk
# End time: 13:53:58 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module nio2_sys_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	nio2_sys_cpu_cpu_debug_slave_tck
# End time: 13:53:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module nio2_sys_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nio2_sys_cpu_cpu_debug_slave_wrapper
# End time: 13:53:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_test_bench.v -work cpu 
# -- Compiling module nio2_sys_cpu_cpu_test_bench
# 
# Top level modules:
# 	nio2_sys_cpu_cpu_test_bench
# End time: 13:53:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:53:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:53:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module nio2_sys_irq_mapper
# 
# Top level modules:
# 	nio2_sys_irq_mapper
# End time: 13:53:58 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module nio2_sys_mm_interconnect_0
# 
# Top level modules:
# 	nio2_sys_mm_interconnect_0
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_customins_slave_translator.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_slave_translator0 
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv -L altera_common_sv_packages -work cpu_custom_instruction_master_multi_xconnect 
# -- Compiling module nio2_sys_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	nio2_sys_cpu_custom_instruction_master_multi_xconnect
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_customins_master_translator.v -work cpu_custom_instruction_master_translator 
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sysid.v -work sysid 
# -- Compiling module nio2_sys_sysid
# 
# Top level modules:
# 	nio2_sys_sysid
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sys_clk_timer.v -work sys_clk_timer 
# -- Compiling module nio2_sys_sys_clk_timer
# 
# Top level modules:
# 	nio2_sys_sys_clk_timer
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sdram.v -work sdram 
# -- Compiling module nio2_sys_sdram_input_efifo_module
# -- Compiling module nio2_sys_sdram
# 
# Top level modules:
# 	nio2_sys_sdram
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sdram_test_component.v -work sdram 
# -- Compiling module nio2_sys_sdram_test_component_ram_module
# -- Compiling module nio2_sys_sdram_test_component
# 
# Top level modules:
# 	nio2_sys_sdram_test_component
# End time: 13:53:59 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_wrapper.v -work nios_custom_instr_floating_point_0 
# -- Compiling module fpoint_wrapper
# 
# Top level modules:
# 	fpoint_wrapper
# End time: 13:54:00 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:00 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_qsys.v -work nios_custom_instr_floating_point_0 
# -- Compiling module fpoint_qsys_mult_single
# -- Compiling module fpoint_qsys_addsub_single_altbarrel_shift_fjg
# -- Compiling module fpoint_qsys_addsub_single_altbarrel_shift_44e
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_i0b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_l0b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_q0b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_iha
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_lha
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_qha
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_aja
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_a2b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_9u8
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_64b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_94b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_e4b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_u5b
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_6la
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_9la
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_ela
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_uma
# -- Compiling module fpoint_qsys_addsub_single_altpriority_encoder_tma
# -- Compiling module fpoint_qsys_addsub_single
# -- Compiling module fpoint_qsys
# 
# Top level modules:
# 	fpoint_qsys
# End time: 13:54:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:00 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_hw_qsys.v -work nios_custom_instr_floating_point_0 
# -- Compiling module fpoint_hw_qsys_mult_single
# -- Compiling module fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg
# -- Compiling module fpoint_hw_qsys_addsub_single_altbarrel_shift_44e
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_iha
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_lha
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_qha
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_aja
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_64b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_94b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_6la
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_9la
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_ela
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_uma
# -- Compiling module fpoint_hw_qsys_addsub_single_altpriority_encoder_tma
# -- Compiling module fpoint_hw_qsys_addsub_single
# -- Compiling module fpoint_hw_qsys_div_single_altfp_div_csa_vhf
# -- Compiling module fpoint_hw_qsys_div_single_altfp_div_csa_mke
# -- Compiling module fpoint_hw_qsys_div_single_altfp_div_csa_2jh
# -- Compiling module fpoint_hw_qsys_div_single_altfp_div_csa_rle
# -- Compiling module fpoint_hw_qsys_div_single_altfp_div_csa_pke
# -- Compiling module fpoint_hw_qsys_div_single_altfp_div_csa_qle
# -- Compiling module fpoint_hw_qsys_div_single_qds_block_mab
# -- Compiling module fpoint_hw_qsys_div_single_srt_block_int_02n
# -- Compiling module fpoint_hw_qsys_div_single_qds_block_ls9
# -- Compiling module fpoint_hw_qsys_div_single_srt_block_int_84n
# -- Compiling module fpoint_hw_qsys_div_single_srt_block_int_fum
# -- Compiling module fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh
# -- Compiling module fpoint_hw_qsys_div_single
# -- Compiling module fpoint_hw_qsys
# 
# Top level modules:
# 	fpoint_hw_qsys
# End time: 13:54:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:00 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_led_pio.v -work led_pio 
# -- Compiling module nio2_sys_led_pio
# 
# Top level modules:
# 	nio2_sys_led_pio
# End time: 13:54:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:00 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_jtag_uart.v -work jtag_uart 
# -- Compiling module nio2_sys_jtag_uart_sim_scfifo_w
# -- Compiling module nio2_sys_jtag_uart_scfifo_w
# -- Compiling module nio2_sys_jtag_uart_sim_scfifo_r
# -- Compiling module nio2_sys_jtag_uart_scfifo_r
# -- Compiling module nio2_sys_jtag_uart
# 
# Top level modules:
# 	nio2_sys_jtag_uart
# End time: 13:54:00 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:00 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/dma_access.v -work dma_access_0 
# -- Compiling module dma_access
# 
# Top level modules:
# 	dma_access
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:01 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_dma.v -work dma 
# -- Compiling module nio2_sys_dma_read_data_mux
# -- Compiling module nio2_sys_dma_byteenables
# -- Compiling module nio2_sys_dma_fifo_module_fifo_ram_module
# -- Compiling module nio2_sys_dma_fifo_module
# -- Compiling module nio2_sys_dma_mem_read
# -- Compiling module nio2_sys_dma_mem_write
# -- Compiling module nio2_sys_dma
# 
# Top level modules:
# 	nio2_sys_dma
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:01 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu.v -work cpu 
# -- Compiling module nio2_sys_cpu
# 
# Top level modules:
# 	nio2_sys_cpu
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:01 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:01 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work nio2_sys_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:01 on Jun 18,2024
# vlog -reportprogress 300 -sv C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work nio2_sys_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:01 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys.v -work nio2_sys_inst 
# -- Compiling module nio2_sys
# 
# Top level modules:
# 	nio2_sys
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:01 on Jun 18,2024
# vlog -reportprogress 300 C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/nio2_sys_tb.v 
# -- Compiling module nio2_sys_tb
# 
# Top level modules:
# 	nio2_sys_tb
# End time: 13:54:01 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_007 -L avalon_st_adapter -L sdram_s1_rsp_width_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_007 -L rsp_demux_001 -L rsp_demux -L cmd_mux_007 -L cmd_mux_004 -L cmd_mux_001 -L cmd_mux -L cmd_demux_003 -L cmd_demux_001 -L cmd_demux -L sdram_s1_burst_adapter -L cpu_data_master_limiter -L router_011 -L router_008 -L router_005 -L router_004 -L router_002 -L router_001 -L router -L jtag_uart_avalon_jtag_slave_agent_rsp_fifo -L jtag_uart_avalon_jtag_slave_agent -L cpu_data_master_agent -L jtag_uart_avalon_jtag_slave_translator -L cpu_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L cpu_custom_instruction_master_multi_slave_translator0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_translator -L sysid -L sys_clk_timer -L sdram -L nios_custom_instr_floating_point_0 -L led_pio -L jtag_uart -L dma_access_0 -L dma -L sdram_my_partner -L nio2_sys_inst_reset_bfm -L nio2_sys_inst_clk_bfm -L nio2_sys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver nio2_sys_tb 
# Start time: 13:54:02 on Jun 18,2024
# Loading work.nio2_sys_tb
# Loading nio2_sys_inst.nio2_sys
# Loading cpu.nio2_sys_cpu
# Loading cpu.nio2_sys_cpu_cpu
# Loading altera_mf_ver.altera_std_synchronizer
# Loading altera_mf_ver.altsyncram
# Loading cpu.nio2_sys_cpu_cpu_debug_slave_wrapper
# Loading cpu.nio2_sys_cpu_cpu_debug_slave_tck
# Loading cpu.nio2_sys_cpu_cpu_debug_slave_sysclk
# Loading cpu.nio2_sys_cpu_cpu_test_bench
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_less_than
# Loading dma.nio2_sys_dma
# Loading dma.nio2_sys_dma_read_data_mux
# Loading dma.nio2_sys_dma_byteenables
# Loading dma.nio2_sys_dma_fifo_module
# Loading dma.nio2_sys_dma_fifo_module_fifo_ram_module
# Loading dma.nio2_sys_dma_mem_read
# Loading dma.nio2_sys_dma_mem_write
# Loading dma_access_0.dma_access
# Loading nios_custom_instr_floating_point_0.fpoint_wrapper
# Loading jtag_uart.nio2_sys_jtag_uart
# Loading jtag_uart.nio2_sys_jtag_uart_scfifo_w
# Loading jtag_uart.nio2_sys_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nio2_sys_jtag_uart_scfifo_r
# Loading jtag_uart.nio2_sys_jtag_uart_sim_scfifo_r
# Loading led_pio.nio2_sys_led_pio
# Loading sdram.nio2_sys_sdram
# Loading sdram.nio2_sys_sdram_input_efifo_module
# Loading sys_clk_timer.nio2_sys_sys_clk_timer
# Loading sysid.nio2_sys_sysid
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.nio2_sys_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading mm_interconnect_0.nio2_sys_mm_interconnect_0
# Loading cpu_data_master_translator.altera_merlin_master_translator
# Loading jtag_uart_avalon_jtag_slave_translator.altera_merlin_slave_translator
# Loading cpu_data_master_agent.altera_merlin_master_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_slave_agent
# Loading jtag_uart_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor
# Loading cpu_data_master_limiter.altera_avalon_sc_fifo
# Loading router.nio2_sys_mm_interconnect_0_router
# Loading router.nio2_sys_mm_interconnect_0_router_default_decode
# Loading router_001.nio2_sys_mm_interconnect_0_router_001
# Loading router_001.nio2_sys_mm_interconnect_0_router_001_default_decode
# Loading router_002.nio2_sys_mm_interconnect_0_router_002
# Loading router_002.nio2_sys_mm_interconnect_0_router_002_default_decode
# Loading router_004.nio2_sys_mm_interconnect_0_router_004
# Loading router_004.nio2_sys_mm_interconnect_0_router_004_default_decode
# Loading router_005.nio2_sys_mm_interconnect_0_router_005
# Loading router_005.nio2_sys_mm_interconnect_0_router_005_default_decode
# Loading router_008.nio2_sys_mm_interconnect_0_router_008
# Loading router_008.nio2_sys_mm_interconnect_0_router_008_default_decode
# Loading router_011.nio2_sys_mm_interconnect_0_router_011
# Loading router_011.nio2_sys_mm_interconnect_0_router_011_default_decode
# Loading cpu_data_master_limiter.altera_merlin_traffic_limiter
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.nio2_sys_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.nio2_sys_mm_interconnect_0_cmd_demux_001
# Loading cmd_demux_003.nio2_sys_mm_interconnect_0_cmd_demux_003
# Loading cmd_mux.nio2_sys_mm_interconnect_0_cmd_mux
# Loading cmd_mux_001.nio2_sys_mm_interconnect_0_cmd_mux_001
# Loading cmd_mux_001.altera_merlin_arbitrator
# Loading cmd_mux_001.altera_merlin_arb_adder
# Loading cmd_mux_004.nio2_sys_mm_interconnect_0_cmd_mux_004
# Loading cmd_mux_004.altera_merlin_arbitrator
# Loading cmd_mux_004.altera_merlin_arb_adder
# Loading cmd_mux_007.nio2_sys_mm_interconnect_0_cmd_mux_007
# Loading cmd_mux_007.altera_merlin_arbitrator
# Loading cmd_mux_007.altera_merlin_arb_adder
# Loading rsp_demux.nio2_sys_mm_interconnect_0_rsp_demux
# Loading rsp_demux_001.nio2_sys_mm_interconnect_0_rsp_demux_001
# Loading rsp_demux_007.nio2_sys_mm_interconnect_0_rsp_demux_007
# Loading rsp_mux.nio2_sys_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.nio2_sys_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading sdram_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.nio2_sys_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_007.nio2_sys_mm_interconnect_0_avalon_st_adapter_007
# Loading error_adapter_0.nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
# Loading irq_mapper.nio2_sys_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading nio2_sys_inst_clk_bfm.altera_avalon_clock_source
# Loading nio2_sys_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading nios_custom_instr_floating_point_0.fpoint_qsys
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_mult_single
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altbarrel_shift_fjg
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altbarrel_shift_44e
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_9u8
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_aja
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_q0b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_l0b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_i0b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_qha
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_lha
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_iha
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_a2b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_tma
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_u5b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_e4b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_94b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_64b
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_uma
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_ela
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_9la
# Loading nios_custom_instr_floating_point_0.fpoint_qsys_addsub_single_altpriority_encoder_6la
# Loading lpm_ver.lpm_compare
# Loading sdram_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading sdram_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu.v(55): [TFMPC] - Too few port connections. Expected 46, found 43.
#    Time: 0 ps  Iteration: 0  Instance: /nio2_sys_tb/nio2_sys_inst/cpu/cpu File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu.vo
# ** Warning: (vsim-3722) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu.v(55): [TFMPC] - Missing connection for port 'A_ci_multi_estatus'.
# ** Warning: (vsim-3722) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu.v(55): [TFMPC] - Missing connection for port 'A_ci_multi_ipending'.
# ** Warning: (vsim-3722) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu.v(55): [TFMPC] - Missing connection for port 'A_ci_multi_status'.
# ** Warning: (vsim-3015) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/dma_access.v(103): [PCDPC] - Port size (2) does not match connection size (8) for port 'n'. The port definition is at: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_wrapper.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /nio2_sys_tb/nio2_sys_inst/dma_access_0/fpadd File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_wrapper.v
# ** Warning: (vsim-3017) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_qsys.v(683): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nio2_sys_tb/nio2_sys_inst/dma_access_0/fpadd/genblk1/fpoint_instance/the_fp_mult/man_product2_mult File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_qsys.v(683): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys.v(242): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /nio2_sys_tb/nio2_sys_inst/jtag_uart File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_jtag_uart.v
# ** Warning: (vsim-3722) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys.v(242): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys.v(242): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-3017) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_qsys.v(683): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /nio2_sys_tb/nio2_sys_inst/nios_custom_instr_floating_point_0/genblk1/fpoint_instance/the_fp_mult/man_product2_mult File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_qsys.v(683): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 25570 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
add wave -position insertpoint  \
sim:/nio2_sys_tb/nio2_sys_inst/dma_access_0/ip1 \
sim:/nio2_sys_tb/nio2_sys_inst/dma_access_0/ip2 \
sim:/nio2_sys_tb/nio2_sys_inst/dma_access_0/ip3 \
sim:/nio2_sys_tb/nio2_sys_inst/dma_access_0/ip4 \
sim:/nio2_sys_tb/nio2_sys_inst/dma_access_0/result
run 2.4ms
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nio2_sys_tb.nio2_sys_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#               990000: INFO: nio2_sys_tb.nio2_sys_inst_reset_bfm.reset_deassert: Reset deasserted
# Setup DMA
# End time: 14:34:01 on Jun 18,2024, Elapsed time: 0:39:59
# Errors: 0, Warnings: 14
