ARM GAS  /tmp/cc0ViGgn.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.TIM_OC1_SetConfig,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	TIM_OC1_SetConfig:
  25              	.LFB215:
  26              		.file 1 "../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c"
   1:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
   2:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ******************************************************************************
   3:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @file    stm32l4xx_hal_tim.c
   4:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @author  MCD Application Team
   5:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief   TIM HAL module driver.
   6:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This file provides firmware functions to manage the following
   7:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          functionalities of the Timer (TIM) peripheral:
   8:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Base Initialization
   9:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Base Start
  10:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Base Start Interruption
  11:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Base Start DMA
  12:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Output Compare/PWM Initialization
  13:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Output Compare/PWM Channel Configuration
  14:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Output Compare/PWM  Start
  15:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Output Compare/PWM  Start Interruption
  16:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Output Compare/PWM Start DMA
  17:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Input Capture Initialization
  18:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Input Capture Channel Configuration
  19:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Input Capture Start
  20:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Input Capture Start Interruption
  21:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Input Capture Start DMA
  22:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time One Pulse Initialization
  23:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time One Pulse Channel Configuration
  24:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time One Pulse Start
  25:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Encoder Interface Initialization
  26:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Encoder Interface Start
  27:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Encoder Interface Start Interruption
  28:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time Encoder Interface Start DMA
  29:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Commutation Event configuration with Interruption and DMA
  30:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time OCRef clear configuration
  31:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *           + Time External Clock configuration
  32:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   @verbatim
ARM GAS  /tmp/cc0ViGgn.s 			page 2


  33:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
  34:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       ##### TIMER Generic features #####
  35:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
  36:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   [..] The Timer features include:
  37:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (#) 16-bit up, down, up/down auto-reload counter.
  38:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (#) 16-bit programmable prescaler allowing dividing (also on the fly) the
  39:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            counter clock frequency either by any factor between 1 and 65536.
  40:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (#) Up to 4 independent channels for:
  41:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Input Capture
  42:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Output Compare
  43:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) PWM generation (Edge and Center-aligned Mode)
  44:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) One-pulse mode output
  45:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (#) Synchronization circuit to control the timer with external signals and to interconnect
  46:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             several timers together.
  47:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (#) Supports incremental encoder for positioning purposes
  48:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
  49:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             ##### How to use this driver #####
  50:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
  51:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     [..]
  52:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****      (#) Initialize the TIM low level resources by implementing the following functions
  53:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****          depending on the selected feature:
  54:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Time Base : HAL_TIM_Base_MspInit()
  55:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Input Capture : HAL_TIM_IC_MspInit()
  56:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Output Compare : HAL_TIM_OC_MspInit()
  57:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) PWM generation : HAL_TIM_PWM_MspInit()
  58:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit()
  59:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Encoder mode output : HAL_TIM_Encoder_MspInit()
  60:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
  61:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****      (#) Initialize the TIM low level resources :
  62:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();
  63:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         (##) TIM pins configuration
  64:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             (+++) Enable the clock for the TIM GPIOs using the following function:
  65:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****              __HAL_RCC_GPIOx_CLK_ENABLE();
  66:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
  67:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
  68:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****      (#) The external Clock can be configured, if needed (the default clock is the
  69:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****          internal clock from the APBx), using the following function:
  70:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****          HAL_TIM_ConfigClockSource, the clock configuration should be done before
  71:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****          any start function.
  72:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
  73:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****      (#) Configure the TIM in the desired functioning mode using one of the
  74:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        Initialization function of this driver:
  75:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base
  76:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an
  77:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             Output Compare signal.
  78:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a
  79:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             PWM signal.
  80:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an
  81:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             external signal.
  82:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer
  83:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             in One Pulse Mode.
  84:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface.
  85:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
  86:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****      (#) Activate the TIM peripheral using one of the start functions depending from the feature us
  87:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT()
  88:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Input Capture :  HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT()
  89:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT()
ARM GAS  /tmp/cc0ViGgn.s 			page 3


  90:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT
  91:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT()
  92:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****            (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM
  93:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
  94:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****      (#) The DMA Burst is managed with the two following functions:
  95:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****          HAL_TIM_DMABurst_WriteStart()
  96:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****          HAL_TIM_DMABurst_ReadStart()
  97:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
  98:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     *** Callback registration ***
  99:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   =============================================
 100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   The compilation define  USE_HAL_TIM_REGISTER_CALLBACKS when set to 1
 102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   allows the user to configure dynamically the driver callbacks.
 103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   Use Function @ref HAL_TIM_RegisterCallback() to register a callback.
 105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   @ref HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle,
 106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   the Callback ID and a pointer to the user callback function.
 107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   Use function @ref HAL_TIM_UnRegisterCallback() to reset a callback to the default
 109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   weak function.
 110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   @ref HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle,
 111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   and the Callback ID.
 112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   These functions allow to register/unregister following callbacks:
 114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Base_MspInitCallback         : TIM Base Msp Init Callback.
 115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Base_MspDeInitCallback       : TIM Base Msp DeInit Callback.
 116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) IC_MspInitCallback           : TIM IC Msp Init Callback.
 117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) IC_MspDeInitCallback         : TIM IC Msp DeInit Callback.
 118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) OC_MspInitCallback           : TIM OC Msp Init Callback.
 119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) OC_MspDeInitCallback         : TIM OC Msp DeInit Callback.
 120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) PWM_MspInitCallback          : TIM PWM Msp Init Callback.
 121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) PWM_MspDeInitCallback        : TIM PWM Msp DeInit Callback.
 122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) OnePulse_MspInitCallback     : TIM One Pulse Msp Init Callback.
 123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) OnePulse_MspDeInitCallback   : TIM One Pulse Msp DeInit Callback.
 124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Encoder_MspInitCallback      : TIM Encoder Msp Init Callback.
 125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Encoder_MspDeInitCallback    : TIM Encoder Msp DeInit Callback.
 126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) HallSensor_MspInitCallback   : TIM Hall Sensor Msp Init Callback.
 127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) HallSensor_MspDeInitCallback : TIM Hall Sensor Msp DeInit Callback.
 128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) PeriodElapsedCallback        : TIM Period Elapsed Callback.
 129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) TriggerCallback              : TIM Trigger Callback.
 130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) IC_CaptureCallback           : TIM Input Capture Callback.
 131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) OC_DelayElapsedCallback      : TIM Output Compare Delay Elapsed Callback.
 132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) PWM_PulseFinishedCallback    : TIM PWM Pulse Finished Callback.
 133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) ErrorCallback                : TIM Error Callback.
 134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) CommutationCallback          : TIM Commutation Callback.
 135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) BreakCallback                : TIM Break Callback.
 136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** By default, after the Init and when the state is HAL_TIM_STATE_RESET
 138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** all interrupt callbacks are set to the corresponding weak functions:
 139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   examples @ref HAL_TIM_TriggerCallback(), @ref HAL_TIM_ErrorCallback().
 140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   Exception done for MspInit and MspDeInit functions that are reset to the legacy weak
 142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   functionalities in the Init / DeInit only when these callbacks are null
 143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit
 144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     keep and use the user MspInit / MspDeInit callbacks(registered beforehand)
 145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only.
ARM GAS  /tmp/cc0ViGgn.s 			page 4


 147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     Exception done MspInit / MspDeInit that can be registered / unregistered
 148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state,
 149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit.
 150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   In that case first register the MspInit/MspDeInit user callbacks
 151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       using @ref HAL_TIM_RegisterCallback() before calling DeInit or Init function.
 152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or
 154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       not defined, the callback registration feature is not available and all callbacks
 155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       are set to the corresponding weak functions.
 156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   @endverbatim
 158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ******************************************************************************
 159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @attention
 160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *
 161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
 162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *
 163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * Redistribution and use in source and binary forms, with or without modification,
 164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * are permitted provided that the following conditions are met:
 165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *   1. Redistributions of source code must retain the above copyright notice,
 166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *      this list of conditions and the following disclaimer.
 167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *      this list of conditions and the following disclaimer in the documentation
 169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *      and/or other materials provided with the distribution.
 170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *      may be used to endorse or promote products derived from this software
 172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *      without specific prior written permission.
 173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *
 174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *
 185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ******************************************************************************
 186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /* Includes ------------------------------------------------------------------*/
 189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #include "stm32l4xx_hal.h"
 190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @addtogroup STM32L4xx_HAL_Driver
 192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
 193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM TIM
 196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief TIM HAL module driver
 197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
 198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #ifdef HAL_TIM_MODULE_ENABLED
 201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /* Private typedef -----------------------------------------------------------*/
 203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc0ViGgn.s 			page 5


 204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /* Private macro -------------------------------------------------------------*/
 205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /* Private variables ---------------------------------------------------------*/
 206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /* Private function prototypes -----------------------------------------------*/
 207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
 212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               uint32_t TIM_ICFilter);
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               uint32_t TIM_ICFilter);
 218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
 219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               uint32_t TIM_ICFilter);
 220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource);
 221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);
 222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);
 223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                      TIM_SlaveConfigTypeDef *sSlaveConfig);
 225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /* Exported functions --------------------------------------------------------*/
 226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions TIM Exported Functions
 228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group1 Time Base functions
 232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    Time Base functions
 233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
 235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
 236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****               ##### Time Base functions #####
 237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
 238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   [..]
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     This section provides functions allowing to:
 240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Initialize and configure the TIM base.
 241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) De-initialize the TIM base.
 242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time Base.
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time Base.
 244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time Base and enable interrupt.
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time Base and disable interrupt.
 246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time Base and enable DMA transfer.
 247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time Base and disable DMA transfer.
 248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
 250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Time base Unit according to the specified
 254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
 255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
 256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
 257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
 259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
ARM GAS  /tmp/cc0ViGgn.s 			page 6


 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim == NULL)
 266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
 268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
 280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy week callbacks */
 283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_ResetCallback(htim);
 284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (htim->Base_MspInitCallback == NULL)
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
 290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Base_MspInitCallback(htim);
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     HAL_TIM_Base_MspInit(htim);
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Time Base configuration */
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
 302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Initialize the TIM state*/
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes the TIM Base peripheral
 311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
ARM GAS  /tmp/cc0ViGgn.s 			page 7


 318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->Base_MspDeInitCallback == NULL)
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
 328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware */
 330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Base_MspDeInitCallback(htim);
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
 332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_Base_MspDeInit(htim);
 334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change TIM state */
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
 338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Base MSP.
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
 354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_Base_MspInit could be implemented in the user file
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
 358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes TIM Base MSP.
 362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
 364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_Base_MspDeInit could be implemented in the user file
 372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
 373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 8


 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Base generation.
 378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the TIM state*/
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Base generation.
 404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the TIM state*/
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Base generation in interrupt mode.
 427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
ARM GAS  /tmp/cc0ViGgn.s 			page 9


 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the TIM Update interrupt */
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Base generation in interrupt mode.
 450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Update interrupt */
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Base generation in DMA mode.
 469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  pData The source Buffer address.
 471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from memory to peripheral.
 472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
 478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if ((htim->State == HAL_TIM_STATE_BUSY))
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_BUSY;
 482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if ((htim->State == HAL_TIM_STATE_READY))
 484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       return HAL_ERROR;
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
ARM GAS  /tmp/cc0ViGgn.s 			page 10


 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     else
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
 495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
 497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the DMA Period elapsed callback */
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the DMA error callback */
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the DMA channel */
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->A
 507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
 509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the TIM Update DMA request */
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Base generation in DMA mode.
 526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
 533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Update DMA request */
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the htim state */
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
ARM GAS  /tmp/cc0ViGgn.s 			page 11


 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
 549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group2 Time Output Compare functions
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    Time Output Compare functions
 553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
 555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
 556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                   ##### Time Output Compare functions #####
 557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   [..]
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     This section provides functions allowing to:
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Initialize and configure the TIM Output Compare.
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) De-initialize the TIM Output Compare.
 562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time Output Compare.
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time Output Compare.
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time Output Compare and enable interrupt.
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time Output Compare and disable interrupt.
 566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time Output Compare and enable DMA transfer.
 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time Output Compare and disable DMA transfer.
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare according to the specified
 574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
 577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
 579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim == NULL)
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
 588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy week callbacks */
ARM GAS  /tmp/cc0ViGgn.s 			page 12


 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_ResetCallback(htim);
 604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (htim->OC_MspInitCallback == NULL)
 606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->OC_MspInitCallback(htim);
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
 612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     HAL_TIM_OC_MspInit(htim);
 614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Init the base time for the Output Compare */
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Initialize the TIM state*/
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->OC_MspDeInitCallback == NULL)
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware */
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->OC_MspDeInitCallback(htim);
 651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
 652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_OC_MspDeInit(htim);
 654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change TIM state */
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
 658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
ARM GAS  /tmp/cc0ViGgn.s 			page 13


 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare MSP.
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
 669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
 674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_OC_MspInit could be implemented in the user file
 677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes TIM Output Compare MSP.
 682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
 684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
 689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_OC_MspDeInit could be implemented in the user file
 692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation.
 697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
 699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
 706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Output compare channel */
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
ARM GAS  /tmp/cc0ViGgn.s 			page 14


 717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation.
 734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to be disabled
 736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
 742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
 743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Output compare channel */
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation in interrupt mode.
 768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
 770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
ARM GAS  /tmp/cc0ViGgn.s 			page 15


 774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
 783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
 785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
 792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
 806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
 813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Output compare channel */
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
 829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 16


 831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation in interrupt mode.
 837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to be disabled
 839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
 852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
 854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
 861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
 868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
 882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Output compare channel */
 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 17


 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
 896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
 898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Output Compare signal generation in DMA mode.
 903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
 904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
 906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
 907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  pData The source Buffer address.
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from memory to TIM peripheral
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
 914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, 
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if ((htim->State == HAL_TIM_STATE_BUSY))
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_BUSY;
 922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if ((htim->State == HAL_TIM_STATE_READY))
 924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
 926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       return HAL_ERROR;
 928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     else
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
 932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
 935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
 937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
 940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
 942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
ARM GAS  /tmp/cc0ViGgn.s 			page 18


 945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->
 951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
 953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
 961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->
 970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 DMA request */
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
 980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 DMA request */
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
 998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 19


1002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
1009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 DMA request */
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Output compare channel */
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
1030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Output Compare signal generation in DMA mode.
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
1041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to be disabled
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
ARM GAS  /tmp/cc0ViGgn.s 			page 20


1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
1060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 DMA request */
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Output compare channel */
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the htim state */
1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
1109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group3 Time PWM functions
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    Time PWM functions
1113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
1114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
ARM GAS  /tmp/cc0ViGgn.s 			page 21


1116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                           ##### Time PWM functions #####
1117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   [..]
1119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     This section provides functions allowing to:
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Initialize and configure the TIM PWM.
1121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) De-initialize the TIM PWM.
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time PWM.
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time PWM.
1124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time PWM and enable interrupt.
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time PWM and disable interrupt.
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the Time PWM and enable DMA transfer.
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the Time PWM and disable DMA transfer.
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
1130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM PWM Time Base according to the specified
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
1135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
1137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
1138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim == NULL)
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
1148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
1153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
1155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
1157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy week callbacks */
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_ResetCallback(htim);
1164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (htim->PWM_MspInitCallback == NULL)
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
1168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->PWM_MspInitCallback(htim);
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
1172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
ARM GAS  /tmp/cc0ViGgn.s 			page 22


1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     HAL_TIM_PWM_MspInit(htim);
1174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Init the base time for the PWM */
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Initialize the TIM state*/
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->PWM_MspDeInitCallback == NULL)
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware */
1210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->PWM_MspDeInitCallback(htim);
1211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_PWM_MspDeInit(htim);
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change TIM state */
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM PWM MSP.
1227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
ARM GAS  /tmp/cc0ViGgn.s 			page 23


1230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_PWM_MspInit could be implemented in the user file
1237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes TIM PWM MSP.
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_PWM_MspDeInit could be implemented in the user file
1252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the PWM signal generation.
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
1258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
1265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
1266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Capture compare channel */
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
ARM GAS  /tmp/cc0ViGgn.s 			page 24


1287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the PWM signal generation.
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Capture compare channel */
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the htim state */
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the PWM signal generation in interrupt mode.
1331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to be enabled
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
ARM GAS  /tmp/cc0ViGgn.s 			page 25


1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Capture compare channel */
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
1390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the PWM signal generation in interrupt mode.
1400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
ARM GAS  /tmp/cc0ViGgn.s 			page 26


1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
1420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Capture compare channel */
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
ARM GAS  /tmp/cc0ViGgn.s 			page 27


1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM PWM signal generation in DMA mode.
1466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  pData The source Buffer address.
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from memory to TIM peripheral
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData,
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if ((htim->State == HAL_TIM_STATE_BUSY))
1483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_BUSY;
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if ((htim->State == HAL_TIM_STATE_READY))
1487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
1489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       return HAL_ERROR;
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     else
1493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
1495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
1498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
1511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->
1514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
ARM GAS  /tmp/cc0ViGgn.s 			page 28


1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
1516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
1519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
1520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
1527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
1530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->
1533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
1534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 DMA request */
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
1538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
1545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->
1551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
1553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Output Capture/Compare 3 request */
1555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
1556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
1562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
1563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
1565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
1566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
1568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->
1569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
1571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
ARM GAS  /tmp/cc0ViGgn.s 			page 29


1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 DMA request */
1573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Capture compare channel */
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM PWM signal generation in DMA mode.
1602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
1628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
ARM GAS  /tmp/cc0ViGgn.s 			page 30


1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 DMA request */
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Capture compare channel */
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the htim state */
1663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
1671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group4 Time Input Capture functions
1674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    Time Input Capture functions
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
1676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
1677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
1678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****               ##### TIM Input Capture functions #####
1679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  [..]
1681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    This section provides functions allowing to:
1682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Initialize and configure the TIM Input Capture.
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) De-initialize the TIM Input Capture.
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Start the TIM Input Capture.
1685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Stop the TIM Input Capture.
ARM GAS  /tmp/cc0ViGgn.s 			page 31


1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Start the TIM Input Capture and enable interrupt.
1687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Stop the TIM Input Capture and disable interrupt.
1688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Start the TIM Input Capture and enable DMA transfer.
1689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Stop the TIM Input Capture and disable DMA transfer.
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
1693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture Time base according to the specified
1696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
1697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
1699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
1700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim == NULL)
1708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
1715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
1716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
1722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy week callbacks */
1725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_ResetCallback(htim);
1726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (htim->IC_MspInitCallback == NULL)
1728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
1730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
1732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->IC_MspInitCallback(htim);
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
1734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     HAL_TIM_IC_MspInit(htim);
1736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
1740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Init the base time for the input capture */
ARM GAS  /tmp/cc0ViGgn.s 			page 32


1743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
1744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Initialize the TIM state*/
1746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
1747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes the TIM peripheral
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
1762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->IC_MspDeInitCallback == NULL)
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware */
1772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->IC_MspDeInitCallback(htim);
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
1774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
1775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_IC_MspDeInit(htim);
1776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change TIM state */
1779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
1780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
1783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture MSP.
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
1791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
1796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_IC_MspInit could be implemented in the user file
1799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
ARM GAS  /tmp/cc0ViGgn.s 			page 33


1800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes TIM Input Capture MSP.
1804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
1805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
1806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
1808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
1810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
1811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_IC_MspDeInit could be implemented in the user file
1814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement.
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Input Capture channel */
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
1838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement.
1848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
ARM GAS  /tmp/cc0ViGgn.s 			page 34


1857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Input Capture channel */
1863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement in interrupt mode.
1874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
1889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 interrupt */
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
1894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2 interrupt */
1900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3 interrupt */
1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
1908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4 interrupt */
ARM GAS  /tmp/cc0ViGgn.s 			page 35


1914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Input Capture channel */
1922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
1925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
1926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
1928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement in interrupt mode.
1936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
1938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
1940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
1941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
1942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
1943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
1944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
1945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
1947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
1948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
1951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
1952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
1953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 interrupt */
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
1956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
1960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 interrupt */
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
1963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
1967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3 interrupt */
1969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
ARM GAS  /tmp/cc0ViGgn.s 			page 36


1971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
1974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
1975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4 interrupt */
1976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
1979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
1981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
1982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
1983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Input Capture channel */
1985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
1989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
1991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
1993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
1994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
1995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Input Capture measurement in DMA mode.
1996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
1997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
1998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
1999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
2002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
2003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  pData The destination Buffer address.
2004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from TIM peripheral to memory.
2005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, 
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if ((htim->State == HAL_TIM_STATE_BUSY))
2014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_BUSY;
2016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if ((htim->State == HAL_TIM_STATE_READY))
2018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if ((pData == NULL) && (Length > 0U))
2020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       return HAL_ERROR;
2022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     else
2024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
2026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
ARM GAS  /tmp/cc0ViGgn.s 			page 37


2028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
2029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
2031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
2034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
2039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
2042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)p
2045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
2047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
2048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 1 DMA request */
2049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
2050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
2057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
2060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
2062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)p
2063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
2064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
2065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
2066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 2  DMA request */
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
2072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
2075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
2077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
2078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
2080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)p
2081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
2082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
2083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
2084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 3  DMA request */
ARM GAS  /tmp/cc0ViGgn.s 			page 38


2085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
2086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
2093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
2096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)p
2099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
2101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
2102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Capture/Compare 4  DMA request */
2103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
2104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
2108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Input Capture channel */
2112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
2113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger 
2115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
2116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_ENABLE(htim);
2118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Input Capture measurement in DMA mode.
2126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Input Capture handle
2127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
2128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
2132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
2133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
ARM GAS  /tmp/cc0ViGgn.s 			page 39


2142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 1 DMA request */
2146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
2147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 2 DMA request */
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
2154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
2158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 3  DMA request */
2160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
2165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the TIM Capture/Compare 4  DMA request */
2167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
2172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Input Capture channel */
2176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
2177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the htim state */
2182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
2189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group5 Time One Pulse functions
2192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    Time One Pulse functions
2193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
2194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
2196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         ##### Time One Pulse functions #####
2197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
2198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   [..]
ARM GAS  /tmp/cc0ViGgn.s 			page 40


2199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     This section provides functions allowing to:
2200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Initialize and configure the TIM One Pulse.
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) De-initialize the TIM One Pulse.
2202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the TIM One Pulse.
2203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the TIM One Pulse.
2204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the TIM One Pulse and enable interrupt.
2205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the TIM One Pulse and disable interrupt.
2206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the TIM One Pulse and enable DMA transfer.
2207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the TIM One Pulse and disable DMA transfer.
2208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
2210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
2211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse Time Base according to the specified
2214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
2215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
2217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
2218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init()
2219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OnePulseMode Select the One pulse mode.
2221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         This parameter can be one of the following values:
2222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
2223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
2229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim == NULL)
2230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
2232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
2236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
2237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
2238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_MODE(OnePulseMode));
2239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
2240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
2242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
2245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy week callbacks */
2248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_ResetCallback(htim);
2249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (htim->OnePulse_MspInitCallback == NULL)
2251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
2253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
2255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->OnePulse_MspInitCallback(htim);
ARM GAS  /tmp/cc0ViGgn.s 			page 41


2256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
2257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
2258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     HAL_TIM_OnePulse_MspInit(htim);
2259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
2263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Configure the Time base in the One Pulse Mode */
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
2267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the OPM Bit */
2269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->CR1 &= ~TIM_CR1_OPM;
2270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Configure the OPM Mode */
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->CR1 |= OnePulseMode;
2273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Initialize the TIM state*/
2275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes the TIM One Pulse
2282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
2286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
2289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->OnePulse_MspDeInitCallback == NULL)
2297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
2299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware */
2301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->OnePulse_MspDeInitCallback(htim);
2302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
2303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
2304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_OnePulse_MspDeInit(htim);
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change TIM state */
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
2309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
2311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 42


2313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse MSP.
2318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
2320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
2325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_OnePulse_MspInit could be implemented in the user file
2328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
2329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes TIM One Pulse MSP.
2333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
2335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
2340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
2343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
2344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM One Pulse signal generation.
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be enabled
2350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(OutputChannel);
2359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Capture compare and the Input Capture channels
2361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2
2362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     No need to enable the counter, it's enabled automatically by hardware
2367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (the counter starts in response to a stimulus and generate a pulse */
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
ARM GAS  /tmp/cc0ViGgn.s 			page 43


2370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
2375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
2376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM One Pulse signal generation.
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be disable
2386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(OutputChannel);
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Capture compare and the Input Capture channels
2397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
2401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
2409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM One Pulse signal generation in interrupt mode.
2420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be enabled
2422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
ARM GAS  /tmp/cc0ViGgn.s 			page 44


2427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(OutputChannel);
2431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Capture compare and the Input Capture channels
2433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2
2434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
2437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     No need to enable the counter, it's enabled automatically by hardware
2439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (the counter starts in response to a stimulus and generate a pulse */
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the TIM Capture/Compare 1 interrupt */
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the TIM Capture/Compare 2 interrupt */
2445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Enable the main output */
2453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_ENABLE(htim);
2454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM One Pulse signal generation in interrupt mode.
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
2463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OutputChannel TIM Channels to be enabled
2464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(OutputChannel);
2473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Capture/Compare 1 interrupt */
2475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Capture/Compare 2 interrupt */
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Capture compare and the Input Capture channels
2481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
ARM GAS  /tmp/cc0ViGgn.s 			page 45


2484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
2485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the Main Output */
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_MOE_DISABLE(htim);
2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
2503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group6 Time Encoder functions
2506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    Time Encoder functions
2507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
2508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
2509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
2510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                           ##### TIM Encoder functions #####
2511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
2512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   [..]
2513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     This section provides functions allowing to:
2514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Initialize and configure the TIM Encoder.
2515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) De-initialize the TIM Encoder.
2516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the TIM Encoder.
2517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the TIM Encoder.
2518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the TIM Encoder and enable interrupt.
2519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the TIM Encoder and disable interrupt.
2520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Start the TIM Encoder and enable DMA transfer.
2521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (+) Stop the TIM Encoder and disable DMA transfer.
2522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
2524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
2525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Encoder Interface and initialize the associated handle.
2528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         requires a timer reset to avoid unexpected direction
2530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         due to DIR bit readonly in center aligned mode.
2531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init()
2532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sConfig TIM Encoder Interface configuration structure
2534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
2539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr1;
2540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
ARM GAS  /tmp/cc0ViGgn.s 			page 46


2541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim == NULL)
2544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
2546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
2550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
2551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
2552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
2554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
2555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
2556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
2557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
2558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
2559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
2560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->IC2Polarity));
2561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
2562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
2563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
2564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
2565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_RESET)
2567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Allocate lock resource and initialize it */
2569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Lock = HAL_UNLOCKED;
2570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset interrupt callbacks to legacy week callbacks */
2573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_ResetCallback(htim);
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (htim->Encoder_MspInitCallback == NULL)
2576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
2578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC */
2580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Encoder_MspInitCallback(htim);
2581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
2582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
2583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     HAL_TIM_Encoder_MspInit(htim);
2584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TIM state */
2588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the SMS bits */
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->SMCR &= ~TIM_SMCR_SMS;
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Configure the Time base in the Encoder Mode */
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_Base_SetConfig(htim->Instance, &htim->Init);
2595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
ARM GAS  /tmp/cc0ViGgn.s 			page 47


2598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 = htim->Instance->CCMR1;
2601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = htim->Instance->CCER;
2604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the encoder Mode */
2606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr |= sConfig->EncoderMode;
2607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
2610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
2611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
2615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
2617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TI1 and the TI2 Polarities */
2619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
2620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
2622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx SMCR */
2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
2625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
2627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->CCMR1 = tmpccmr1;
2628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCER */
2630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->CCER = tmpccer;
2631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Initialize the TIM state*/
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes the TIM Encoder interface
2641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
2645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
2648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
2650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the TIM Peripheral Clock */
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
ARM GAS  /tmp/cc0ViGgn.s 			page 48


2655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->Encoder_MspDeInitCallback == NULL)
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
2658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware */
2660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Encoder_MspDeInitCallback(htim);
2661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
2662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_Encoder_MspDeInit(htim);
2664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change TIM state */
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_RESET;
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
2671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Encoder Interface MSP.
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
2679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
2681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_Encoder_MspInit could be implemented in the user file
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
2688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  DeInitializes TIM Encoder Interface MSP.
2692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
2696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
2698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
2699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
2702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
2703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface.
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
2709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
ARM GAS  /tmp/cc0ViGgn.s 			page 49


2712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
2716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the encoder interface channels */
2721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
2722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default :
2736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral */
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
2744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface.
2751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
2753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
2760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
2765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
2766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
2767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
ARM GAS  /tmp/cc0ViGgn.s 			page 50


2769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default :
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface in interrupt mode.
2797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
2799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the encoder interface channels */
2811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the capture compare Interrupts 1 and/or 2 */
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
2813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
ARM GAS  /tmp/cc0ViGgn.s 			page 51


2826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default :
2829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the Peripheral */
2839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE(htim);
2840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface in interrupt mode.
2847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be disabled
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
2859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
2861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
2862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (Channel == TIM_CHANNEL_1)
2863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the capture compare Interrupts 1 */
2867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_2)
2870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the capture compare Interrupts 2 */
2874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
2877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the capture compare Interrupts 1 and 2 */
2882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
ARM GAS  /tmp/cc0ViGgn.s 			page 52


2883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
2888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the htim state */
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
2891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
2893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
2895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
2897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Starts the TIM Encoder Interface in DMA mode.
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
2899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
2901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
2903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
2904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  pData1 The destination Buffer address for IC1.
2905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  pData2 The destination Buffer address for IC2.
2906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Length The length of data to be transferred from TIM peripheral to memory.
2907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
2909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pD
2910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
2911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if ((htim->State == HAL_TIM_STATE_BUSY))
2915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_BUSY;
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if ((htim->State == HAL_TIM_STATE_READY))
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U))
2921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       return HAL_ERROR;
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     else
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
2930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
2932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
2933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
2935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
2936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
2937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
ARM GAS  /tmp/cc0ViGgn.s 			page 53


2940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
2945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)p
2946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
2947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
2948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
2949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Input Capture DMA request */
2950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
2951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the Peripheral */
2953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
2954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the Capture compare channel */
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
2961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
2964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
2967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)p
2969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
2970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
2971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
2972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
2974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the Peripheral */
2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
2977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the Capture compare channel */
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
2981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
2982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_ALL:
2984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
2985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
2987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
2989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
2990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
2992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)p
2993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
2995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
2996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 54


2997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
2998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
2999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
3001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
3002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)p
3005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the Peripheral */
3009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE(htim);
3010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the Capture compare channel */
3012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
3017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
3018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
3019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
3023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
3026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
3027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM Encoder Interface in DMA mode.
3031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
3032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
3033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
3038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
3040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
3042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
3043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Input Capture channels 1 and 2
3045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_C
3046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (Channel == TIM_CHANNEL_1)
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the capture compare DMA Request 1 */
3051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
3052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_2)
ARM GAS  /tmp/cc0ViGgn.s 			page 55


3054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the capture compare DMA Request 2 */
3058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
3059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
3061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the capture compare DMA Request 1 and 2 */
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
3067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Peripheral */
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE(htim);
3072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the htim state */
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
3077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
3078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
3082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management
3084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    IRQ handler management
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
3086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
3087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
3088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         ##### IRQ handler management #####
3089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
3090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   [..]
3091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     This section provides Timer IRQ handler function.
3092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
3094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
3095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  This function handles TIM interrupts requests.
3098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM  handle
3099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
3100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Capture compare 1 event */
3104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
3105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
ARM GAS  /tmp/cc0ViGgn.s 			page 56


3111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Input capture event */
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
3114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         {
3115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****           htim->IC_CaptureCallback(htim);
3117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****           HAL_TIM_IC_CaptureCallback(htim);
3119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         }
3121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Output compare event */
3122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         else
3123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         {
3124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****           htim->OC_DelayElapsedCallback(htim);
3126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****           htim->PWM_PulseFinishedCallback(htim);
3127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****           HAL_TIM_OC_DelayElapsedCallback(htim);
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****           HAL_TIM_PWM_PulseFinishedCallback(htim);
3130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         }
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Capture compare 2 event */
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
3138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
3140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
3142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
3143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Input capture event */
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
3145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_CaptureCallback(htim);
3148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
3150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Output compare event */
3153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
3154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback(htim);
3157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback(htim);
3158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
3160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
3161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Capture compare 3 event */
3167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
ARM GAS  /tmp/cc0ViGgn.s 			page 57


3168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
3170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
3172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Input capture event */
3174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_CaptureCallback(htim);
3178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
3180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Output compare event */
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
3184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback(htim);
3187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback(htim);
3188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
3191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Capture compare 4 event */
3197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
3198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
3200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
3202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
3203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Input capture event */
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
3205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_CaptureCallback(htim);
3208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_IC_CaptureCallback(htim);
3210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Output compare event */
3213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
3214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback(htim);
3217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback(htim);
3218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_OC_DelayElapsedCallback(htim);
3220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
3221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
ARM GAS  /tmp/cc0ViGgn.s 			page 58


3225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* TIM Update event */
3227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
3228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
3230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
3232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->PeriodElapsedCallback(htim);
3234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       HAL_TIM_PeriodElapsedCallback(htim);
3236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* TIM Break input event */
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
3241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
3243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
3245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->BreakCallback(htim);
3247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       HAL_TIMEx_BreakCallback(htim);
3249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* TIM Break2 input event */
3253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
3254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
3256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
3258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Break2Callback(htim);
3260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       HAL_TIMEx_Break2Callback(htim);
3262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* TIM Trigger detection event */
3266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
3267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
3269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
3271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->TriggerCallback(htim);
3273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       HAL_TIM_TriggerCallback(htim);
3275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* TIM commutation event */
3279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
3280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
ARM GAS  /tmp/cc0ViGgn.s 			page 59


3282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
3284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->CommutationCallback(htim);
3286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
3287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       HAL_TIMEx_CommutationCallback(htim);
3288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
3295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group8 Peripheral Control functions
3298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    Peripheral Control functions
3299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
3300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
3301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
3302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                    ##### Peripheral Control functions #####
3303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  [..]
3305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    This section provides functions allowing to:
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode.
3307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       (+) Configure External Clock source.
3308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       (+) Configure Complementary channels, break features and dead time.
3309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       (+) Configure Master and the Slave synchronization.
3310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       (+) Configure the DMA Burst Mode.
3311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
3313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
3314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Output Compare Channels according to the specified
3318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_OC_InitTypeDef.
3319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
3320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sConfig TIM Output Compare configuration structure
3321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to configure
3322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
3326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
3327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
3328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
3329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
3330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
3332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                            TIM_OC_InitTypeDef *sConfig,
3333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                            uint32_t Channel)
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
3336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
3338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
ARM GAS  /tmp/cc0ViGgn.s 			page 60


3339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process Locked */
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
3342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
3344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
3346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
3348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the TIM Channel 1 in Output Compare */
3353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC1_SetConfig(htim->Instance, sConfig);
3354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
3358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the TIM Channel 2 in Output Compare */
3363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC2_SetConfig(htim->Instance, sConfig);
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
3368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****        assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the TIM Channel 3 in Output Compare */
3373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC3_SetConfig(htim->Instance, sConfig);
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
3378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the TIM Channel 4 in Output Compare */
3383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC4_SetConfig(htim->Instance, sConfig);
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_5:
3388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
3391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the TIM Channel 5 in Output Compare */
3393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC5_SetConfig(htim->Instance, sConfig);
3394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
ARM GAS  /tmp/cc0ViGgn.s 			page 61


3396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_6:
3398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
3401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the TIM Channel 6 in Output Compare */
3403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC6_SetConfig(htim->Instance, sConfig);
3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
3408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
3414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
3416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM Input Capture Channels according to the specified
3420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_IC_InitTypeDef.
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM IC handle
3422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sConfig TIM Input Capture configuration structure
3423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channel to configure
3424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
3428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
3430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, ui
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
3434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
3436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
3437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
3438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
3439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process Locked */
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
3442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
3444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (Channel == TIM_CHANNEL_1)
3446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* TI1 Configuration */
3448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_TI1_SetConfig(htim->Instance,
3449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
3450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICSelection,
3451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICFilter);
3452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 62


3453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the IC1PSC Bits */
3454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the IC1PSC value */
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR1 |= sConfig->ICPrescaler;
3458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_2)
3460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* TI2 Configuration */
3462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_TI2_SetConfig(htim->Instance,
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
3466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICSelection,
3467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICFilter);
3468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the IC2PSC Bits */
3470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
3471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the IC2PSC value */
3473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
3474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (Channel == TIM_CHANNEL_3)
3476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* TI3 Configuration */
3478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_TI3_SetConfig(htim->Instance,
3481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICSelection,
3483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICFilter);
3484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the IC3PSC Bits */
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
3487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the IC3PSC value */
3489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR2 |= sConfig->ICPrescaler;
3490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
3492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* TI4 Configuration */
3494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_TI4_SetConfig(htim->Instance,
3497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
3498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICSelection,
3499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICFilter);
3500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the IC4PSC Bits */
3502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
3503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the IC4PSC value */
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
3506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 63


3510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
3511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
3513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM PWM  channels according to the specified
3517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_OC_InitTypeDef.
3518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM PWM handle
3519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sConfig TIM PWM configuration structure
3520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be configured
3521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
3525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
3526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
3527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
3528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
3529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
3531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                             TIM_OC_InitTypeDef *sConfig,
3532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                             uint32_t Channel)
3533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
3535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
3536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
3537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
3538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
3539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process Locked */
3541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
3542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
3544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
3546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
3548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Channel 1 in PWM mode */
3553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC1_SetConfig(htim->Instance, sConfig);
3554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the Preload enable bit for channel1 */
3556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
3557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
3560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode;
3561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
3565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
ARM GAS  /tmp/cc0ViGgn.s 			page 64


3567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Channel 2 in PWM mode */
3570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC2_SetConfig(htim->Instance, sConfig);
3571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the Preload enable bit for channel2 */
3573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
3574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
3577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
3578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
3582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
3585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Channel 3 in PWM mode */
3587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC3_SetConfig(htim->Instance, sConfig);
3588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the Preload enable bit for channel3 */
3590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
3591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
3594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode;
3595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
3599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
3602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Channel 4 in PWM mode */
3604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC4_SetConfig(htim->Instance, sConfig);
3605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the Preload enable bit for channel4 */
3607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
3608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
3611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
3612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_5:
3616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
3619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Channel 5 in PWM mode */
3621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC5_SetConfig(htim->Instance, sConfig);
3622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the Preload enable bit for channel5*/
ARM GAS  /tmp/cc0ViGgn.s 			page 65


3624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
3625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
3628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode;
3629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_6:
3633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
3635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
3636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Channel 6 in PWM mode */
3638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_OC6_SetConfig(htim->Instance, sConfig);
3639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the Preload enable bit for channel6 */
3641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
3642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the Output Fast mode */
3644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
3645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
3646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
3650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
3656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
3658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Initializes the TIM One Pulse Channels according to the specified
3662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         parameters in the TIM_OnePulse_InitTypeDef.
3663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM One Pulse handle
3664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sConfig TIM One Pulse configuration structure
3665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OutputChannel TIM output channel to configure
3666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  InputChannel TIM input Channel to configure
3670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
3671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
3672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
3673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
3674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef
3676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
3678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
3680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
ARM GAS  /tmp/cc0ViGgn.s 			page 66


3681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
3682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (OutputChannel != InputChannel)
3684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Process Locked */
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_LOCK(htim);
3687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_BUSY;
3689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Extract the Output compare configuration from sConfig structure */
3691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCMode = sConfig->OCMode;
3692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.Pulse = sConfig->Pulse;
3693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCPolarity = sConfig->OCPolarity;
3694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCNPolarity = sConfig->OCNPolarity;
3695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCIdleState = sConfig->OCIdleState;
3696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCNIdleState = sConfig->OCNIdleState;
3697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     switch (OutputChannel)
3699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case TIM_CHANNEL_1:
3701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         TIM_OC1_SetConfig(htim->Instance, &temp1);
3705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
3706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case TIM_CHANNEL_2:
3708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         TIM_OC2_SetConfig(htim->Instance, &temp1);
3712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
3713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       default:
3715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
3716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     switch (InputChannel)
3719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case TIM_CHANNEL_1:
3721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
3723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
3725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
3726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Reset the IC1PSC Bits */
3728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
3729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Select the Trigger source */
3731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_TS;
3732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI1FP1;
3733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Select the Slave Mode */
3735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_SMS;
3736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
3737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
ARM GAS  /tmp/cc0ViGgn.s 			page 67


3738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case TIM_CHANNEL_2:
3740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
3742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
3744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
3745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Reset the IC2PSC Bits */
3747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
3748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Select the Trigger source */
3750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_TS;
3751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI2FP2;
3752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Select the Slave Mode */
3754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR &= ~TIM_SMCR_SMS;
3755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
3756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
3757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       default:
3760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
3761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->State = HAL_TIM_STATE_READY;
3764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_UNLOCK(htim);
3766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_OK;
3768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
3770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
3772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer Data from the memory to the TIM peripheral
3777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
3778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data write
3779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         This parameter can be one of the following values:
3780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR1
3781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR2
3782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SMCR
3783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DIER
3784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SR
3785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_EGR
3786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR1
3787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR2
3788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCER
3789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CNT
3790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_PSC
3791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ARR
3792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_RCR
3793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR1
3794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR2
ARM GAS  /tmp/cc0ViGgn.s 			page 68


3795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR3
3796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR4
3797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_BDTR
3798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DCR
3799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources
3800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         This parameter can be one of the following values:
3801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
3802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
3803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
3804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
3805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
3806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
3807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
3808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstBuffer The Buffer address.
3809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstLength DMA Burst length. This parameter can be one value
3810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
3811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
3812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, u
3814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                               uint32_t *BurstBuffer, uint32_t  BurstLength)
3815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
3817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
3818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
3819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
3820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
3821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if ((htim->State == HAL_TIM_STATE_BUSY))
3823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_BUSY;
3825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if ((htim->State == HAL_TIM_STATE_READY))
3827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if ((BurstBuffer == NULL) && (BurstLength > 0U))
3829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       return HAL_ERROR;
3831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     else
3833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
3835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
3838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
3840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (BurstRequestSrc)
3842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
3844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
3847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
3849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
3850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
ARM GAS  /tmp/cc0ViGgn.s 			page 69


3852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, (uint32_t)&htim->I
3853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC1:
3859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
3862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
3864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
3865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
3867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, (uint32_t)&htim->Inst
3868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC2:
3874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
3877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
3879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
3880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
3882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, (uint32_t)&htim->Inst
3883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC3:
3889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
3892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
3894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
3895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
3897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, (uint32_t)&htim->Inst
3898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC4:
3904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
3907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
ARM GAS  /tmp/cc0ViGgn.s 			page 70


3909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
3910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
3912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, (uint32_t)&htim->Inst
3913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_COM:
3919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
3922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
3924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
3925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
3927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, (uint32_t)&ht
3928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
3934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
3936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
3937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
3939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
3940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
3942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->
3943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
3944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
3945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
3946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
3949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
3951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* configure the DMA Burst Mode */
3952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->DCR = (BurstBaseAddress | BurstLength);
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
3955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
3956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
3958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
3960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
3961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
3962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
3964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stops the TIM DMA Burst mode
3965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
ARM GAS  /tmp/cc0ViGgn.s 			page 71


3966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources to disable
3967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
3968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
3969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
3970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
3971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
3972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
3973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
3974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
3975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Abort the DMA transfer (at least disable the DMA channel) */
3976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (BurstRequestSrc)
3977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
3978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
3979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
3981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC1:
3984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
3986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC2:
3989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
3991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC3:
3994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
3995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status =  HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
3996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
3997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
3998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC4:
3999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
4001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_COM:
4004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
4006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
4009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
4011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
4014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (HAL_OK == status)
4018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the TIM Update DMA request */
4020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
4021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 72


4023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
4024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return status;
4025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
4029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read
4031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         This parameter can be one of the following values:
4032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR1
4033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CR2
4034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SMCR
4035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DIER
4036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_SR
4037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_EGR
4038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR1
4039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCMR2
4040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCER
4041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CNT
4042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_PSC
4043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_ARR
4044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_RCR
4045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR1
4046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR2
4047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR3
4048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_CCR4
4049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_BDTR
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMABASE_DCR
4051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources
4052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         This parameter can be one of the following values:
4053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
4054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
4059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstBuffer The Buffer address.
4061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstLength DMA Burst length. This parameter can be one value
4062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
4063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, ui
4066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                              uint32_t  *BurstBuffer, uint32_t  BurstLength)
4067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
4070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
4071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(BurstLength));
4073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if ((htim->State == HAL_TIM_STATE_BUSY))
4075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_BUSY;
4077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if ((htim->State == HAL_TIM_STATE_READY))
4079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
ARM GAS  /tmp/cc0ViGgn.s 			page 73


4080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     if ((BurstBuffer == NULL) && (BurstLength > 0U))
4081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       return HAL_ERROR;
4083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     else
4085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->State = HAL_TIM_STATE_BUSY;
4087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
4090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
4092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (BurstRequestSrc)
4094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
4096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
4098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
4099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
4101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
4102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
4104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_
4105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
4107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC1:
4111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
4113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
4114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
4116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
4117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
4119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
4122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC2:
4126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
4128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
4129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
4131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
4132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
4134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
ARM GAS  /tmp/cc0ViGgn.s 			page 74


4137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC3:
4141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
4143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
4144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
4146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
4147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
4149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
4152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC4:
4156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
4158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
4159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
4161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
4162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
4164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)B
4165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
4167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_COM:
4171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
4173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
4174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
4176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
4177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
4179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (ui
4180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
4182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
4186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA Period elapsed callback */
4188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
4189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the DMA error callback */
4191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
4192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
ARM GAS  /tmp/cc0ViGgn.s 			page 75


4194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32
4195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         return HAL_ERROR;
4197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
4201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* configure the DMA Burst Mode */
4205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->DCR = (BurstBaseAddress | BurstLength);
4206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable the TIM DMA Request */
4208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
4209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
4213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
4214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Stop the DMA burst reading
4218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  BurstRequestSrc TIM DMA Request sources to disable.
4220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
4223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
4225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Abort the DMA transfer (at least disable the DMA channel) */
4229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (BurstRequestSrc)
4230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_UPDATE:
4232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
4234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC1:
4237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
4239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC2:
4242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
4244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC3:
4247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
4249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
ARM GAS  /tmp/cc0ViGgn.s 			page 76


4251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_CC4:
4252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
4254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_COM:
4257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
4259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_DMA_TRIGGER:
4262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       status = HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
4267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (HAL_OK == status)
4271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Disable the TIM Update DMA request */
4273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
4274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
4277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return status;
4278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Generate a software event
4282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  EventSource specifies the event source.
4284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
4285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source
4286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source
4287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source
4288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source
4289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source
4290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_COM: Timer COM event source
4291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source
4292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_BREAK: Timer Break event source
4293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source
4294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   Basic timers can only generate an update event.
4295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   TIM_EVENTSOURCE_COM is relevant only with advanced timer instances.
4296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note   TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant
4297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         only for timer instances supporting break input(s).
4298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
4302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_INSTANCE(htim->Instance));
4305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(EventSource));
4306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process Locked */
ARM GAS  /tmp/cc0ViGgn.s 			page 77


4308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
4309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the TIM state */
4311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the event sources */
4314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->EGR = EventSource;
4315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Change the TIM state */
4317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Return function status */
4322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
4323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configures the OCRef clear feature
4327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that
4329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         contains the OCREF clear feature and parameters for the TIM peripheral.
4330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel specifies the TIM Channel
4331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
4332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1
4333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2
4334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3
4335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4
4336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5
4337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6
4338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
4341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                            TIM_ClearInputConfigTypeDef *sClearInputConfig,
4342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                            uint32_t Channel)
4343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
4346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
4347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process Locked */
4349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
4350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (sClearInputConfig->ClearInputSource)
4354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_NONE:
4356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Clear the OCREF clear selection bit and the the ETR Bits */
4358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE 
4359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_OCREFCLR:
4362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Clear the OCREF clear selection bit */
4364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
ARM GAS  /tmp/cc0ViGgn.s 			page 78


4365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     break;
4367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLEARINPUTSOURCE_ETR:
4369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
4371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
4372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
4373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
4374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
4376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClearInputConfig->ClearInputPrescaler,
4377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClearInputConfig->ClearInputPolarity,
4378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClearInputConfig->ClearInputFilter);
4379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the OCREF clear selection bit */
4381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
4382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
4386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
4390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
4392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 1 */
4396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
4397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
4399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 1 */
4401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
4402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
4406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 2 */
4410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
4411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
4413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 2 */
4415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
4416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
4420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
ARM GAS  /tmp/cc0ViGgn.s 			page 79


4422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 3 */
4424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
4425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
4427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 3 */
4429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
4430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
4434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 4 */
4438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
4439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
4441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 4 */
4443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
4444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_5:
4448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 5 */
4452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
4453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
4455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 5 */
4457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
4458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_6:
4462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
4464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Enable the OCREF clear feature for Channel 6 */
4466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
4467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       else
4469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
4470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Disable the OCREF clear feature for Channel 6 */
4471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
4472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
4473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
4476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 80


4479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
4484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief   Configures the clock source to be used
4488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
4490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         contains the clock source information for the TIM peripheral.
4491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClock
4494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
4496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process Locked */
4498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
4499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
4504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
4506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
4507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
4508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
4509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
4510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (sClockSourceConfig->ClockSource)
4512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_INTERNAL:
4514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_INSTANCE(htim->Instance));
4516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable slave mode to clock the prescaler directly with the internal clock */
4517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->SMCR &= ~TIM_SMCR_SMS;
4518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ETRMODE1:
4522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
4524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
4525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check ETR input conditioning related parameters */
4527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
4528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the ETR Clock source */
4532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
4533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
4534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity,
4535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
ARM GAS  /tmp/cc0ViGgn.s 			page 81


4536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Get the TIMx SMCR register value */
4537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpsmcr = htim->Instance->SMCR;
4538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Reset the SMS and TS Bits */
4539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
4540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Select the External clock mode1 and the ETRF trigger */
4541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
4542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Write to TIMx SMCR */
4543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->SMCR = tmpsmcr;
4544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ETRMODE2:
4548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
4550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
4551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check ETR input conditioning related parameters */
4553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
4554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the ETR Clock source */
4558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
4559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
4560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockPolarity,
4561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockFilter);
4562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the External clock mode2 */
4563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->SMCR |= TIM_SMCR_ECE;
4564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI1:
4568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external clock mode 1 */
4570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
4571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check TI1 input conditioning related parameters */
4573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance,
4577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
4578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockFilter);
4579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
4580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI2:
4584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
4586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
4587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check TI2 input conditioning related parameters */
4589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_TI2_ConfigInputStage(htim->Instance,
ARM GAS  /tmp/cc0ViGgn.s 			page 82


4593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
4594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockFilter);
4595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
4596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_TI1ED:
4600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check whether or not the timer instance supports external clock mode 1 */
4602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
4603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check TI1 input conditioning related parameters */
4605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
4606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
4607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance,
4609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
4610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockFilter);
4611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR0:
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR1:
4617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR2:
4618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CLOCKSOURCE_ITR3:
4619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check whether or not the timer instance supports internal trigger input */
4621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
4622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
4624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
4628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
4635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Selects the signal connected to the TI1 input: direct from CH1_input
4639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         or a XOR combination between CH1_input, CH2_input & CH3_input
4640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle.
4641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TI1_Selection Indicate whether or not channel 1 is connected to the
4642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         output of a XOR gate.
4643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
4644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input
4645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
4646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            pins are connected to the TI1 input (XOR combination)
4647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
ARM GAS  /tmp/cc0ViGgn.s 			page 83


4650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
4652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
4655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
4656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
4658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 = htim->Instance->CR2;
4659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the TI1 selection */
4661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 &= ~TIM_CR2_TI1S;
4662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the TI1 selection */
4664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 |= TI1_Selection;
4665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMxCR2 */
4667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->CR2 = tmpcr2;
4668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
4670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configures the TIM in Slave mode
4674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle.
4675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
4676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         contains the selected trigger (internal trigger input, filtered
4677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         timer input or external trigger input) and the Slave mode
4678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         (Disable, Reset, Gated, Trigger, External clock mode 1).
4679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDe
4682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
4685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
4686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
4687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
4689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
4693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable Trigger Interrupt */
4695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
4696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable Trigger DMA request */
4698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
4699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
4705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 84


4707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configures the TIM in Slave mode in interrupt mode
4709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle.
4710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
4711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         contains the selected trigger (internal trigger input, filtered
4712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         timer input or external trigger input) and the Slave mode
4713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         (Disable, Reset, Gated, Trigger, External clock mode 1).
4714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL status
4715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim,
4717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                                         TIM_SlaveConfigTypeDef *sSlaveConfig)
4718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
4720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
4721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
4722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
4723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
4725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_BUSY;
4727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
4729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Enable Trigger Interrupt */
4731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
4732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable Trigger DMA request */
4734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
4735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
4737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return HAL_OK;
4741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Read the captured value from Capture Compare unit
4745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle.
4746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel TIM Channels to be enabled
4747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
4748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
4750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
4751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
4752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval Captured value
4753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
4755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpreg = 0U;
4757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
4759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (Channel)
4761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_1:
4763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
ARM GAS  /tmp/cc0ViGgn.s 			page 85


4764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
4765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
4766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Return the capture 1 value */
4768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpreg =  htim->Instance->CCR1;
4769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_2:
4773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
4775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Return the capture 2 value */
4778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpreg =   htim->Instance->CCR2;
4779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_3:
4784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
4786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
4787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Return the capture 3 value */
4789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpreg =   htim->Instance->CCR3;
4790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_CHANNEL_4:
4795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
4797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
4798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Return the capture 4 value */
4800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpreg =   htim->Instance->CCR4;
4801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
4804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
4806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
4807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
4810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return tmpreg;
4811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
4815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions
4818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief    TIM Callbacks functions
4819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
4820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
ARM GAS  /tmp/cc0ViGgn.s 			page 86


4821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
4822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         ##### TIM Callbacks functions #####
4823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
4824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  [..]
4825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    This section provides TIM callback functions:
4826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Timer Period elapsed callback
4827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Timer Output Compare callback
4828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Timer Input capture callback
4829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Timer Trigger callback
4830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    (+) Timer Error callback
4831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
4833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
4834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Period elapsed callback in non-blocking mode
4838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
4840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
4844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
4845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
4848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
4849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Output Compare callback in non-blocking mode
4853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM OC handle
4854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
4855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
4857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
4859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
4860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
4863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
4864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Input Capture callback in non-blocking mode
4867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM IC handle
4868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
4869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
4871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
4873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
4874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_IC_CaptureCallback could be implemented in the user file
4877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
ARM GAS  /tmp/cc0ViGgn.s 			page 87


4878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  PWM Pulse finished callback in non-blocking mode
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
4884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
4886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
4888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
4889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
4892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
4893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Hall Trigger detection callback in non-blocking mode
4897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
4899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
4901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
4903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
4904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_TriggerCallback could be implemented in the user file
4907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
4908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Timer error callback in non-blocking mode
4912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
4913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
4914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** __weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
4916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
4918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   UNUSED(htim);
4919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****             the HAL_TIM_ErrorCallback could be implemented in the user file
4922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****    */
4923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
4924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
4926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
4927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Register a User TIM callback to be used instead of the weak predefined callback
4928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param htim tim handle
4929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param CallbackID ID of the callback to be registered
4930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *        This parameter can be one of the following values:
4931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
4932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
4933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
4934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
ARM GAS  /tmp/cc0ViGgn.s 			page 88


4935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
4936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
4937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
4938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
4939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
4940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
4941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
4942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
4943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
4944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
4945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
4946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
4947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
4948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
4949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
4950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
4951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
4952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
4953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
4954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @param pCallback pointer to the callback function
4955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @retval status
4956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
4957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef Callb
4958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
4959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
4960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (pCallback == NULL)
4962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     return HAL_ERROR;
4964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
4965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process locked */
4966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
4967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_READY)
4969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
4970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     switch (CallbackID)
4971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
4972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
4973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspInitCallback         = pCallback;
4974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
4975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
4977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspDeInitCallback       = pCallback;
4978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
4979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
4981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspInitCallback           = pCallback;
4982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
4983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
4985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspDeInitCallback         = pCallback;
4986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
4987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
4989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspInitCallback           = pCallback;
4990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
4991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 89


4992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
4993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspDeInitCallback         = pCallback;
4994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
4995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
4996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
4997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspInitCallback          = pCallback;
4998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
4999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback        = pCallback;
5002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback     = pCallback;
5006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback   = pCallback;
5010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspInitCallback      = pCallback;
5014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback    = pCallback;
5018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback   = pCallback;
5022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback = pCallback;
5026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PERIOD_ELAPSED_CB_ID :
5029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PeriodElapsedCallback        = pCallback;
5030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_TRIGGER_CB_ID :
5033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->TriggerCallback              = pCallback;
5034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_CAPTURE_CB_ID :
5037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_CaptureCallback           = pCallback;
5038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
5041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback      = pCallback;
5042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
5045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback    = pCallback;
5046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ERROR_CB_ID :
ARM GAS  /tmp/cc0ViGgn.s 			page 90


5049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->ErrorCallback                = pCallback;
5050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_COMMUTATION_CB_ID :
5053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->CommutationCallback          = pCallback;
5054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BREAK_CB_ID :
5057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->BreakCallback                = pCallback;
5058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BREAK2_CB_ID :
5061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Break2Callback                = pCallback;
5062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       default :
5065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Return error status */
5066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         status =  HAL_ERROR;
5067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
5069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_RESET)
5071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     switch (CallbackID)
5073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
5074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
5075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspInitCallback         = pCallback;
5076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspDeInitCallback       = pCallback;
5080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
5083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspInitCallback           = pCallback;
5084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
5087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspDeInitCallback         = pCallback;
5088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
5091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspInitCallback           = pCallback;
5092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
5095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspDeInitCallback         = pCallback;
5096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
5099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspInitCallback          = pCallback;
5100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback        = pCallback;
5104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 91


5106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback     = pCallback;
5108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback   = pCallback;
5112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspInitCallback      = pCallback;
5116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback    = pCallback;
5120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback   = pCallback;
5124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback = pCallback;
5128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       default :
5131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Return error status */
5132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         status =  HAL_ERROR;
5133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
5135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
5137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Return error status */
5139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     status =  HAL_ERROR;
5140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
5143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
5144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return status;
5146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Unregister a TIM callback
5150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *         TIM callback is redirected to the weak predefined callback
5151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param htim tim handle
5152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param CallbackID ID of the callback to be unregistered
5153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *        This parameter can be one of the following values:
5154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
5155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
5156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
5157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
5158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
5159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
5160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
5161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
5162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
ARM GAS  /tmp/cc0ViGgn.s 			page 92


5163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
5164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
5165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
5166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
5167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
5168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
5169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
5170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
5171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
5172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
5173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
5174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
5175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
5176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
5177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef Cal
5179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
5181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Process locked */
5183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_LOCK(htim);
5184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (htim->State == HAL_TIM_STATE_READY)
5186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     switch (CallbackID)
5188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
5189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
5190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspInitCallback         = HAL_TIM_Base_MspInit;              /* Legacy weak Base
5191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspDeInitCallback       = HAL_TIM_Base_MspDeInit;            /* Legacy weak Base
5195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
5198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspInitCallback           = HAL_TIM_IC_MspInit;                /* Legacy weak IC M
5199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
5202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspDeInitCallback         = HAL_TIM_IC_MspDeInit;              /* Legacy weak IC M
5203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
5206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspInitCallback           = HAL_TIM_OC_MspInit;                /* Legacy weak OC M
5207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
5210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspDeInitCallback         = HAL_TIM_OC_MspDeInit;              /* Legacy weak OC M
5211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
5214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspInitCallback          = HAL_TIM_PWM_MspInit;               /* Legacy weak PWM 
5215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback        = HAL_TIM_PWM_MspDeInit;             /* Legacy weak PWM 
5219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
ARM GAS  /tmp/cc0ViGgn.s 			page 93


5220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback     = HAL_TIM_OnePulse_MspInit;          /* Legacy weak One 
5223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback   = HAL_TIM_OnePulse_MspDeInit;        /* Legacy weak One 
5227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspInitCallback      = HAL_TIM_Encoder_MspInit;           /* Legacy weak Enco
5231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback    = HAL_TIM_Encoder_MspDeInit;         /* Legacy weak Enco
5235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback   = HAL_TIMEx_HallSensor_MspInit;      /* Legacy weak Hall
5239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;    /* Legacy weak Hall
5243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PERIOD_ELAPSED_CB_ID :
5246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PeriodElapsedCallback        = HAL_TIM_PeriodElapsedCallback;     /* Legacy weak Peri
5247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_TRIGGER_CB_ID :
5250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->TriggerCallback              = HAL_TIM_TriggerCallback;           /* Legacy weak Trig
5251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_CAPTURE_CB_ID :
5254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_CaptureCallback           = HAL_TIM_IC_CaptureCallback;        /* Legacy weak IC C
5255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
5258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_DelayElapsedCallback      = HAL_TIM_OC_DelayElapsedCallback;   /* Legacy weak OC D
5259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
5262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_PulseFinishedCallback    = HAL_TIM_PWM_PulseFinishedCallback; /* Legacy weak PWM 
5263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ERROR_CB_ID :
5266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->ErrorCallback                = HAL_TIM_ErrorCallback;             /* Legacy weak Erro
5267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_COMMUTATION_CB_ID :
5270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->CommutationCallback          = HAL_TIMEx_CommutationCallback;     /* Legacy weak Comm
5271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BREAK_CB_ID :
5274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->BreakCallback                = HAL_TIMEx_BreakCallback;           /* Legacy weak Brea
5275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 94


5277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BREAK2_CB_ID :
5278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Break2Callback                = HAL_TIMEx_Break2Callback;           /* Legacy weak Br
5279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       default :
5282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Return error status */
5283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         status =  HAL_ERROR;
5284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
5286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (htim->State == HAL_TIM_STATE_RESET)
5288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     switch (CallbackID)
5290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
5291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPINIT_CB_ID :
5292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspInitCallback         = HAL_TIM_Base_MspInit;              /* Legacy weak Base
5293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Base_MspDeInitCallback       = HAL_TIM_Base_MspDeInit;            /* Legacy weak Base
5297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPINIT_CB_ID :
5300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspInitCallback           = HAL_TIM_IC_MspInit;                /* Legacy weak IC M
5301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_IC_MSPDEINIT_CB_ID :
5304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->IC_MspDeInitCallback         = HAL_TIM_IC_MspDeInit;              /* Legacy weak IC M
5305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPINIT_CB_ID :
5308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspInitCallback           = HAL_TIM_OC_MspInit;                /* Legacy weak OC M
5309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_OC_MSPDEINIT_CB_ID :
5312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OC_MspDeInitCallback         = HAL_TIM_OC_MspDeInit;              /* Legacy weak OC M
5313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPINIT_CB_ID :
5316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspInitCallback          = HAL_TIM_PWM_MspInit;               /* Legacy weak PWM 
5317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_PWM_MSPDEINIT_CB_ID :
5320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->PWM_MspDeInitCallback        = HAL_TIM_PWM_MspDeInit;             /* Legacy weak PWM 
5321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
5324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspInitCallback     = HAL_TIM_OnePulse_MspInit;          /* Legacy weak One 
5325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
5328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->OnePulse_MspDeInitCallback   = HAL_TIM_OnePulse_MspDeInit;        /* Legacy weak One 
5329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPINIT_CB_ID :
5332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspInitCallback      = HAL_TIM_Encoder_MspInit;           /* Legacy weak Enco
5333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
ARM GAS  /tmp/cc0ViGgn.s 			page 95


5334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
5336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Encoder_MspDeInitCallback    = HAL_TIM_Encoder_MspDeInit;         /* Legacy weak Enco
5337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
5340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspInitCallback   = HAL_TIMEx_HallSensor_MspInit;      /* Legacy weak Hall
5341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
5344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;    /* Legacy weak Hall
5345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       default :
5348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         /* Return error status */
5349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         status =  HAL_ERROR;
5350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
5351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
5352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
5354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Return error status */
5356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     status =  HAL_ERROR;
5357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Release Lock */
5360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   __HAL_UNLOCK(htim);
5361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return status;
5363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
5368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Exported_Functions_Group10 Peripheral State functions
5371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *  @brief   Peripheral State functions
5372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****  *
5373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @verbatim
5374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
5375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         ##### Peripheral State functions #####
5376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   ==============================================================================
5377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     [..]
5378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     This subsection permits to get in run-time the status of the peripheral
5379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     and the data flow.
5380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** @endverbatim
5382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
5383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Return the TIM Base handle state.
5387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Base handle
5388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL state
5389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
ARM GAS  /tmp/cc0ViGgn.s 			page 96


5391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
5393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Return the TIM OC handle state.
5397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Output Compare handle
5398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL state
5399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)
5401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
5403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Return the TIM PWM handle state.
5407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
5408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL state
5409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)
5411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
5413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Return the TIM Input Capture handle state.
5417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM IC handle
5418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL state
5419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)
5421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
5423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Return the TIM One Pulse Mode handle state.
5427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM OPM handle
5428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL state
5429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)
5431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
5433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Return the TIM Encoder Mode handle state.
5437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM Encoder Interface handle
5438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval HAL state
5439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
5441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
5443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
5447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
ARM GAS  /tmp/cc0ViGgn.s 			page 97


5448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @}
5451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /** @defgroup TIM_Private_Functions TIM Private Functions
5454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @{
5455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  TIM DMA error callback
5459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
5460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_DMAError(DMA_HandleTypeDef *hdma)
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
5465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->ErrorCallback(htim);
5470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
5471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_ErrorCallback(htim);
5472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  TIM DMA Delay Pulse complete callback.
5477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
5478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
5481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
5483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (hdma == htim->hdma[TIM_DMA_ID_CC1])
5487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
5489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
5491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
5493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
5495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
5497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
5499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
5501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
5503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
ARM GAS  /tmp/cc0ViGgn.s 			page 98


5505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->PWM_PulseFinishedCallback(htim);
5509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
5510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_PWM_PulseFinishedCallback(htim);
5511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
5514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  TIM DMA Capture complete callback.
5517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
5518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
5521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
5523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (hdma == htim->hdma[TIM_DMA_ID_CC1])
5527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
5529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
5531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
5533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
5535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
5537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
5539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
5541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
5543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* nothing to do */
5545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->IC_CaptureCallback(htim);
5549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
5550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_IC_CaptureCallback(htim);
5551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
5554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  TIM DMA Period Elapse complete callback.
5558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
5559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
ARM GAS  /tmp/cc0ViGgn.s 			page 99


5562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
5564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->PeriodElapsedCallback(htim);
5569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
5570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_PeriodElapsedCallback(htim);
5571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  TIM DMA Trigger callback.
5576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  hdma pointer to DMA handle.
5577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
5580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
5582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->State = HAL_TIM_STATE_READY;
5584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->TriggerCallback(htim);
5587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #else
5588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_TIM_TriggerCallback(htim);
5589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
5590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Time Base configuration
5594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx TIM peripheral
5595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Structure TIM Base configuration structure
5596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
5599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr1;
5601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr1 = TIMx->CR1;
5602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set TIM Time Base Unit parameters ---------------------------------------*/
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
5605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Select the Counter Mode */
5607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
5608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr1 |= Structure->CounterMode;
5609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
5612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the clock division */
5614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr1 &= ~TIM_CR1_CKD;
5615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr1 |= (uint32_t)Structure->ClockDivision;
5616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the auto-reload preload */
ARM GAS  /tmp/cc0ViGgn.s 			page 100


5619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
5620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CR1 = tmpcr1;
5622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Autoreload value */
5624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->ARR = (uint32_t)Structure->Period ;
5625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Prescaler value */
5627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->PSC = Structure->Prescaler;
5628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
5630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Repetition Counter value */
5632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIMx->RCR = Structure->RepetitionCounter;
5633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Generate an update event to reload the Prescaler
5636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****      and the repetition counter (only for advanced timer) value immediately */
5637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->EGR = TIM_EGR_UG;
5638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Timer Output Compare 1 configuration
5642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
5643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
5644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
5647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
  27              		.loc 1 5647 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33 0000 30B4     		push	{r4, r5}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 5, -4
5648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmrx;
5649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
5650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
5651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
5653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
  38              		.loc 1 5653 0
  39 0002 036A     		ldr	r3, [r0, #32]
  40 0004 23F00103 		bic	r3, r3, #1
  41 0008 0362     		str	r3, [r0, #32]
5654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
5656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
  42              		.loc 1 5656 0
  43 000a 036A     		ldr	r3, [r0, #32]
  44              	.LVL1:
5657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
ARM GAS  /tmp/cc0ViGgn.s 			page 101


5658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
  45              		.loc 1 5658 0
  46 000c 4468     		ldr	r4, [r0, #4]
  47              	.LVL2:
5659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
5661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR1;
  48              		.loc 1 5661 0
  49 000e 8269     		ldr	r2, [r0, #24]
  50              	.LVL3:
5662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Compare Mode Bits */
5664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_OC1M;
5665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC1S;
  51              		.loc 1 5665 0
  52 0010 22F48032 		bic	r2, r2, #65536
  53              	.LVL4:
  54 0014 22F07302 		bic	r2, r2, #115
  55              	.LVL5:
5666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Output Compare Mode */
5667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
  56              		.loc 1 5667 0
  57 0018 0D68     		ldr	r5, [r1]
  58 001a 2A43     		orrs	r2, r2, r5
  59              	.LVL6:
5668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Polarity level */
5670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC1P;
  60              		.loc 1 5670 0
  61 001c 23F00203 		bic	r3, r3, #2
  62              	.LVL7:
5671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
5672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= OC_Config->OCPolarity;
  63              		.loc 1 5672 0
  64 0020 8D68     		ldr	r5, [r1, #8]
  65 0022 2B43     		orrs	r3, r3, r5
  66              	.LVL8:
5673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
  67              		.loc 1 5674 0
  68 0024 1C4D     		ldr	r5, .L7
  69 0026 A842     		cmp	r0, r5
  70 0028 0FD0     		beq	.L2
  71              		.loc 1 5674 0 is_stmt 0 discriminator 1
  72 002a 05F50065 		add	r5, r5, #2048
  73 002e A842     		cmp	r0, r5
  74 0030 0BD0     		beq	.L2
  75              		.loc 1 5674 0 discriminator 2
  76 0032 05F54065 		add	r5, r5, #3072
  77 0036 A842     		cmp	r0, r5
  78 0038 07D0     		beq	.L2
  79              		.loc 1 5674 0 discriminator 3
  80 003a 05F58065 		add	r5, r5, #1024
  81 003e A842     		cmp	r0, r5
  82 0040 03D0     		beq	.L2
  83              		.loc 1 5674 0 discriminator 4
  84 0042 05F58065 		add	r5, r5, #1024
ARM GAS  /tmp/cc0ViGgn.s 			page 102


  85 0046 A842     		cmp	r0, r5
  86 0048 05D1     		bne	.L3
  87              	.L2:
5675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Check parameters */
5677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
5678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N Polarity level */
5680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC1NP;
  88              		.loc 1 5680 0 is_stmt 1
  89 004a 23F00803 		bic	r3, r3, #8
  90              	.LVL9:
5681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Polarity */
5682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer |= OC_Config->OCNPolarity;
  91              		.loc 1 5682 0
  92 004e CD68     		ldr	r5, [r1, #12]
  93 0050 2B43     		orrs	r3, r3, r5
  94              	.LVL10:
5683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N State */
5684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC1NE;
  95              		.loc 1 5684 0
  96 0052 23F00403 		bic	r3, r3, #4
  97              	.LVL11:
  98              	.L3:
5685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
  99              		.loc 1 5687 0
 100 0056 104D     		ldr	r5, .L7
 101 0058 A842     		cmp	r0, r5
 102 005a 0FD0     		beq	.L4
 103              		.loc 1 5687 0 is_stmt 0 discriminator 1
 104 005c 05F50065 		add	r5, r5, #2048
 105 0060 A842     		cmp	r0, r5
 106 0062 0BD0     		beq	.L4
 107              		.loc 1 5687 0 discriminator 2
 108 0064 05F54065 		add	r5, r5, #3072
 109 0068 A842     		cmp	r0, r5
 110 006a 07D0     		beq	.L4
 111              		.loc 1 5687 0 discriminator 3
 112 006c 05F58065 		add	r5, r5, #1024
 113 0070 A842     		cmp	r0, r5
 114 0072 03D0     		beq	.L4
 115              		.loc 1 5687 0 discriminator 4
 116 0074 05F58065 		add	r5, r5, #1024
 117 0078 A842     		cmp	r0, r5
 118 007a 05D1     		bne	.L5
 119              	.L4:
 120              	.LVL12:
5688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Check parameters */
5690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
5691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
5692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
5694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS1;
5695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS1N;
ARM GAS  /tmp/cc0ViGgn.s 			page 103


 121              		.loc 1 5695 0 is_stmt 1
 122 007c 24F44074 		bic	r4, r4, #768
 123              	.LVL13:
5696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output Idle state */
5697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= OC_Config->OCIdleState;
 124              		.loc 1 5697 0
 125 0080 4D69     		ldr	r5, [r1, #20]
 126 0082 2C43     		orrs	r4, r4, r5
 127              	.LVL14:
5698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Idle state */
5699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= OC_Config->OCNIdleState;
 128              		.loc 1 5699 0
 129 0084 8D69     		ldr	r5, [r1, #24]
 130 0086 2C43     		orrs	r4, r4, r5
 131              	.LVL15:
 132              	.L5:
5700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CR2 */
5703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 133              		.loc 1 5703 0
 134 0088 4460     		str	r4, [r0, #4]
5704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
5706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 135              		.loc 1 5706 0
 136 008a 8261     		str	r2, [r0, #24]
5707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
5709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCR1 = OC_Config->Pulse;
 137              		.loc 1 5709 0
 138 008c 4A68     		ldr	r2, [r1, #4]
 139              	.LVL16:
 140 008e 4263     		str	r2, [r0, #52]
 141              	.LVL17:
5710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCER */
5712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 142              		.loc 1 5712 0
 143 0090 0362     		str	r3, [r0, #32]
5713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 144              		.loc 1 5713 0
 145 0092 30BC     		pop	{r4, r5}
 146              	.LCFI1:
 147              		.cfi_restore 5
 148              		.cfi_restore 4
 149              		.cfi_def_cfa_offset 0
 150              	.LVL18:
 151 0094 7047     		bx	lr
 152              	.L8:
 153 0096 00BF     		.align	2
 154              	.L7:
 155 0098 002C0140 		.word	1073818624
 156              		.cfi_endproc
 157              	.LFE215:
 159              		.section	.text.TIM_OC3_SetConfig,"ax",%progbits
 160              		.align	1
ARM GAS  /tmp/cc0ViGgn.s 			page 104


 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu fpv4-sp-d16
 166              	TIM_OC3_SetConfig:
 167              	.LFB217:
5714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Timer Output Compare 2 configuration
5717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
5718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
5719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
5722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
5723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmrx;
5724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
5725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
5726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
5728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
5729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
5731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
5732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
5733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
5734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
5736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR1;
5737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
5739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_OC2M;
5740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR1_CC2S;
5741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Output Compare Mode */
5743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8U);
5744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Polarity level */
5746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC2P;
5747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
5748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 4U);
5749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
5751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
5753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N Polarity level */
5755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC2NP;
5756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Polarity */
5757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer |= (OC_Config->OCNPolarity << 4U);
5758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N State */
5759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC2NE;
5760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
5764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
ARM GAS  /tmp/cc0ViGgn.s 			page 105


5765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Check parameters */
5766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
5767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
5768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
5770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS2;
5771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS2N;
5772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output Idle state */
5773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 2U);
5774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Idle state */
5775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCNIdleState << 2U);
5776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CR2 */
5779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
5780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR1 */
5782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmrx;
5783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
5785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCR2 = OC_Config->Pulse;
5786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCER */
5788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
5789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
5790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Timer Output Compare 3 configuration
5793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
5794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
5795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
5798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 168              		.loc 1 5798 0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 173              	.LVL19:
 174 0000 30B4     		push	{r4, r5}
 175              	.LCFI2:
 176              		.cfi_def_cfa_offset 8
 177              		.cfi_offset 4, -8
 178              		.cfi_offset 5, -4
5799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmrx;
5800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
5801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
5802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
5804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC3E;
 179              		.loc 1 5804 0
 180 0002 036A     		ldr	r3, [r0, #32]
 181 0004 23F48073 		bic	r3, r3, #256
 182 0008 0362     		str	r3, [r0, #32]
5805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
ARM GAS  /tmp/cc0ViGgn.s 			page 106


5807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 183              		.loc 1 5807 0
 184 000a 036A     		ldr	r3, [r0, #32]
 185              	.LVL20:
5808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
5809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 186              		.loc 1 5809 0
 187 000c 4468     		ldr	r4, [r0, #4]
 188              	.LVL21:
5810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCMR2 register value */
5812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR2;
 189              		.loc 1 5812 0
 190 000e C269     		ldr	r2, [r0, #28]
 191              	.LVL22:
5813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
5815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_OC3M;
5816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC3S;
 192              		.loc 1 5816 0
 193 0010 22F48032 		bic	r2, r2, #65536
 194              	.LVL23:
 195 0014 22F07302 		bic	r2, r2, #115
 196              	.LVL24:
5817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Output Compare Mode */
5818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
 197              		.loc 1 5818 0
 198 0018 0D68     		ldr	r5, [r1]
 199 001a 2A43     		orrs	r2, r2, r5
 200              	.LVL25:
5819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Polarity level */
5821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC3P;
 201              		.loc 1 5821 0
 202 001c 23F40073 		bic	r3, r3, #512
 203              	.LVL26:
5822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
5823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 8U);
 204              		.loc 1 5823 0
 205 0020 8D68     		ldr	r5, [r1, #8]
 206 0022 43EA0523 		orr	r3, r3, r5, lsl #8
 207              	.LVL27:
5824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 208              		.loc 1 5825 0
 209 0026 184D     		ldr	r5, .L15
 210 0028 A842     		cmp	r0, r5
 211 002a 25D0     		beq	.L10
 212              		.loc 1 5825 0 is_stmt 0 discriminator 1
 213 002c 05F50065 		add	r5, r5, #2048
 214 0030 A842     		cmp	r0, r5
 215 0032 21D0     		beq	.L10
 216              	.L11:
5826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
5828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N Polarity level */
ARM GAS  /tmp/cc0ViGgn.s 			page 107


5830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC3NP;
5831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Polarity */
5832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer |= (OC_Config->OCNPolarity << 8U);
5833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N State */
5834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccer &= ~TIM_CCER_CC3NE;
5835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 217              		.loc 1 5837 0 is_stmt 1
 218 0034 144D     		ldr	r5, .L15
 219 0036 A842     		cmp	r0, r5
 220 0038 0FD0     		beq	.L12
 221              		.loc 1 5837 0 is_stmt 0 discriminator 1
 222 003a 05F50065 		add	r5, r5, #2048
 223 003e A842     		cmp	r0, r5
 224 0040 0BD0     		beq	.L12
 225              		.loc 1 5837 0 discriminator 2
 226 0042 05F54065 		add	r5, r5, #3072
 227 0046 A842     		cmp	r0, r5
 228 0048 07D0     		beq	.L12
 229              		.loc 1 5837 0 discriminator 3
 230 004a 05F58065 		add	r5, r5, #1024
 231 004e A842     		cmp	r0, r5
 232 0050 03D0     		beq	.L12
 233              		.loc 1 5837 0 discriminator 4
 234 0052 05F58065 		add	r5, r5, #1024
 235 0056 A842     		cmp	r0, r5
 236 0058 07D1     		bne	.L13
 237              	.L12:
 238              	.LVL28:
5838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Check parameters */
5840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
5841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
5842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
5844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS3;
5845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS3N;
 239              		.loc 1 5845 0 is_stmt 1
 240 005a 24F44054 		bic	r4, r4, #12288
 241              	.LVL29:
5846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output Idle state */
5847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 4U);
 242              		.loc 1 5847 0
 243 005e 4D69     		ldr	r5, [r1, #20]
 244 0060 44EA0514 		orr	r4, r4, r5, lsl #4
 245              	.LVL30:
5848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Idle state */
5849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 246              		.loc 1 5849 0
 247 0064 8D69     		ldr	r5, [r1, #24]
 248 0066 44EA0514 		orr	r4, r4, r5, lsl #4
 249              	.LVL31:
 250              	.L13:
5850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CR2 */
ARM GAS  /tmp/cc0ViGgn.s 			page 108


5853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 251              		.loc 1 5853 0
 252 006a 4460     		str	r4, [r0, #4]
5854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR2 */
5856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 253              		.loc 1 5856 0
 254 006c C261     		str	r2, [r0, #28]
5857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
5859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCR3 = OC_Config->Pulse;
 255              		.loc 1 5859 0
 256 006e 4A68     		ldr	r2, [r1, #4]
 257              	.LVL32:
 258 0070 C263     		str	r2, [r0, #60]
 259              	.LVL33:
5860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCER */
5862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 260              		.loc 1 5862 0
 261 0072 0362     		str	r3, [r0, #32]
5863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 262              		.loc 1 5863 0
 263 0074 30BC     		pop	{r4, r5}
 264              	.LCFI3:
 265              		.cfi_remember_state
 266              		.cfi_restore 5
 267              		.cfi_restore 4
 268              		.cfi_def_cfa_offset 0
 269              	.LVL34:
 270 0076 7047     		bx	lr
 271              	.LVL35:
 272              	.L10:
 273              	.LCFI4:
 274              		.cfi_restore_state
5830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Polarity */
 275              		.loc 1 5830 0
 276 0078 23F40063 		bic	r3, r3, #2048
 277              	.LVL36:
5832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N State */
 278              		.loc 1 5832 0
 279 007c CD68     		ldr	r5, [r1, #12]
 280 007e 43EA0523 		orr	r3, r3, r5, lsl #8
 281              	.LVL37:
5834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 282              		.loc 1 5834 0
 283 0082 23F48063 		bic	r3, r3, #1024
 284              	.LVL38:
 285 0086 D5E7     		b	.L11
 286              	.L16:
 287              		.align	2
 288              	.L15:
 289 0088 002C0140 		.word	1073818624
 290              		.cfi_endproc
 291              	.LFE217:
 293              		.section	.text.TIM_OC4_SetConfig,"ax",%progbits
 294              		.align	1
ARM GAS  /tmp/cc0ViGgn.s 			page 109


 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 298              		.fpu fpv4-sp-d16
 300              	TIM_OC4_SetConfig:
 301              	.LFB218:
5864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Timer Output Compare 4 configuration
5867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
5868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
5869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
5872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 302              		.loc 1 5872 0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		@ link register save eliminated.
 307              	.LVL39:
 308 0000 30B4     		push	{r4, r5}
 309              	.LCFI5:
 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 4, -8
 312              		.cfi_offset 5, -4
5873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmrx;
5874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
5875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
5876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
5878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC4E;
 313              		.loc 1 5878 0
 314 0002 036A     		ldr	r3, [r0, #32]
 315 0004 23F48053 		bic	r3, r3, #4096
 316 0008 0362     		str	r3, [r0, #32]
5879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
5881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 317              		.loc 1 5881 0
 318 000a 036A     		ldr	r3, [r0, #32]
 319              	.LVL40:
5882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
5883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 320              		.loc 1 5883 0
 321 000c 4468     		ldr	r4, [r0, #4]
 322              	.LVL41:
5884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCMR2 register value */
5886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR2;
 323              		.loc 1 5886 0
 324 000e C269     		ldr	r2, [r0, #28]
 325              	.LVL42:
5887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
5889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_OC4M;
5890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~TIM_CCMR2_CC4S;
ARM GAS  /tmp/cc0ViGgn.s 			page 110


 326              		.loc 1 5890 0
 327 0010 22F08072 		bic	r2, r2, #16777216
 328              	.LVL43:
 329 0014 22F4E642 		bic	r2, r2, #29440
 330              	.LVL44:
5891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Output Compare Mode */
5893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8U);
 331              		.loc 1 5893 0
 332 0018 0D68     		ldr	r5, [r1]
 333 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 334              	.LVL45:
5894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Polarity level */
5896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC4P;
 335              		.loc 1 5896 0
 336 001e 23F40053 		bic	r3, r3, #8192
 337              	.LVL46:
5897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
5898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 12U);
 338              		.loc 1 5898 0
 339 0022 8D68     		ldr	r5, [r1, #8]
 340 0024 43EA0533 		orr	r3, r3, r5, lsl #12
 341              	.LVL47:
5899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 342              		.loc 1 5900 0
 343 0028 0F4D     		ldr	r5, .L21
 344 002a A842     		cmp	r0, r5
 345 002c 0FD0     		beq	.L18
 346              		.loc 1 5900 0 is_stmt 0 discriminator 1
 347 002e 05F50065 		add	r5, r5, #2048
 348 0032 A842     		cmp	r0, r5
 349 0034 0BD0     		beq	.L18
 350              		.loc 1 5900 0 discriminator 2
 351 0036 05F54065 		add	r5, r5, #3072
 352 003a A842     		cmp	r0, r5
 353 003c 07D0     		beq	.L18
 354              		.loc 1 5900 0 discriminator 3
 355 003e 05F58065 		add	r5, r5, #1024
 356 0042 A842     		cmp	r0, r5
 357 0044 03D0     		beq	.L18
 358              		.loc 1 5900 0 discriminator 4
 359 0046 05F58065 		add	r5, r5, #1024
 360 004a A842     		cmp	r0, r5
 361 004c 04D1     		bne	.L19
 362              	.L18:
5901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Check parameters */
5903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
5904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output Compare IDLE State */
5906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS4;
 363              		.loc 1 5906 0 is_stmt 1
 364 004e 24F48044 		bic	r4, r4, #16384
 365              	.LVL48:
5907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 111


5908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output Idle state */
5909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 6U);
 366              		.loc 1 5909 0
 367 0052 4D69     		ldr	r5, [r1, #20]
 368 0054 44EA8514 		orr	r4, r4, r5, lsl #6
 369              	.LVL49:
 370              	.L19:
5910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CR2 */
5913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 371              		.loc 1 5913 0
 372 0058 4460     		str	r4, [r0, #4]
5914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR2 */
5916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 373              		.loc 1 5916 0
 374 005a C261     		str	r2, [r0, #28]
5917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
5919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCR4 = OC_Config->Pulse;
 375              		.loc 1 5919 0
 376 005c 4A68     		ldr	r2, [r1, #4]
 377              	.LVL50:
 378 005e 0264     		str	r2, [r0, #64]
 379              	.LVL51:
5920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCER */
5922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 380              		.loc 1 5922 0
 381 0060 0362     		str	r3, [r0, #32]
5923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 382              		.loc 1 5923 0
 383 0062 30BC     		pop	{r4, r5}
 384              	.LCFI6:
 385              		.cfi_restore 5
 386              		.cfi_restore 4
 387              		.cfi_def_cfa_offset 0
 388              	.LVL52:
 389 0064 7047     		bx	lr
 390              	.L22:
 391 0066 00BF     		.align	2
 392              	.L21:
 393 0068 002C0140 		.word	1073818624
 394              		.cfi_endproc
 395              	.LFE218:
 397              		.section	.text.TIM_OC5_SetConfig,"ax",%progbits
 398              		.align	1
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 402              		.fpu fpv4-sp-d16
 404              	TIM_OC5_SetConfig:
 405              	.LFB219:
5924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Timer Output Compare 5 configuration
ARM GAS  /tmp/cc0ViGgn.s 			page 112


5927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
5928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
5929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
5932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               TIM_OC_InitTypeDef *OC_Config)
5933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 406              		.loc 1 5933 0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 411              	.LVL53:
 412 0000 30B4     		push	{r4, r5}
 413              	.LCFI7:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 4, -8
 416              		.cfi_offset 5, -4
5934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmrx;
5935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
5936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
5937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the output: Reset the CCxE Bit */
5939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC5E;
 417              		.loc 1 5939 0
 418 0002 036A     		ldr	r3, [r0, #32]
 419 0004 23F48033 		bic	r3, r3, #65536
 420 0008 0362     		str	r3, [r0, #32]
5940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
5942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 421              		.loc 1 5942 0
 422 000a 036A     		ldr	r3, [r0, #32]
 423              	.LVL54:
5943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
5944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 424              		.loc 1 5944 0
 425 000c 4468     		ldr	r4, [r0, #4]
 426              	.LVL55:
5945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
5946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR3;
 427              		.loc 1 5946 0
 428 000e 426D     		ldr	r2, [r0, #84]
 429              	.LVL56:
5947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Compare Mode Bits */
5949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~(TIM_CCMR3_OC5M);
 430              		.loc 1 5949 0
 431 0010 22F48032 		bic	r2, r2, #65536
 432              	.LVL57:
 433 0014 22F07002 		bic	r2, r2, #112
 434              	.LVL58:
5950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Output Compare Mode */
5951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx |= OC_Config->OCMode;
 435              		.loc 1 5951 0
 436 0018 0D68     		ldr	r5, [r1]
 437 001a 2A43     		orrs	r2, r2, r5
ARM GAS  /tmp/cc0ViGgn.s 			page 113


 438              	.LVL59:
5952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Polarity level */
5954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~TIM_CCER_CC5P;
 439              		.loc 1 5954 0
 440 001c 23F40033 		bic	r3, r3, #131072
 441              	.LVL60:
5955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
5956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 16U);
 442              		.loc 1 5956 0
 443 0020 8D68     		ldr	r5, [r1, #8]
 444 0022 43EA0543 		orr	r3, r3, r5, lsl #16
 445              	.LVL61:
5957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 446              		.loc 1 5958 0
 447 0026 0F4D     		ldr	r5, .L27
 448 0028 A842     		cmp	r0, r5
 449 002a 0FD0     		beq	.L24
 450              		.loc 1 5958 0 is_stmt 0 discriminator 1
 451 002c 05F50065 		add	r5, r5, #2048
 452 0030 A842     		cmp	r0, r5
 453 0032 0BD0     		beq	.L24
 454              		.loc 1 5958 0 discriminator 2
 455 0034 05F54065 		add	r5, r5, #3072
 456 0038 A842     		cmp	r0, r5
 457 003a 07D0     		beq	.L24
 458              		.loc 1 5958 0 discriminator 3
 459 003c 05F58065 		add	r5, r5, #1024
 460 0040 A842     		cmp	r0, r5
 461 0042 03D0     		beq	.L24
 462              		.loc 1 5958 0 discriminator 4
 463 0044 05F58065 		add	r5, r5, #1024
 464 0048 A842     		cmp	r0, r5
 465 004a 04D1     		bne	.L25
 466              	.L24:
5959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
5960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output Compare IDLE State */
5961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS5;
 467              		.loc 1 5961 0 is_stmt 1
 468 004c 24F48034 		bic	r4, r4, #65536
 469              	.LVL62:
5962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output Idle state */
5963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 8U);
 470              		.loc 1 5963 0
 471 0050 4D69     		ldr	r5, [r1, #20]
 472 0052 44EA0524 		orr	r4, r4, r5, lsl #8
 473              	.LVL63:
 474              	.L25:
5964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
5965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CR2 */
5966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 475              		.loc 1 5966 0
 476 0056 4460     		str	r4, [r0, #4]
5967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR3 */
5969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR3 = tmpccmrx;
ARM GAS  /tmp/cc0ViGgn.s 			page 114


 477              		.loc 1 5969 0
 478 0058 4265     		str	r2, [r0, #84]
5970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
5972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCR5 = OC_Config->Pulse;
 479              		.loc 1 5972 0
 480 005a 4A68     		ldr	r2, [r1, #4]
 481              	.LVL64:
 482 005c 8265     		str	r2, [r0, #88]
 483              	.LVL65:
5973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCER */
5975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 484              		.loc 1 5975 0
 485 005e 0362     		str	r3, [r0, #32]
5976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 486              		.loc 1 5976 0
 487 0060 30BC     		pop	{r4, r5}
 488              	.LCFI8:
 489              		.cfi_restore 5
 490              		.cfi_restore 4
 491              		.cfi_def_cfa_offset 0
 492              	.LVL66:
 493 0062 7047     		bx	lr
 494              	.L28:
 495              		.align	2
 496              	.L27:
 497 0064 002C0140 		.word	1073818624
 498              		.cfi_endproc
 499              	.LFE219:
 501              		.section	.text.TIM_OC6_SetConfig,"ax",%progbits
 502              		.align	1
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu fpv4-sp-d16
 508              	TIM_OC6_SetConfig:
 509              	.LFB220:
5977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
5979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Timer Output Compare 6 configuration
5980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
5981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  OC_Config The ouput configuration structure
5982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
5983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
5984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
5985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               TIM_OC_InitTypeDef *OC_Config)
5986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 510              		.loc 1 5986 0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 515              	.LVL67:
 516 0000 30B4     		push	{r4, r5}
 517              	.LCFI9:
 518              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc0ViGgn.s 			page 115


 519              		.cfi_offset 4, -8
 520              		.cfi_offset 5, -4
5987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmrx;
5988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
5989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
5990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the output: Reset the CCxE Bit */
5992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC6E;
 521              		.loc 1 5992 0
 522 0002 036A     		ldr	r3, [r0, #32]
 523 0004 23F48013 		bic	r3, r3, #1048576
 524 0008 0362     		str	r3, [r0, #32]
5993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
5994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCER register value */
5995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 525              		.loc 1 5995 0
 526 000a 036A     		ldr	r3, [r0, #32]
 527              	.LVL68:
5996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
5997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpcr2 =  TIMx->CR2;
 528              		.loc 1 5997 0
 529 000c 4468     		ldr	r4, [r0, #4]
 530              	.LVL69:
5998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CCMR1 register value */
5999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx = TIMx->CCMR3;
 531              		.loc 1 5999 0
 532 000e 426D     		ldr	r2, [r0, #84]
 533              	.LVL70:
6000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Compare Mode Bits */
6002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx &= ~(TIM_CCMR3_OC6M);
 534              		.loc 1 6002 0
 535 0010 22F08072 		bic	r2, r2, #16777216
 536              	.LVL71:
 537 0014 22F4E042 		bic	r2, r2, #28672
 538              	.LVL72:
6003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Output Compare Mode */
6004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmrx |= (OC_Config->OCMode << 8U);
 539              		.loc 1 6004 0
 540 0018 0D68     		ldr	r5, [r1]
 541 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 542              	.LVL73:
6005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Output Polarity level */
6007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 543              		.loc 1 6007 0
 544 001e 23F40013 		bic	r3, r3, #2097152
 545              	.LVL74:
6008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
6009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (OC_Config->OCPolarity << 20U);
 546              		.loc 1 6009 0
 547 0022 8D68     		ldr	r5, [r1, #8]
 548 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 549              	.LVL75:
6010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 550              		.loc 1 6011 0
ARM GAS  /tmp/cc0ViGgn.s 			page 116


 551 0028 0F4D     		ldr	r5, .L33
 552 002a A842     		cmp	r0, r5
 553 002c 0FD0     		beq	.L30
 554              		.loc 1 6011 0 is_stmt 0 discriminator 1
 555 002e 05F50065 		add	r5, r5, #2048
 556 0032 A842     		cmp	r0, r5
 557 0034 0BD0     		beq	.L30
 558              		.loc 1 6011 0 discriminator 2
 559 0036 05F54065 		add	r5, r5, #3072
 560 003a A842     		cmp	r0, r5
 561 003c 07D0     		beq	.L30
 562              		.loc 1 6011 0 discriminator 3
 563 003e 05F58065 		add	r5, r5, #1024
 564 0042 A842     		cmp	r0, r5
 565 0044 03D0     		beq	.L30
 566              		.loc 1 6011 0 discriminator 4
 567 0046 05F58065 		add	r5, r5, #1024
 568 004a A842     		cmp	r0, r5
 569 004c 04D1     		bne	.L31
 570              	.L30:
6012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
6013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output Compare IDLE State */
6014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 &= ~TIM_CR2_OIS6;
 571              		.loc 1 6014 0 is_stmt 1
 572 004e 24F48024 		bic	r4, r4, #262144
 573              	.LVL76:
6015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output Idle state */
6016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr2 |= (OC_Config->OCIdleState << 10U);
 574              		.loc 1 6016 0
 575 0052 4D69     		ldr	r5, [r1, #20]
 576 0054 44EA8524 		orr	r4, r4, r5, lsl #10
 577              	.LVL77:
 578              	.L31:
6017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
6018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CR2 */
6020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CR2 = tmpcr2;
 579              		.loc 1 6020 0
 580 0058 4460     		str	r4, [r0, #4]
6021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR3 */
6023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR3 = tmpccmrx;
 581              		.loc 1 6023 0
 582 005a 4265     		str	r2, [r0, #84]
6024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Capture Compare Register value */
6026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCR6 = OC_Config->Pulse;
 583              		.loc 1 6026 0
 584 005c 4A68     		ldr	r2, [r1, #4]
 585              	.LVL78:
 586 005e C265     		str	r2, [r0, #92]
 587              	.LVL79:
6027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCER */
6029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 588              		.loc 1 6029 0
 589 0060 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/cc0ViGgn.s 			page 117


6030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 590              		.loc 1 6030 0
 591 0062 30BC     		pop	{r4, r5}
 592              	.LCFI10:
 593              		.cfi_restore 5
 594              		.cfi_restore 4
 595              		.cfi_def_cfa_offset 0
 596              	.LVL80:
 597 0064 7047     		bx	lr
 598              	.L34:
 599 0066 00BF     		.align	2
 600              	.L33:
 601 0068 002C0140 		.word	1073818624
 602              		.cfi_endproc
 603              	.LFE220:
 605              		.section	.text.TIM_TI1_ConfigInputStage,"ax",%progbits
 606              		.align	1
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 610              		.fpu fpv4-sp-d16
 612              	TIM_TI1_ConfigInputStage:
 613              	.LFB223:
6031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Slave Timer configuration function
6034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  htim TIM handle
6035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  sSlaveConfig Slave timer configuration
6036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
6039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                      TIM_SlaveConfigTypeDef *sSlaveConfig)
6040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
6041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
6042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr1;
6043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
6044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
6046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr = htim->Instance->SMCR;
6047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the Trigger Selection Bits */
6049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_TS;
6050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Input Trigger source */
6051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr |= sSlaveConfig->InputTrigger;
6052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the slave mode Bits */
6054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_SMS;
6055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the slave mode */
6056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr |= sSlaveConfig->SlaveMode;
6057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx SMCR */
6059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
6060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Configure the trigger prescaler, filter, and polarity */
6062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   switch (sSlaveConfig->InputTrigger)
6063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
6064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_ETRF:
ARM GAS  /tmp/cc0ViGgn.s 			page 118


6065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
6066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
6067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
6068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
6069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
6070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure the ETR Trigger source */
6072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_ETR_SetConfig(htim->Instance,
6073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler,
6074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sSlaveConfig->TriggerPolarity,
6075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sSlaveConfig->TriggerFilter);
6076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
6077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
6078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_TI1F_ED:
6080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
6081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
6082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
6083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Disable the Channel 1: Reset the CC1E Bit */
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpccer = htim->Instance->CCER;
6087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCER &= ~TIM_CCER_CC1E;
6088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;
6089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Set the filter */
6091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpccmr1 &= ~TIM_CCMR1_IC1F;
6092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
6093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Write to TIMx CCMR1 and CCER registers */
6095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 = tmpccmr1;
6096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCER = tmpccer;
6097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
6098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
6099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_TI1FP1:
6101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
6102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
6103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
6104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
6105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure TI1 Filter and Polarity */
6108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_TI1_ConfigInputStage(htim->Instance,
6109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
6110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sSlaveConfig->TriggerFilter);
6111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
6112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
6113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_TI2FP2:
6115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
6116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameters */
6117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
6118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
6119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
6120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Configure TI2 Filter and Polarity */
ARM GAS  /tmp/cc0ViGgn.s 			page 119


6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_TI2_ConfigInputStage(htim->Instance,
6123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
6124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sSlaveConfig->TriggerFilter);
6125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
6126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
6127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_ITR0:
6129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_ITR1:
6130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_ITR2:
6131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     case TIM_TS_ITR3:
6132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
6133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Check the parameter */
6134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
6135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
6136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
6137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     default:
6139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
6140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
6141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
6142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the TI1 as Input.
6145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
6146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
6152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1.
6154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2.
6155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC.
6156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1
6160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
6161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
6162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
6164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                        uint32_t TIM_ICFilter)
6165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
6166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr1;
6167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
6168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
6170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
6171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
6172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
6173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Input */
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
6176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
6177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccmr1 &= ~TIM_CCMR1_CC1S;
6178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccmr1 |= TIM_ICSelection;
ARM GAS  /tmp/cc0ViGgn.s 			page 120


6179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
6180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   else
6181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
6182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccmr1 |= TIM_CCMR1_CC1S_0;
6183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
6184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the filter */
6186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC1F;
6187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
6188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Polarity and set the CC1E Bit */
6190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
6191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
6192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1;
6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
6196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
6197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the Polarity and Filter for TI1.
6200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
6201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
6211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 614              		.loc 1 6211 0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 619              	.LVL81:
 620 0000 10B4     		push	{r4}
 621              	.LCFI11:
 622              		.cfi_def_cfa_offset 4
 623              		.cfi_offset 4, -4
6212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr1;
6213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
6214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
6216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 624              		.loc 1 6216 0
 625 0002 036A     		ldr	r3, [r0, #32]
 626              	.LVL82:
6217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC1E;
 627              		.loc 1 6217 0
 628 0004 046A     		ldr	r4, [r0, #32]
 629 0006 24F00104 		bic	r4, r4, #1
 630 000a 0462     		str	r4, [r0, #32]
6218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
ARM GAS  /tmp/cc0ViGgn.s 			page 121


 631              		.loc 1 6218 0
 632 000c 8469     		ldr	r4, [r0, #24]
 633              	.LVL83:
6219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the filter */
6221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC1F;
 634              		.loc 1 6221 0
 635 000e 24F0F004 		bic	r4, r4, #240
 636              	.LVL84:
6222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 4U);
 637              		.loc 1 6222 0
 638 0012 44EA0212 		orr	r2, r4, r2, lsl #4
 639              	.LVL85:
6223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Polarity and set the CC1E Bit */
6225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 640              		.loc 1 6225 0
 641 0016 23F00A03 		bic	r3, r3, #10
 642              	.LVL86:
6226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= TIM_ICPolarity;
 643              		.loc 1 6226 0
 644 001a 0B43     		orrs	r3, r3, r1
 645              	.LVL87:
6227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 646              		.loc 1 6229 0
 647 001c 8261     		str	r2, [r0, #24]
6230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 648              		.loc 1 6230 0
 649 001e 0362     		str	r3, [r0, #32]
6231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 650              		.loc 1 6231 0
 651 0020 5DF8044B 		ldr	r4, [sp], #4
 652              	.LCFI12:
 653              		.cfi_restore 4
 654              		.cfi_def_cfa_offset 0
 655 0024 7047     		bx	lr
 656              		.cfi_endproc
 657              	.LFE223:
 659              		.section	.text.TIM_TI2_SetConfig,"ax",%progbits
 660              		.align	1
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 664              		.fpu fpv4-sp-d16
 666              	TIM_TI2_SetConfig:
 667              	.LFB224:
6232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the TI2 as Input.
6235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
ARM GAS  /tmp/cc0ViGgn.s 			page 122


6241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
6242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2.
6244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1.
6245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC.
6246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2
6250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
6251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
6252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
6254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
6255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 668              		.loc 1 6255 0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 0
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672              		@ link register save eliminated.
 673              	.LVL88:
 674 0000 30B4     		push	{r4, r5}
 675              	.LCFI13:
 676              		.cfi_def_cfa_offset 8
 677              		.cfi_offset 4, -8
 678              		.cfi_offset 5, -4
6256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr1;
6257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
6258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
6260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
 679              		.loc 1 6260 0
 680 0002 046A     		ldr	r4, [r0, #32]
 681 0004 24F01004 		bic	r4, r4, #16
 682 0008 0462     		str	r4, [r0, #32]
6261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 683              		.loc 1 6261 0
 684 000a 8469     		ldr	r4, [r0, #24]
 685              	.LVL89:
6262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 686              		.loc 1 6262 0
 687 000c 056A     		ldr	r5, [r0, #32]
 688              	.LVL90:
6263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Input */
6265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_CC2S;
 689              		.loc 1 6265 0
 690 000e 24F44074 		bic	r4, r4, #768
 691              	.LVL91:
6266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICSelection << 8U);
 692              		.loc 1 6266 0
 693 0012 44EA0222 		orr	r2, r4, r2, lsl #8
 694              	.LVL92:
6267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the filter */
6269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC2F;
 695              		.loc 1 6269 0
ARM GAS  /tmp/cc0ViGgn.s 			page 123


 696 0016 22F47042 		bic	r2, r2, #61440
 697              	.LVL93:
6270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 698              		.loc 1 6270 0
 699 001a 1B03     		lsls	r3, r3, #12
 700              	.LVL94:
 701 001c 9BB2     		uxth	r3, r3
 702 001e 1A43     		orrs	r2, r2, r3
 703              	.LVL95:
6271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Polarity and set the CC2E Bit */
6273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 704              		.loc 1 6273 0
 705 0020 25F0A005 		bic	r5, r5, #160
 706              	.LVL96:
6274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 707              		.loc 1 6274 0
 708 0024 0901     		lsls	r1, r1, #4
 709              	.LVL97:
 710 0026 01F0A001 		and	r1, r1, #160
 711 002a 0D43     		orrs	r5, r5, r1
 712              	.LVL98:
6275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 713              		.loc 1 6277 0
 714 002c 8261     		str	r2, [r0, #24]
6278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 715              		.loc 1 6278 0
 716 002e 0562     		str	r5, [r0, #32]
6279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 717              		.loc 1 6279 0
 718 0030 30BC     		pop	{r4, r5}
 719              	.LCFI14:
 720              		.cfi_restore 5
 721              		.cfi_restore 4
 722              		.cfi_def_cfa_offset 0
 723              	.LVL99:
 724 0032 7047     		bx	lr
 725              		.cfi_endproc
 726              	.LFE224:
 728              		.section	.text.TIM_TI2_ConfigInputStage,"ax",%progbits
 729              		.align	1
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 733              		.fpu fpv4-sp-d16
 735              	TIM_TI2_ConfigInputStage:
 736              	.LFB225:
6280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the Polarity and Filter for TI2.
6283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral.
6284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
ARM GAS  /tmp/cc0ViGgn.s 			page 124


6288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFil
6294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 737              		.loc 1 6294 0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 742              	.LVL100:
 743 0000 10B4     		push	{r4}
 744              	.LCFI15:
 745              		.cfi_def_cfa_offset 4
 746              		.cfi_offset 4, -4
6295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr1;
6296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
6297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
6299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC2E;
 747              		.loc 1 6299 0
 748 0002 036A     		ldr	r3, [r0, #32]
 749 0004 23F01003 		bic	r3, r3, #16
 750 0008 0362     		str	r3, [r0, #32]
6300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 751              		.loc 1 6300 0
 752 000a 8469     		ldr	r4, [r0, #24]
 753              	.LVL101:
6301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 754              		.loc 1 6301 0
 755 000c 036A     		ldr	r3, [r0, #32]
 756              	.LVL102:
6302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the filter */
6304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 &= ~TIM_CCMR1_IC2F;
 757              		.loc 1 6304 0
 758 000e 24F47044 		bic	r4, r4, #61440
 759              	.LVL103:
6305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= (TIM_ICFilter << 12U);
 760              		.loc 1 6305 0
 761 0012 44EA0232 		orr	r2, r4, r2, lsl #12
 762              	.LVL104:
6306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Polarity and set the CC2E Bit */
6308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 763              		.loc 1 6308 0
 764 0016 23F0A003 		bic	r3, r3, #160
 765              	.LVL105:
6309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity << 4U);
 766              		.loc 1 6309 0
 767 001a 43EA0113 		orr	r3, r3, r1, lsl #4
 768              	.LVL106:
6310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
6312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
ARM GAS  /tmp/cc0ViGgn.s 			page 125


 769              		.loc 1 6312 0
 770 001e 8261     		str	r2, [r0, #24]
6313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 771              		.loc 1 6313 0
 772 0020 0362     		str	r3, [r0, #32]
6314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 773              		.loc 1 6314 0
 774 0022 5DF8044B 		ldr	r4, [sp], #4
 775              	.LCFI16:
 776              		.cfi_restore 4
 777              		.cfi_def_cfa_offset 0
 778 0026 7047     		bx	lr
 779              		.cfi_endproc
 780              	.LFE225:
 782              		.section	.text.TIM_TI3_SetConfig,"ax",%progbits
 783              		.align	1
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 787              		.fpu fpv4-sp-d16
 789              	TIM_TI3_SetConfig:
 790              	.LFB226:
6315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the TI3 as Input.
6318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
6325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3.
6327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4.
6328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC.
6329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4
6333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
6334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
6335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
6337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
6338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 791              		.loc 1 6338 0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795              		@ link register save eliminated.
 796              	.LVL107:
 797 0000 30B4     		push	{r4, r5}
 798              	.LCFI17:
 799              		.cfi_def_cfa_offset 8
 800              		.cfi_offset 4, -8
 801              		.cfi_offset 5, -4
ARM GAS  /tmp/cc0ViGgn.s 			page 126


6339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr2;
6340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
6341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
6343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC3E;
 802              		.loc 1 6343 0
 803 0002 046A     		ldr	r4, [r0, #32]
 804 0004 24F48074 		bic	r4, r4, #256
 805 0008 0462     		str	r4, [r0, #32]
6344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 806              		.loc 1 6344 0
 807 000a C469     		ldr	r4, [r0, #28]
 808              	.LVL108:
6345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 809              		.loc 1 6345 0
 810 000c 056A     		ldr	r5, [r0, #32]
 811              	.LVL109:
6346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Input */
6348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_CC3S;
 812              		.loc 1 6348 0
 813 000e 24F00304 		bic	r4, r4, #3
 814              	.LVL110:
6349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 |= TIM_ICSelection;
 815              		.loc 1 6349 0
 816 0012 2243     		orrs	r2, r2, r4
 817              	.LVL111:
6350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the filter */
6352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_IC3F;
 818              		.loc 1 6352 0
 819 0014 22F0F002 		bic	r2, r2, #240
 820              	.LVL112:
6353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 821              		.loc 1 6353 0
 822 0018 1B01     		lsls	r3, r3, #4
 823              	.LVL113:
 824 001a DBB2     		uxtb	r3, r3
 825 001c 1A43     		orrs	r2, r2, r3
 826              	.LVL114:
6354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Polarity and set the CC3E Bit */
6356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 827              		.loc 1 6356 0
 828 001e 25F42065 		bic	r5, r5, #2560
 829              	.LVL115:
6357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 830              		.loc 1 6357 0
 831 0022 0902     		lsls	r1, r1, #8
 832              	.LVL116:
 833 0024 01F42061 		and	r1, r1, #2560
 834 0028 0D43     		orrs	r5, r5, r1
 835              	.LVL117:
6358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
6360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 836              		.loc 1 6360 0
ARM GAS  /tmp/cc0ViGgn.s 			page 127


 837 002a C261     		str	r2, [r0, #28]
6361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 838              		.loc 1 6361 0
 839 002c 0562     		str	r5, [r0, #32]
6362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 840              		.loc 1 6362 0
 841 002e 30BC     		pop	{r4, r5}
 842              	.LCFI18:
 843              		.cfi_restore 5
 844              		.cfi_restore 4
 845              		.cfi_def_cfa_offset 0
 846              	.LVL118:
 847 0030 7047     		bx	lr
 848              		.cfi_endproc
 849              	.LFE226:
 851              		.section	.text.TIM_TI4_SetConfig,"ax",%progbits
 852              		.align	1
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 856              		.fpu fpv4-sp-d16
 858              	TIM_TI4_SetConfig:
 859              	.LFB227:
6363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configure the TI4 as Input.
6366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICPolarity The Input Polarity.
6368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_RISING
6370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_FALLING
6371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICPOLARITY_BOTHEDGE
6372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICSelection specifies the input to be used.
6373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4.
6375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3.
6376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC.
6377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ICFilter Specifies the Input Capture Filter.
6378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
6379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3
6380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
6381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *        protected against un-initialized filter and polarity values.
6382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
6385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                               uint32_t TIM_ICFilter)
6386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 860              		.loc 1 6386 0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 865              	.LVL119:
 866 0000 30B4     		push	{r4, r5}
 867              	.LCFI19:
 868              		.cfi_def_cfa_offset 8
 869              		.cfi_offset 4, -8
ARM GAS  /tmp/cc0ViGgn.s 			page 128


 870              		.cfi_offset 5, -4
6387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr2;
6388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccer;
6389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
6391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~TIM_CCER_CC4E;
 871              		.loc 1 6391 0
 872 0002 046A     		ldr	r4, [r0, #32]
 873 0004 24F48054 		bic	r4, r4, #4096
 874 0008 0462     		str	r4, [r0, #32]
6392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 875              		.loc 1 6392 0
 876 000a C469     		ldr	r4, [r0, #28]
 877              	.LVL120:
6393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 878              		.loc 1 6393 0
 879 000c 056A     		ldr	r5, [r0, #32]
 880              	.LVL121:
6394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Input */
6396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_CC4S;
 881              		.loc 1 6396 0
 882 000e 24F44074 		bic	r4, r4, #768
 883              	.LVL122:
6397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 |= (TIM_ICSelection << 8U);
 884              		.loc 1 6397 0
 885 0012 44EA0222 		orr	r2, r4, r2, lsl #8
 886              	.LVL123:
6398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the filter */
6400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 &= ~TIM_CCMR2_IC4F;
 887              		.loc 1 6400 0
 888 0016 22F47042 		bic	r2, r2, #61440
 889              	.LVL124:
6401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 890              		.loc 1 6401 0
 891 001a 1B03     		lsls	r3, r3, #12
 892              	.LVL125:
 893 001c 9BB2     		uxth	r3, r3
 894 001e 1A43     		orrs	r2, r2, r3
 895              	.LVL126:
6402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Select the Polarity and set the CC4E Bit */
6404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 896              		.loc 1 6404 0
 897 0020 25F42045 		bic	r5, r5, #40960
 898              	.LVL127:
6405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 899              		.loc 1 6405 0
 900 0024 0903     		lsls	r1, r1, #12
 901              	.LVL128:
 902 0026 01F42041 		and	r1, r1, #40960
 903 002a 0D43     		orrs	r5, r5, r1
 904              	.LVL129:
6406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
6408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCMR2 = tmpccmr2;
ARM GAS  /tmp/cc0ViGgn.s 			page 129


 905              		.loc 1 6408 0
 906 002c C261     		str	r2, [r0, #28]
6409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer ;
 907              		.loc 1 6409 0
 908 002e 0562     		str	r5, [r0, #32]
6410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 909              		.loc 1 6410 0
 910 0030 30BC     		pop	{r4, r5}
 911              	.LCFI20:
 912              		.cfi_restore 5
 913              		.cfi_restore 4
 914              		.cfi_def_cfa_offset 0
 915              	.LVL130:
 916 0032 7047     		bx	lr
 917              		.cfi_endproc
 918              	.LFE227:
 920              		.section	.text.TIM_ITRx_SetConfig,"ax",%progbits
 921              		.align	1
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 925              		.fpu fpv4-sp-d16
 927              	TIM_ITRx_SetConfig:
 928              	.LFB228:
6411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Selects the Input Trigger source
6414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  InputTriggerSource The Input Trigger source.
6416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
6418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
6419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
6420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
6421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
6422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
6423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
6424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
6425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
6428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 929              		.loc 1 6428 0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 934              	.LVL131:
6429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
6430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx SMCR register value */
6432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr = TIMx->SMCR;
 935              		.loc 1 6432 0
 936 0000 8368     		ldr	r3, [r0, #8]
 937              	.LVL132:
6433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the TS Bits */
6434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr &= ~TIM_SMCR_TS;
ARM GAS  /tmp/cc0ViGgn.s 			page 130


 938              		.loc 1 6434 0
 939 0002 23F07003 		bic	r3, r3, #112
 940              	.LVL133:
6435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Input Trigger source and the slave mode*/
6436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 941              		.loc 1 6436 0
 942 0006 1943     		orrs	r1, r1, r3
 943              	.LVL134:
 944 0008 41F00701 		orr	r1, r1, #7
 945              	.LVL135:
6437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx SMCR */
6438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->SMCR = tmpsmcr;
 946              		.loc 1 6438 0
 947 000c 8160     		str	r1, [r0, #8]
 948 000e 7047     		bx	lr
 949              		.cfi_endproc
 950              	.LFE228:
 952              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 953              		.align	1
 954              		.weak	HAL_TIM_Base_MspInit
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 958              		.fpu fpv4-sp-d16
 960              	HAL_TIM_Base_MspInit:
 961              	.LFB125:
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 962              		.loc 1 351 0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 967              	.LVL136:
 968 0000 7047     		bx	lr
 969              		.cfi_endproc
 970              	.LFE125:
 972              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 973              		.align	1
 974              		.weak	HAL_TIM_Base_MspDeInit
 975              		.syntax unified
 976              		.thumb
 977              		.thumb_func
 978              		.fpu fpv4-sp-d16
 980              	HAL_TIM_Base_MspDeInit:
 981              	.LFB126:
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 982              		.loc 1 366 0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 0
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 986              		@ link register save eliminated.
 987              	.LVL137:
 988 0000 7047     		bx	lr
 989              		.cfi_endproc
 990              	.LFE126:
 992              		.section	.text.HAL_TIM_Base_DeInit,"ax",%progbits
 993              		.align	1
ARM GAS  /tmp/cc0ViGgn.s 			page 131


 994              		.global	HAL_TIM_Base_DeInit
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 998              		.fpu fpv4-sp-d16
 1000              	HAL_TIM_Base_DeInit:
 1001              	.LFB124:
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1002              		.loc 1 315 0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              	.LVL138:
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1007              		.loc 1 315 0
 1008 0000 10B5     		push	{r4, lr}
 1009              	.LCFI21:
 1010              		.cfi_def_cfa_offset 8
 1011              		.cfi_offset 4, -8
 1012              		.cfi_offset 14, -4
 1013 0002 0446     		mov	r4, r0
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1014              		.loc 1 319 0
 1015 0004 0223     		movs	r3, #2
 1016 0006 80F83D30 		strb	r3, [r0, #61]
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1017              		.loc 1 322 0
 1018 000a 0368     		ldr	r3, [r0]
 1019 000c 196A     		ldr	r1, [r3, #32]
 1020 000e 41F21112 		movw	r2, #4369
 1021 0012 1142     		tst	r1, r2
 1022 0014 08D1     		bne	.L49
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1023              		.loc 1 322 0 is_stmt 0 discriminator 1
 1024 0016 196A     		ldr	r1, [r3, #32]
 1025 0018 40F24442 		movw	r2, #1092
 1026 001c 1142     		tst	r1, r2
 1027 001e 03D1     		bne	.L49
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1028              		.loc 1 322 0 discriminator 2
 1029 0020 1A68     		ldr	r2, [r3]
 1030 0022 22F00102 		bic	r2, r2, #1
 1031 0026 1A60     		str	r2, [r3]
 1032              	.L49:
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1033              		.loc 1 333 0 is_stmt 1
 1034 0028 2046     		mov	r0, r4
 1035              	.LVL139:
 1036 002a FFF7FEFF 		bl	HAL_TIM_Base_MspDeInit
 1037              	.LVL140:
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1038              		.loc 1 337 0
 1039 002e 0020     		movs	r0, #0
 1040 0030 84F83D00 		strb	r0, [r4, #61]
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1041              		.loc 1 340 0
 1042 0034 84F83C00 		strb	r0, [r4, #60]
ARM GAS  /tmp/cc0ViGgn.s 			page 132


 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1043              		.loc 1 343 0
 1044 0038 10BD     		pop	{r4, pc}
 1045              		.cfi_endproc
 1046              	.LFE124:
 1048              		.section	.text.HAL_TIM_Base_Start,"ax",%progbits
 1049              		.align	1
 1050              		.global	HAL_TIM_Base_Start
 1051              		.syntax unified
 1052              		.thumb
 1053              		.thumb_func
 1054              		.fpu fpv4-sp-d16
 1056              	HAL_TIM_Base_Start:
 1057              	.LFB127:
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1058              		.loc 1 382 0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062              		@ link register save eliminated.
 1063              	.LVL141:
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1064              		.loc 1 387 0
 1065 0000 0223     		movs	r3, #2
 1066 0002 80F83D30 		strb	r3, [r0, #61]
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1067              		.loc 1 390 0
 1068 0006 0368     		ldr	r3, [r0]
 1069 0008 9968     		ldr	r1, [r3, #8]
 1070 000a 094A     		ldr	r2, .L53
 1071 000c 0A40     		ands	r2, r2, r1
 1072 000e 062A     		cmp	r2, #6
 1073 0010 09D0     		beq	.L52
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1074              		.loc 1 390 0 is_stmt 0 discriminator 1
 1075 0012 9968     		ldr	r1, [r3, #8]
 1076 0014 064A     		ldr	r2, .L53
 1077 0016 0A40     		ands	r2, r2, r1
 1078 0018 B2F5803F 		cmp	r2, #65536
 1079 001c 03D0     		beq	.L52
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 1080              		.loc 1 392 0 is_stmt 1
 1081 001e 1A68     		ldr	r2, [r3]
 1082 0020 42F00102 		orr	r2, r2, #1
 1083 0024 1A60     		str	r2, [r3]
 1084              	.L52:
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1085              		.loc 1 396 0
 1086 0026 0123     		movs	r3, #1
 1087 0028 80F83D30 		strb	r3, [r0, #61]
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1088              		.loc 1 400 0
 1089 002c 0020     		movs	r0, #0
 1090              	.LVL142:
 1091 002e 7047     		bx	lr
 1092              	.L54:
 1093              		.align	2
ARM GAS  /tmp/cc0ViGgn.s 			page 133


 1094              	.L53:
 1095 0030 07000100 		.word	65543
 1096              		.cfi_endproc
 1097              	.LFE127:
 1099              		.section	.text.HAL_TIM_Base_Stop,"ax",%progbits
 1100              		.align	1
 1101              		.global	HAL_TIM_Base_Stop
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1105              		.fpu fpv4-sp-d16
 1107              	HAL_TIM_Base_Stop:
 1108              	.LFB128:
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1109              		.loc 1 408 0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 0
 1112              		@ frame_needed = 0, uses_anonymous_args = 0
 1113              		@ link register save eliminated.
 1114              	.LVL143:
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1115              		.loc 1 413 0
 1116 0000 0223     		movs	r3, #2
 1117 0002 80F83D30 		strb	r3, [r0, #61]
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1118              		.loc 1 416 0
 1119 0006 0368     		ldr	r3, [r0]
 1120 0008 196A     		ldr	r1, [r3, #32]
 1121 000a 41F21112 		movw	r2, #4369
 1122 000e 1142     		tst	r1, r2
 1123 0010 08D1     		bne	.L56
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1124              		.loc 1 416 0 is_stmt 0 discriminator 1
 1125 0012 196A     		ldr	r1, [r3, #32]
 1126 0014 40F24442 		movw	r2, #1092
 1127 0018 1142     		tst	r1, r2
 1128 001a 03D1     		bne	.L56
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1129              		.loc 1 416 0 discriminator 2
 1130 001c 1A68     		ldr	r2, [r3]
 1131 001e 22F00102 		bic	r2, r2, #1
 1132 0022 1A60     		str	r2, [r3]
 1133              	.L56:
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1134              		.loc 1 419 0 is_stmt 1
 1135 0024 0123     		movs	r3, #1
 1136 0026 80F83D30 		strb	r3, [r0, #61]
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1137              		.loc 1 423 0
 1138 002a 0020     		movs	r0, #0
 1139              	.LVL144:
 1140 002c 7047     		bx	lr
 1141              		.cfi_endproc
 1142              	.LFE128:
 1144              		.section	.text.HAL_TIM_Base_Start_IT,"ax",%progbits
 1145              		.align	1
 1146              		.global	HAL_TIM_Base_Start_IT
ARM GAS  /tmp/cc0ViGgn.s 			page 134


 1147              		.syntax unified
 1148              		.thumb
 1149              		.thumb_func
 1150              		.fpu fpv4-sp-d16
 1152              	HAL_TIM_Base_Start_IT:
 1153              	.LFB129:
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1154              		.loc 1 431 0
 1155              		.cfi_startproc
 1156              		@ args = 0, pretend = 0, frame = 0
 1157              		@ frame_needed = 0, uses_anonymous_args = 0
 1158              		@ link register save eliminated.
 1159              	.LVL145:
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1160              		.loc 1 436 0
 1161 0000 0268     		ldr	r2, [r0]
 1162 0002 D368     		ldr	r3, [r2, #12]
 1163 0004 43F00103 		orr	r3, r3, #1
 1164 0008 D360     		str	r3, [r2, #12]
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1165              		.loc 1 439 0
 1166 000a 0368     		ldr	r3, [r0]
 1167 000c 9968     		ldr	r1, [r3, #8]
 1168 000e 084A     		ldr	r2, .L59
 1169 0010 0A40     		ands	r2, r2, r1
 1170 0012 062A     		cmp	r2, #6
 1171 0014 09D0     		beq	.L58
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1172              		.loc 1 439 0 is_stmt 0 discriminator 1
 1173 0016 9968     		ldr	r1, [r3, #8]
 1174 0018 054A     		ldr	r2, .L59
 1175 001a 0A40     		ands	r2, r2, r1
 1176 001c B2F5803F 		cmp	r2, #65536
 1177 0020 03D0     		beq	.L58
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 1178              		.loc 1 441 0 is_stmt 1
 1179 0022 1A68     		ldr	r2, [r3]
 1180 0024 42F00102 		orr	r2, r2, #1
 1181 0028 1A60     		str	r2, [r3]
 1182              	.L58:
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1183              		.loc 1 446 0
 1184 002a 0020     		movs	r0, #0
 1185              	.LVL146:
 1186 002c 7047     		bx	lr
 1187              	.L60:
 1188 002e 00BF     		.align	2
 1189              	.L59:
 1190 0030 07000100 		.word	65543
 1191              		.cfi_endproc
 1192              	.LFE129:
 1194              		.section	.text.HAL_TIM_Base_Stop_IT,"ax",%progbits
 1195              		.align	1
 1196              		.global	HAL_TIM_Base_Stop_IT
 1197              		.syntax unified
 1198              		.thumb
 1199              		.thumb_func
ARM GAS  /tmp/cc0ViGgn.s 			page 135


 1200              		.fpu fpv4-sp-d16
 1202              	HAL_TIM_Base_Stop_IT:
 1203              	.LFB130:
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1204              		.loc 1 454 0
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 0
 1207              		@ frame_needed = 0, uses_anonymous_args = 0
 1208              		@ link register save eliminated.
 1209              	.LVL147:
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1210              		.loc 1 458 0
 1211 0000 0268     		ldr	r2, [r0]
 1212 0002 D368     		ldr	r3, [r2, #12]
 1213 0004 23F00103 		bic	r3, r3, #1
 1214 0008 D360     		str	r3, [r2, #12]
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1215              		.loc 1 461 0
 1216 000a 0368     		ldr	r3, [r0]
 1217 000c 196A     		ldr	r1, [r3, #32]
 1218 000e 41F21112 		movw	r2, #4369
 1219 0012 1142     		tst	r1, r2
 1220 0014 08D1     		bne	.L62
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1221              		.loc 1 461 0 is_stmt 0 discriminator 1
 1222 0016 196A     		ldr	r1, [r3, #32]
 1223 0018 40F24442 		movw	r2, #1092
 1224 001c 1142     		tst	r1, r2
 1225 001e 03D1     		bne	.L62
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1226              		.loc 1 461 0 discriminator 2
 1227 0020 1A68     		ldr	r2, [r3]
 1228 0022 22F00102 		bic	r2, r2, #1
 1229 0026 1A60     		str	r2, [r3]
 1230              	.L62:
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1231              		.loc 1 465 0 is_stmt 1
 1232 0028 0020     		movs	r0, #0
 1233              	.LVL148:
 1234 002a 7047     		bx	lr
 1235              		.cfi_endproc
 1236              	.LFE130:
 1238              		.section	.text.HAL_TIM_Base_Start_DMA,"ax",%progbits
 1239              		.align	1
 1240              		.global	HAL_TIM_Base_Start_DMA
 1241              		.syntax unified
 1242              		.thumb
 1243              		.thumb_func
 1244              		.fpu fpv4-sp-d16
 1246              	HAL_TIM_Base_Start_DMA:
 1247              	.LFB131:
 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1248              		.loc 1 475 0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252              	.LVL149:
ARM GAS  /tmp/cc0ViGgn.s 			page 136


 1253 0000 38B5     		push	{r3, r4, r5, lr}
 1254              	.LCFI22:
 1255              		.cfi_def_cfa_offset 16
 1256              		.cfi_offset 3, -16
 1257              		.cfi_offset 4, -12
 1258              		.cfi_offset 5, -8
 1259              		.cfi_offset 14, -4
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1260              		.loc 1 479 0
 1261 0002 90F83D50 		ldrb	r5, [r0, #61]	@ zero_extendqisi2
 1262 0006 EDB2     		uxtb	r5, r5
 1263 0008 022D     		cmp	r5, #2
 1264 000a 32D0     		beq	.L67
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1265              		.loc 1 483 0
 1266 000c 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 1267 0010 DBB2     		uxtb	r3, r3
 1268 0012 012B     		cmp	r3, #1
 1269 0014 24D0     		beq	.L71
 1270              	.L65:
 1271 0016 1346     		mov	r3, r2
 1272 0018 0446     		mov	r4, r0
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1273              		.loc 1 500 0
 1274 001a 026A     		ldr	r2, [r0, #32]
 1275              	.LVL150:
 1276 001c 1748     		ldr	r0, .L73
 1277              	.LVL151:
 1278 001e D062     		str	r0, [r2, #44]
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1279              		.loc 1 503 0
 1280 0020 226A     		ldr	r2, [r4, #32]
 1281 0022 1748     		ldr	r0, .L73+4
 1282 0024 5063     		str	r0, [r2, #52]
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1283              		.loc 1 506 0
 1284 0026 2268     		ldr	r2, [r4]
 1285 0028 2C32     		adds	r2, r2, #44
 1286 002a 206A     		ldr	r0, [r4, #32]
 1287 002c FFF7FEFF 		bl	HAL_DMA_Start_IT
 1288              	.LVL152:
 1289 0030 0346     		mov	r3, r0
 1290 0032 08BB     		cbnz	r0, .L69
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1291              		.loc 1 512 0
 1292 0034 2168     		ldr	r1, [r4]
 1293 0036 CA68     		ldr	r2, [r1, #12]
 1294 0038 42F48072 		orr	r2, r2, #256
 1295 003c CA60     		str	r2, [r1, #12]
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1296              		.loc 1 515 0
 1297 003e 2268     		ldr	r2, [r4]
 1298 0040 9068     		ldr	r0, [r2, #8]
 1299 0042 1049     		ldr	r1, .L73+8
 1300 0044 0140     		ands	r1, r1, r0
 1301 0046 0629     		cmp	r1, #6
 1302 0048 14D0     		beq	.L64
ARM GAS  /tmp/cc0ViGgn.s 			page 137


 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1303              		.loc 1 515 0 is_stmt 0 discriminator 1
 1304 004a 9068     		ldr	r0, [r2, #8]
 1305 004c 0D49     		ldr	r1, .L73+8
 1306 004e 0140     		ands	r1, r1, r0
 1307 0050 B1F5803F 		cmp	r1, #65536
 1308 0054 0ED0     		beq	.L64
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 1309              		.loc 1 517 0 is_stmt 1
 1310 0056 1168     		ldr	r1, [r2]
 1311 0058 41F00101 		orr	r1, r1, #1
 1312 005c 1160     		str	r1, [r2]
 1313 005e 09E0     		b	.L64
 1314              	.LVL153:
 1315              	.L71:
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 1316              		.loc 1 485 0
 1317 0060 19B1     		cbz	r1, .L72
 1318              	.L66:
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 1319              		.loc 1 491 0
 1320 0062 0223     		movs	r3, #2
 1321 0064 80F83D30 		strb	r3, [r0, #61]
 1322 0068 D5E7     		b	.L65
 1323              	.L72:
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 1324              		.loc 1 485 0 discriminator 1
 1325 006a 002A     		cmp	r2, #0
 1326 006c F9D0     		beq	.L66
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 1327              		.loc 1 487 0
 1328 006e 0123     		movs	r3, #1
 1329 0070 00E0     		b	.L64
 1330              	.L67:
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 1331              		.loc 1 481 0
 1332 0072 0223     		movs	r3, #2
 1333              	.LVL154:
 1334              	.L64:
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1335              		.loc 1 522 0
 1336 0074 1846     		mov	r0, r3
 1337 0076 38BD     		pop	{r3, r4, r5, pc}
 1338              	.LVL155:
 1339              	.L69:
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 1340              		.loc 1 508 0
 1341 0078 0123     		movs	r3, #1
 1342 007a FBE7     		b	.L64
 1343              	.L74:
 1344              		.align	2
 1345              	.L73:
 1346 007c 00000000 		.word	TIM_DMAPeriodElapsedCplt
 1347 0080 00000000 		.word	TIM_DMAError
 1348 0084 07000100 		.word	65543
 1349              		.cfi_endproc
 1350              	.LFE131:
ARM GAS  /tmp/cc0ViGgn.s 			page 138


 1352              		.section	.text.HAL_TIM_Base_Stop_DMA,"ax",%progbits
 1353              		.align	1
 1354              		.global	HAL_TIM_Base_Stop_DMA
 1355              		.syntax unified
 1356              		.thumb
 1357              		.thumb_func
 1358              		.fpu fpv4-sp-d16
 1360              	HAL_TIM_Base_Stop_DMA:
 1361              	.LFB132:
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1362              		.loc 1 530 0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 0
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366              		@ link register save eliminated.
 1367              	.LVL156:
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1368              		.loc 1 535 0
 1369 0000 0268     		ldr	r2, [r0]
 1370 0002 D368     		ldr	r3, [r2, #12]
 1371 0004 23F48073 		bic	r3, r3, #256
 1372 0008 D360     		str	r3, [r2, #12]
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1373              		.loc 1 538 0
 1374 000a 0368     		ldr	r3, [r0]
 1375 000c 196A     		ldr	r1, [r3, #32]
 1376 000e 41F21112 		movw	r2, #4369
 1377 0012 1142     		tst	r1, r2
 1378 0014 08D1     		bne	.L76
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1379              		.loc 1 538 0 is_stmt 0 discriminator 1
 1380 0016 196A     		ldr	r1, [r3, #32]
 1381 0018 40F24442 		movw	r2, #1092
 1382 001c 1142     		tst	r1, r2
 1383 001e 03D1     		bne	.L76
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1384              		.loc 1 538 0 discriminator 2
 1385 0020 1A68     		ldr	r2, [r3]
 1386 0022 22F00102 		bic	r2, r2, #1
 1387 0026 1A60     		str	r2, [r3]
 1388              	.L76:
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1389              		.loc 1 541 0 is_stmt 1
 1390 0028 0123     		movs	r3, #1
 1391 002a 80F83D30 		strb	r3, [r0, #61]
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1392              		.loc 1 545 0
 1393 002e 0020     		movs	r0, #0
 1394              	.LVL157:
 1395 0030 7047     		bx	lr
 1396              		.cfi_endproc
 1397              	.LFE132:
 1399              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 1400              		.align	1
 1401              		.weak	HAL_TIM_OC_MspInit
 1402              		.syntax unified
 1403              		.thumb
ARM GAS  /tmp/cc0ViGgn.s 			page 139


 1404              		.thumb_func
 1405              		.fpu fpv4-sp-d16
 1407              	HAL_TIM_OC_MspInit:
 1408              	.LFB135:
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1409              		.loc 1 671 0
 1410              		.cfi_startproc
 1411              		@ args = 0, pretend = 0, frame = 0
 1412              		@ frame_needed = 0, uses_anonymous_args = 0
 1413              		@ link register save eliminated.
 1414              	.LVL158:
 1415 0000 7047     		bx	lr
 1416              		.cfi_endproc
 1417              	.LFE135:
 1419              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 1420              		.align	1
 1421              		.weak	HAL_TIM_OC_MspDeInit
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1425              		.fpu fpv4-sp-d16
 1427              	HAL_TIM_OC_MspDeInit:
 1428              	.LFB136:
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1429              		.loc 1 686 0
 1430              		.cfi_startproc
 1431              		@ args = 0, pretend = 0, frame = 0
 1432              		@ frame_needed = 0, uses_anonymous_args = 0
 1433              		@ link register save eliminated.
 1434              	.LVL159:
 1435 0000 7047     		bx	lr
 1436              		.cfi_endproc
 1437              	.LFE136:
 1439              		.section	.text.HAL_TIM_OC_DeInit,"ax",%progbits
 1440              		.align	1
 1441              		.global	HAL_TIM_OC_DeInit
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu fpv4-sp-d16
 1447              	HAL_TIM_OC_DeInit:
 1448              	.LFB134:
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1449              		.loc 1 635 0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 1453              	.LVL160:
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1454              		.loc 1 635 0
 1455 0000 10B5     		push	{r4, lr}
 1456              	.LCFI23:
 1457              		.cfi_def_cfa_offset 8
 1458              		.cfi_offset 4, -8
 1459              		.cfi_offset 14, -4
 1460 0002 0446     		mov	r4, r0
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 140


 1461              		.loc 1 639 0
 1462 0004 0223     		movs	r3, #2
 1463 0006 80F83D30 		strb	r3, [r0, #61]
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1464              		.loc 1 642 0
 1465 000a 0368     		ldr	r3, [r0]
 1466 000c 196A     		ldr	r1, [r3, #32]
 1467 000e 41F21112 		movw	r2, #4369
 1468 0012 1142     		tst	r1, r2
 1469 0014 08D1     		bne	.L80
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1470              		.loc 1 642 0 is_stmt 0 discriminator 1
 1471 0016 196A     		ldr	r1, [r3, #32]
 1472 0018 40F24442 		movw	r2, #1092
 1473 001c 1142     		tst	r1, r2
 1474 001e 03D1     		bne	.L80
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1475              		.loc 1 642 0 discriminator 2
 1476 0020 1A68     		ldr	r2, [r3]
 1477 0022 22F00102 		bic	r2, r2, #1
 1478 0026 1A60     		str	r2, [r3]
 1479              	.L80:
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1480              		.loc 1 653 0 is_stmt 1
 1481 0028 2046     		mov	r0, r4
 1482              	.LVL161:
 1483 002a FFF7FEFF 		bl	HAL_TIM_OC_MspDeInit
 1484              	.LVL162:
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1485              		.loc 1 657 0
 1486 002e 0020     		movs	r0, #0
 1487 0030 84F83D00 		strb	r0, [r4, #61]
 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1488              		.loc 1 660 0
 1489 0034 84F83C00 		strb	r0, [r4, #60]
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1490              		.loc 1 663 0
 1491 0038 10BD     		pop	{r4, pc}
 1492              		.cfi_endproc
 1493              	.LFE134:
 1495              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 1496              		.align	1
 1497              		.weak	HAL_TIM_PWM_MspInit
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1501              		.fpu fpv4-sp-d16
 1503              	HAL_TIM_PWM_MspInit:
 1504              	.LFB145:
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1505              		.loc 1 1231 0
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 0
 1508              		@ frame_needed = 0, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 1510              	.LVL163:
 1511 0000 7047     		bx	lr
ARM GAS  /tmp/cc0ViGgn.s 			page 141


 1512              		.cfi_endproc
 1513              	.LFE145:
 1515              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1516              		.align	1
 1517              		.weak	HAL_TIM_PWM_MspDeInit
 1518              		.syntax unified
 1519              		.thumb
 1520              		.thumb_func
 1521              		.fpu fpv4-sp-d16
 1523              	HAL_TIM_PWM_MspDeInit:
 1524              	.LFB146:
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1525              		.loc 1 1246 0
 1526              		.cfi_startproc
 1527              		@ args = 0, pretend = 0, frame = 0
 1528              		@ frame_needed = 0, uses_anonymous_args = 0
 1529              		@ link register save eliminated.
 1530              	.LVL164:
 1531 0000 7047     		bx	lr
 1532              		.cfi_endproc
 1533              	.LFE146:
 1535              		.section	.text.HAL_TIM_PWM_DeInit,"ax",%progbits
 1536              		.align	1
 1537              		.global	HAL_TIM_PWM_DeInit
 1538              		.syntax unified
 1539              		.thumb
 1540              		.thumb_func
 1541              		.fpu fpv4-sp-d16
 1543              	HAL_TIM_PWM_DeInit:
 1544              	.LFB144:
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1545              		.loc 1 1195 0
 1546              		.cfi_startproc
 1547              		@ args = 0, pretend = 0, frame = 0
 1548              		@ frame_needed = 0, uses_anonymous_args = 0
 1549              	.LVL165:
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1550              		.loc 1 1195 0
 1551 0000 10B5     		push	{r4, lr}
 1552              	.LCFI24:
 1553              		.cfi_def_cfa_offset 8
 1554              		.cfi_offset 4, -8
 1555              		.cfi_offset 14, -4
 1556 0002 0446     		mov	r4, r0
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1557              		.loc 1 1199 0
 1558 0004 0223     		movs	r3, #2
 1559 0006 80F83D30 		strb	r3, [r0, #61]
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1560              		.loc 1 1202 0
 1561 000a 0368     		ldr	r3, [r0]
 1562 000c 196A     		ldr	r1, [r3, #32]
 1563 000e 41F21112 		movw	r2, #4369
 1564 0012 1142     		tst	r1, r2
 1565 0014 08D1     		bne	.L85
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1566              		.loc 1 1202 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/cc0ViGgn.s 			page 142


 1567 0016 196A     		ldr	r1, [r3, #32]
 1568 0018 40F24442 		movw	r2, #1092
 1569 001c 1142     		tst	r1, r2
 1570 001e 03D1     		bne	.L85
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1571              		.loc 1 1202 0 discriminator 2
 1572 0020 1A68     		ldr	r2, [r3]
 1573 0022 22F00102 		bic	r2, r2, #1
 1574 0026 1A60     		str	r2, [r3]
 1575              	.L85:
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1576              		.loc 1 1213 0 is_stmt 1
 1577 0028 2046     		mov	r0, r4
 1578              	.LVL166:
 1579 002a FFF7FEFF 		bl	HAL_TIM_PWM_MspDeInit
 1580              	.LVL167:
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1581              		.loc 1 1217 0
 1582 002e 0020     		movs	r0, #0
 1583 0030 84F83D00 		strb	r0, [r4, #61]
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1584              		.loc 1 1220 0
 1585 0034 84F83C00 		strb	r0, [r4, #60]
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1586              		.loc 1 1223 0
 1587 0038 10BD     		pop	{r4, pc}
 1588              		.cfi_endproc
 1589              	.LFE144:
 1591              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 1592              		.align	1
 1593              		.weak	HAL_TIM_IC_MspInit
 1594              		.syntax unified
 1595              		.thumb
 1596              		.thumb_func
 1597              		.fpu fpv4-sp-d16
 1599              	HAL_TIM_IC_MspInit:
 1600              	.LFB155:
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1601              		.loc 1 1793 0
 1602              		.cfi_startproc
 1603              		@ args = 0, pretend = 0, frame = 0
 1604              		@ frame_needed = 0, uses_anonymous_args = 0
 1605              		@ link register save eliminated.
 1606              	.LVL168:
 1607 0000 7047     		bx	lr
 1608              		.cfi_endproc
 1609              	.LFE155:
 1611              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 1612              		.align	1
 1613              		.weak	HAL_TIM_IC_MspDeInit
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1617              		.fpu fpv4-sp-d16
 1619              	HAL_TIM_IC_MspDeInit:
 1620              	.LFB156:
1808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
ARM GAS  /tmp/cc0ViGgn.s 			page 143


 1621              		.loc 1 1808 0
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 0
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
 1626              	.LVL169:
 1627 0000 7047     		bx	lr
 1628              		.cfi_endproc
 1629              	.LFE156:
 1631              		.section	.text.HAL_TIM_IC_DeInit,"ax",%progbits
 1632              		.align	1
 1633              		.global	HAL_TIM_IC_DeInit
 1634              		.syntax unified
 1635              		.thumb
 1636              		.thumb_func
 1637              		.fpu fpv4-sp-d16
 1639              	HAL_TIM_IC_DeInit:
 1640              	.LFB154:
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1641              		.loc 1 1757 0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 0
 1644              		@ frame_needed = 0, uses_anonymous_args = 0
 1645              	.LVL170:
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1646              		.loc 1 1757 0
 1647 0000 10B5     		push	{r4, lr}
 1648              	.LCFI25:
 1649              		.cfi_def_cfa_offset 8
 1650              		.cfi_offset 4, -8
 1651              		.cfi_offset 14, -4
 1652 0002 0446     		mov	r4, r0
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1653              		.loc 1 1761 0
 1654 0004 0223     		movs	r3, #2
 1655 0006 80F83D30 		strb	r3, [r0, #61]
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1656              		.loc 1 1764 0
 1657 000a 0368     		ldr	r3, [r0]
 1658 000c 196A     		ldr	r1, [r3, #32]
 1659 000e 41F21112 		movw	r2, #4369
 1660 0012 1142     		tst	r1, r2
 1661 0014 08D1     		bne	.L90
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1662              		.loc 1 1764 0 is_stmt 0 discriminator 1
 1663 0016 196A     		ldr	r1, [r3, #32]
 1664 0018 40F24442 		movw	r2, #1092
 1665 001c 1142     		tst	r1, r2
 1666 001e 03D1     		bne	.L90
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1667              		.loc 1 1764 0 discriminator 2
 1668 0020 1A68     		ldr	r2, [r3]
 1669 0022 22F00102 		bic	r2, r2, #1
 1670 0026 1A60     		str	r2, [r3]
 1671              	.L90:
1775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1672              		.loc 1 1775 0 is_stmt 1
ARM GAS  /tmp/cc0ViGgn.s 			page 144


 1673 0028 2046     		mov	r0, r4
 1674              	.LVL171:
 1675 002a FFF7FEFF 		bl	HAL_TIM_IC_MspDeInit
 1676              	.LVL172:
1779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1677              		.loc 1 1779 0
 1678 002e 0020     		movs	r0, #0
 1679 0030 84F83D00 		strb	r0, [r4, #61]
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1680              		.loc 1 1782 0
 1681 0034 84F83C00 		strb	r0, [r4, #60]
1785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1682              		.loc 1 1785 0
 1683 0038 10BD     		pop	{r4, pc}
 1684              		.cfi_endproc
 1685              	.LFE154:
 1687              		.section	.text.HAL_TIM_OnePulse_MspInit,"ax",%progbits
 1688              		.align	1
 1689              		.weak	HAL_TIM_OnePulse_MspInit
 1690              		.syntax unified
 1691              		.thumb
 1692              		.thumb_func
 1693              		.fpu fpv4-sp-d16
 1695              	HAL_TIM_OnePulse_MspInit:
 1696              	.LFB165:
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1697              		.loc 1 2322 0
 1698              		.cfi_startproc
 1699              		@ args = 0, pretend = 0, frame = 0
 1700              		@ frame_needed = 0, uses_anonymous_args = 0
 1701              		@ link register save eliminated.
 1702              	.LVL173:
 1703 0000 7047     		bx	lr
 1704              		.cfi_endproc
 1705              	.LFE165:
 1707              		.section	.text.HAL_TIM_OnePulse_MspDeInit,"ax",%progbits
 1708              		.align	1
 1709              		.weak	HAL_TIM_OnePulse_MspDeInit
 1710              		.syntax unified
 1711              		.thumb
 1712              		.thumb_func
 1713              		.fpu fpv4-sp-d16
 1715              	HAL_TIM_OnePulse_MspDeInit:
 1716              	.LFB166:
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1717              		.loc 1 2337 0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 0
 1720              		@ frame_needed = 0, uses_anonymous_args = 0
 1721              		@ link register save eliminated.
 1722              	.LVL174:
 1723 0000 7047     		bx	lr
 1724              		.cfi_endproc
 1725              	.LFE166:
 1727              		.section	.text.HAL_TIM_OnePulse_DeInit,"ax",%progbits
 1728              		.align	1
 1729              		.global	HAL_TIM_OnePulse_DeInit
ARM GAS  /tmp/cc0ViGgn.s 			page 145


 1730              		.syntax unified
 1731              		.thumb
 1732              		.thumb_func
 1733              		.fpu fpv4-sp-d16
 1735              	HAL_TIM_OnePulse_DeInit:
 1736              	.LFB164:
2286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1737              		.loc 1 2286 0
 1738              		.cfi_startproc
 1739              		@ args = 0, pretend = 0, frame = 0
 1740              		@ frame_needed = 0, uses_anonymous_args = 0
 1741              	.LVL175:
2286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1742              		.loc 1 2286 0
 1743 0000 10B5     		push	{r4, lr}
 1744              	.LCFI26:
 1745              		.cfi_def_cfa_offset 8
 1746              		.cfi_offset 4, -8
 1747              		.cfi_offset 14, -4
 1748 0002 0446     		mov	r4, r0
2290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1749              		.loc 1 2290 0
 1750 0004 0223     		movs	r3, #2
 1751 0006 80F83D30 		strb	r3, [r0, #61]
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1752              		.loc 1 2293 0
 1753 000a 0368     		ldr	r3, [r0]
 1754 000c 196A     		ldr	r1, [r3, #32]
 1755 000e 41F21112 		movw	r2, #4369
 1756 0012 1142     		tst	r1, r2
 1757 0014 08D1     		bne	.L95
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1758              		.loc 1 2293 0 is_stmt 0 discriminator 1
 1759 0016 196A     		ldr	r1, [r3, #32]
 1760 0018 40F24442 		movw	r2, #1092
 1761 001c 1142     		tst	r1, r2
 1762 001e 03D1     		bne	.L95
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1763              		.loc 1 2293 0 discriminator 2
 1764 0020 1A68     		ldr	r2, [r3]
 1765 0022 22F00102 		bic	r2, r2, #1
 1766 0026 1A60     		str	r2, [r3]
 1767              	.L95:
2304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1768              		.loc 1 2304 0 is_stmt 1
 1769 0028 2046     		mov	r0, r4
 1770              	.LVL176:
 1771 002a FFF7FEFF 		bl	HAL_TIM_OnePulse_MspDeInit
 1772              	.LVL177:
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1773              		.loc 1 2308 0
 1774 002e 0020     		movs	r0, #0
 1775 0030 84F83D00 		strb	r0, [r4, #61]
2311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1776              		.loc 1 2311 0
 1777 0034 84F83C00 		strb	r0, [r4, #60]
2314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 146


 1778              		.loc 1 2314 0
 1779 0038 10BD     		pop	{r4, pc}
 1780              		.cfi_endproc
 1781              	.LFE164:
 1783              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 1784              		.align	1
 1785              		.weak	HAL_TIM_Encoder_MspInit
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
 1789              		.fpu fpv4-sp-d16
 1791              	HAL_TIM_Encoder_MspInit:
 1792              	.LFB173:
2681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1793              		.loc 1 2681 0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 0
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 1797              		@ link register save eliminated.
 1798              	.LVL178:
 1799 0000 7047     		bx	lr
 1800              		.cfi_endproc
 1801              	.LFE173:
 1803              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1804              		.align	1
 1805              		.weak	HAL_TIM_Encoder_MspDeInit
 1806              		.syntax unified
 1807              		.thumb
 1808              		.thumb_func
 1809              		.fpu fpv4-sp-d16
 1811              	HAL_TIM_Encoder_MspDeInit:
 1812              	.LFB174:
2696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 1813              		.loc 1 2696 0
 1814              		.cfi_startproc
 1815              		@ args = 0, pretend = 0, frame = 0
 1816              		@ frame_needed = 0, uses_anonymous_args = 0
 1817              		@ link register save eliminated.
 1818              	.LVL179:
 1819 0000 7047     		bx	lr
 1820              		.cfi_endproc
 1821              	.LFE174:
 1823              		.section	.text.HAL_TIM_Encoder_DeInit,"ax",%progbits
 1824              		.align	1
 1825              		.global	HAL_TIM_Encoder_DeInit
 1826              		.syntax unified
 1827              		.thumb
 1828              		.thumb_func
 1829              		.fpu fpv4-sp-d16
 1831              	HAL_TIM_Encoder_DeInit:
 1832              	.LFB172:
2645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1833              		.loc 1 2645 0
 1834              		.cfi_startproc
 1835              		@ args = 0, pretend = 0, frame = 0
 1836              		@ frame_needed = 0, uses_anonymous_args = 0
 1837              	.LVL180:
ARM GAS  /tmp/cc0ViGgn.s 			page 147


2645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1838              		.loc 1 2645 0
 1839 0000 10B5     		push	{r4, lr}
 1840              	.LCFI27:
 1841              		.cfi_def_cfa_offset 8
 1842              		.cfi_offset 4, -8
 1843              		.cfi_offset 14, -4
 1844 0002 0446     		mov	r4, r0
2649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1845              		.loc 1 2649 0
 1846 0004 0223     		movs	r3, #2
 1847 0006 80F83D30 		strb	r3, [r0, #61]
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1848              		.loc 1 2652 0
 1849 000a 0368     		ldr	r3, [r0]
 1850 000c 196A     		ldr	r1, [r3, #32]
 1851 000e 41F21112 		movw	r2, #4369
 1852 0012 1142     		tst	r1, r2
 1853 0014 08D1     		bne	.L100
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1854              		.loc 1 2652 0 is_stmt 0 discriminator 1
 1855 0016 196A     		ldr	r1, [r3, #32]
 1856 0018 40F24442 		movw	r2, #1092
 1857 001c 1142     		tst	r1, r2
 1858 001e 03D1     		bne	.L100
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1859              		.loc 1 2652 0 discriminator 2
 1860 0020 1A68     		ldr	r2, [r3]
 1861 0022 22F00102 		bic	r2, r2, #1
 1862 0026 1A60     		str	r2, [r3]
 1863              	.L100:
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 1864              		.loc 1 2663 0 is_stmt 1
 1865 0028 2046     		mov	r0, r4
 1866              	.LVL181:
 1867 002a FFF7FEFF 		bl	HAL_TIM_Encoder_MspDeInit
 1868              	.LVL182:
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1869              		.loc 1 2667 0
 1870 002e 0020     		movs	r0, #0
 1871 0030 84F83D00 		strb	r0, [r4, #61]
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1872              		.loc 1 2670 0
 1873 0034 84F83C00 		strb	r0, [r4, #60]
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1874              		.loc 1 2673 0
 1875 0038 10BD     		pop	{r4, pc}
 1876              		.cfi_endproc
 1877              	.LFE172:
 1879              		.section	.text.HAL_TIM_DMABurst_WriteStart,"ax",%progbits
 1880              		.align	1
 1881              		.global	HAL_TIM_DMABurst_WriteStart
 1882              		.syntax unified
 1883              		.thumb
 1884              		.thumb_func
 1885              		.fpu fpv4-sp-d16
 1887              	HAL_TIM_DMABurst_WriteStart:
ARM GAS  /tmp/cc0ViGgn.s 			page 148


 1888              	.LFB186:
3815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 1889              		.loc 1 3815 0
 1890              		.cfi_startproc
 1891              		@ args = 4, pretend = 0, frame = 0
 1892              		@ frame_needed = 0, uses_anonymous_args = 0
 1893              	.LVL183:
 1894 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1895              	.LCFI28:
 1896              		.cfi_def_cfa_offset 24
 1897              		.cfi_offset 3, -24
 1898              		.cfi_offset 4, -20
 1899              		.cfi_offset 5, -16
 1900              		.cfi_offset 6, -12
 1901              		.cfi_offset 7, -8
 1902              		.cfi_offset 14, -4
3822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1903              		.loc 1 3822 0
 1904 0002 90F83D50 		ldrb	r5, [r0, #61]	@ zero_extendqisi2
 1905 0006 EDB2     		uxtb	r5, r5
 1906 0008 022D     		cmp	r5, #2
 1907 000a 00F0BD80 		beq	.L115
3826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1908              		.loc 1 3826 0
 1909 000e 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 1910 0012 E4B2     		uxtb	r4, r4
 1911 0014 012C     		cmp	r4, #1
 1912 0016 1DD0     		beq	.L125
 1913              	.L104:
 1914 0018 1E46     		mov	r6, r3
 1915 001a 1546     		mov	r5, r2
 1916 001c 0F46     		mov	r7, r1
 1917 001e 0446     		mov	r4, r0
3841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1918              		.loc 1 3841 0
 1919 0020 B2F5006F 		cmp	r2, #2048
 1920 0024 75D0     		beq	.L107
 1921 0026 1FD8     		bhi	.L108
 1922 0028 B2F5007F 		cmp	r2, #512
 1923 002c 4BD0     		beq	.L109
 1924 002e B2F5806F 		cmp	r2, #1024
 1925 0032 5BD0     		beq	.L110
 1926 0034 B2F5807F 		cmp	r2, #256
 1927 0038 32D0     		beq	.L126
 1928              	.LVL184:
 1929              	.L106:
3952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1930              		.loc 1 3952 0
 1931 003a 2368     		ldr	r3, [r4]
 1932 003c 069A     		ldr	r2, [sp, #24]
 1933 003e 1743     		orrs	r7, r7, r2
 1934              	.LVL185:
 1935 0040 9F64     		str	r7, [r3, #72]
3955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1936              		.loc 1 3955 0
 1937 0042 2368     		ldr	r3, [r4]
 1938 0044 DA68     		ldr	r2, [r3, #12]
ARM GAS  /tmp/cc0ViGgn.s 			page 149


 1939 0046 2A43     		orrs	r2, r2, r5
 1940 0048 DA60     		str	r2, [r3, #12]
3957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1941              		.loc 1 3957 0
 1942 004a 0123     		movs	r3, #1
 1943 004c 84F83D30 		strb	r3, [r4, #61]
3960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 1944              		.loc 1 3960 0
 1945 0050 0020     		movs	r0, #0
 1946 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1947              	.LVL186:
 1948              	.L125:
3828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 1949              		.loc 1 3828 0
 1950 0054 1BB1     		cbz	r3, .L127
 1951              	.L105:
3834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 1952              		.loc 1 3834 0
 1953 0056 0224     		movs	r4, #2
 1954 0058 80F83D40 		strb	r4, [r0, #61]
 1955 005c DCE7     		b	.L104
 1956              	.L127:
3828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 1957              		.loc 1 3828 0 discriminator 1
 1958 005e 069C     		ldr	r4, [sp, #24]
 1959 0060 002C     		cmp	r4, #0
 1960 0062 F8D0     		beq	.L105
3830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 1961              		.loc 1 3830 0
 1962 0064 0120     		movs	r0, #1
 1963              	.LVL187:
 1964 0066 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1965              	.LVL188:
 1966              	.L108:
3841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 1967              		.loc 1 3841 0
 1968 0068 B2F5005F 		cmp	r2, #8192
 1969 006c 64D0     		beq	.L112
 1970 006e B2F5804F 		cmp	r2, #16384
 1971 0072 75D0     		beq	.L113
 1972 0074 B2F5805F 		cmp	r2, #4096
 1973 0078 DFD1     		bne	.L106
3906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1974              		.loc 1 3906 0
 1975 007a 036B     		ldr	r3, [r0, #48]
 1976              	.LVL189:
 1977 007c 434A     		ldr	r2, .L128
 1978              	.LVL190:
 1979 007e DA62     		str	r2, [r3, #44]
3909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 1980              		.loc 1 3909 0
 1981 0080 036B     		ldr	r3, [r0, #48]
 1982 0082 434A     		ldr	r2, .L128+4
 1983 0084 5A63     		str	r2, [r3, #52]
3912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 1984              		.loc 1 3912 0
 1985 0086 0268     		ldr	r2, [r0]
ARM GAS  /tmp/cc0ViGgn.s 			page 150


 1986 0088 069B     		ldr	r3, [sp, #24]
 1987 008a 1B0A     		lsrs	r3, r3, #8
 1988 008c 0133     		adds	r3, r3, #1
 1989 008e 4C32     		adds	r2, r2, #76
 1990 0090 3146     		mov	r1, r6
 1991              	.LVL191:
 1992 0092 006B     		ldr	r0, [r0, #48]
 1993              	.LVL192:
 1994 0094 FFF7FEFF 		bl	HAL_DMA_Start_IT
 1995              	.LVL193:
 1996 0098 0028     		cmp	r0, #0
 1997 009a CED0     		beq	.L106
3914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 1998              		.loc 1 3914 0
 1999 009c 0120     		movs	r0, #1
 2000 009e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2001              	.LVL194:
 2002              	.L126:
3846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2003              		.loc 1 3846 0
 2004 00a0 036A     		ldr	r3, [r0, #32]
 2005              	.LVL195:
 2006 00a2 3C4A     		ldr	r2, .L128+8
 2007              	.LVL196:
 2008 00a4 DA62     		str	r2, [r3, #44]
3849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2009              		.loc 1 3849 0
 2010 00a6 036A     		ldr	r3, [r0, #32]
 2011 00a8 394A     		ldr	r2, .L128+4
 2012 00aa 5A63     		str	r2, [r3, #52]
3852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2013              		.loc 1 3852 0
 2014 00ac 0268     		ldr	r2, [r0]
 2015 00ae 069B     		ldr	r3, [sp, #24]
 2016 00b0 1B0A     		lsrs	r3, r3, #8
 2017 00b2 0133     		adds	r3, r3, #1
 2018 00b4 4C32     		adds	r2, r2, #76
 2019 00b6 3146     		mov	r1, r6
 2020              	.LVL197:
 2021 00b8 006A     		ldr	r0, [r0, #32]
 2022              	.LVL198:
 2023 00ba FFF7FEFF 		bl	HAL_DMA_Start_IT
 2024              	.LVL199:
 2025 00be 0028     		cmp	r0, #0
 2026 00c0 BBD0     		beq	.L106
3854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2027              		.loc 1 3854 0
 2028 00c2 0120     		movs	r0, #1
 2029 00c4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2030              	.LVL200:
 2031              	.L109:
3861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2032              		.loc 1 3861 0
 2033 00c6 436A     		ldr	r3, [r0, #36]
 2034              	.LVL201:
 2035 00c8 304A     		ldr	r2, .L128
 2036              	.LVL202:
ARM GAS  /tmp/cc0ViGgn.s 			page 151


 2037 00ca DA62     		str	r2, [r3, #44]
3864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2038              		.loc 1 3864 0
 2039 00cc 436A     		ldr	r3, [r0, #36]
 2040 00ce 304A     		ldr	r2, .L128+4
 2041 00d0 5A63     		str	r2, [r3, #52]
3867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2042              		.loc 1 3867 0
 2043 00d2 0268     		ldr	r2, [r0]
 2044 00d4 069B     		ldr	r3, [sp, #24]
 2045 00d6 1B0A     		lsrs	r3, r3, #8
 2046 00d8 0133     		adds	r3, r3, #1
 2047 00da 4C32     		adds	r2, r2, #76
 2048 00dc 3146     		mov	r1, r6
 2049              	.LVL203:
 2050 00de 406A     		ldr	r0, [r0, #36]
 2051              	.LVL204:
 2052 00e0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2053              	.LVL205:
 2054 00e4 0028     		cmp	r0, #0
 2055 00e6 A8D0     		beq	.L106
3869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2056              		.loc 1 3869 0
 2057 00e8 0120     		movs	r0, #1
 2058 00ea F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2059              	.LVL206:
 2060              	.L110:
3876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2061              		.loc 1 3876 0
 2062 00ec 836A     		ldr	r3, [r0, #40]
 2063              	.LVL207:
 2064 00ee 274A     		ldr	r2, .L128
 2065              	.LVL208:
 2066 00f0 DA62     		str	r2, [r3, #44]
3879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2067              		.loc 1 3879 0
 2068 00f2 836A     		ldr	r3, [r0, #40]
 2069 00f4 264A     		ldr	r2, .L128+4
 2070 00f6 5A63     		str	r2, [r3, #52]
3882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2071              		.loc 1 3882 0
 2072 00f8 0268     		ldr	r2, [r0]
 2073 00fa 069B     		ldr	r3, [sp, #24]
 2074 00fc 1B0A     		lsrs	r3, r3, #8
 2075 00fe 0133     		adds	r3, r3, #1
 2076 0100 4C32     		adds	r2, r2, #76
 2077 0102 3146     		mov	r1, r6
 2078              	.LVL209:
 2079 0104 806A     		ldr	r0, [r0, #40]
 2080              	.LVL210:
 2081 0106 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2082              	.LVL211:
 2083 010a 0028     		cmp	r0, #0
 2084 010c 95D0     		beq	.L106
3884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2085              		.loc 1 3884 0
 2086 010e 0120     		movs	r0, #1
ARM GAS  /tmp/cc0ViGgn.s 			page 152


 2087 0110 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2088              	.LVL212:
 2089              	.L107:
3891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2090              		.loc 1 3891 0
 2091 0112 C36A     		ldr	r3, [r0, #44]
 2092              	.LVL213:
 2093 0114 1D4A     		ldr	r2, .L128
 2094              	.LVL214:
 2095 0116 DA62     		str	r2, [r3, #44]
3894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2096              		.loc 1 3894 0
 2097 0118 C36A     		ldr	r3, [r0, #44]
 2098 011a 1D4A     		ldr	r2, .L128+4
 2099 011c 5A63     		str	r2, [r3, #52]
3897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2100              		.loc 1 3897 0
 2101 011e 0268     		ldr	r2, [r0]
 2102 0120 069B     		ldr	r3, [sp, #24]
 2103 0122 1B0A     		lsrs	r3, r3, #8
 2104 0124 0133     		adds	r3, r3, #1
 2105 0126 4C32     		adds	r2, r2, #76
 2106 0128 3146     		mov	r1, r6
 2107              	.LVL215:
 2108 012a C06A     		ldr	r0, [r0, #44]
 2109              	.LVL216:
 2110 012c FFF7FEFF 		bl	HAL_DMA_Start_IT
 2111              	.LVL217:
 2112 0130 0028     		cmp	r0, #0
 2113 0132 82D0     		beq	.L106
3899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2114              		.loc 1 3899 0
 2115 0134 0120     		movs	r0, #1
 2116 0136 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2117              	.LVL218:
 2118              	.L112:
3921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2119              		.loc 1 3921 0
 2120 0138 436B     		ldr	r3, [r0, #52]
 2121              	.LVL219:
 2122 013a 174A     		ldr	r2, .L128+12
 2123              	.LVL220:
 2124 013c DA62     		str	r2, [r3, #44]
3924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2125              		.loc 1 3924 0
 2126 013e 436B     		ldr	r3, [r0, #52]
 2127 0140 134A     		ldr	r2, .L128+4
 2128 0142 5A63     		str	r2, [r3, #52]
3927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2129              		.loc 1 3927 0
 2130 0144 0268     		ldr	r2, [r0]
 2131 0146 069B     		ldr	r3, [sp, #24]
 2132 0148 1B0A     		lsrs	r3, r3, #8
 2133 014a 0133     		adds	r3, r3, #1
 2134 014c 4C32     		adds	r2, r2, #76
 2135 014e 3146     		mov	r1, r6
 2136              	.LVL221:
ARM GAS  /tmp/cc0ViGgn.s 			page 153


 2137 0150 406B     		ldr	r0, [r0, #52]
 2138              	.LVL222:
 2139 0152 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2140              	.LVL223:
 2141 0156 0028     		cmp	r0, #0
 2142 0158 3FF46FAF 		beq	.L106
3929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2143              		.loc 1 3929 0
 2144 015c 0120     		movs	r0, #1
 2145 015e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2146              	.LVL224:
 2147              	.L113:
3936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2148              		.loc 1 3936 0
 2149 0160 836B     		ldr	r3, [r0, #56]
 2150              	.LVL225:
 2151 0162 0E4A     		ldr	r2, .L128+16
 2152              	.LVL226:
 2153 0164 DA62     		str	r2, [r3, #44]
3939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2154              		.loc 1 3939 0
 2155 0166 836B     		ldr	r3, [r0, #56]
 2156 0168 094A     		ldr	r2, .L128+4
 2157 016a 5A63     		str	r2, [r3, #52]
3942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2158              		.loc 1 3942 0
 2159 016c 0268     		ldr	r2, [r0]
 2160 016e 069B     		ldr	r3, [sp, #24]
 2161 0170 1B0A     		lsrs	r3, r3, #8
 2162 0172 0133     		adds	r3, r3, #1
 2163 0174 4C32     		adds	r2, r2, #76
 2164 0176 3146     		mov	r1, r6
 2165              	.LVL227:
 2166 0178 806B     		ldr	r0, [r0, #56]
 2167              	.LVL228:
 2168 017a FFF7FEFF 		bl	HAL_DMA_Start_IT
 2169              	.LVL229:
 2170 017e 0028     		cmp	r0, #0
 2171 0180 3FF45BAF 		beq	.L106
3944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2172              		.loc 1 3944 0
 2173 0184 0120     		movs	r0, #1
3961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2174              		.loc 1 3961 0
 2175 0186 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2176              	.LVL230:
 2177              	.L115:
3824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 2178              		.loc 1 3824 0
 2179 0188 0220     		movs	r0, #2
 2180              	.LVL231:
 2181 018a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2182              	.LVL232:
 2183              	.L129:
 2184              		.align	2
 2185              	.L128:
 2186 018c 00000000 		.word	TIM_DMADelayPulseCplt
ARM GAS  /tmp/cc0ViGgn.s 			page 154


 2187 0190 00000000 		.word	TIM_DMAError
 2188 0194 00000000 		.word	TIM_DMAPeriodElapsedCplt
 2189 0198 00000000 		.word	TIMEx_DMACommutationCplt
 2190 019c 00000000 		.word	TIM_DMATriggerCplt
 2191              		.cfi_endproc
 2192              	.LFE186:
 2194              		.section	.text.HAL_TIM_DMABurst_WriteStop,"ax",%progbits
 2195              		.align	1
 2196              		.global	HAL_TIM_DMABurst_WriteStop
 2197              		.syntax unified
 2198              		.thumb
 2199              		.thumb_func
 2200              		.fpu fpv4-sp-d16
 2202              	HAL_TIM_DMABurst_WriteStop:
 2203              	.LFB187:
3970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
 2204              		.loc 1 3970 0
 2205              		.cfi_startproc
 2206              		@ args = 0, pretend = 0, frame = 0
 2207              		@ frame_needed = 0, uses_anonymous_args = 0
 2208              	.LVL233:
 2209 0000 38B5     		push	{r3, r4, r5, lr}
 2210              	.LCFI29:
 2211              		.cfi_def_cfa_offset 16
 2212              		.cfi_offset 3, -16
 2213              		.cfi_offset 4, -12
 2214              		.cfi_offset 5, -8
 2215              		.cfi_offset 14, -4
 2216 0002 0546     		mov	r5, r0
 2217 0004 0C46     		mov	r4, r1
 2218              	.LVL234:
3976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2219              		.loc 1 3976 0
 2220 0006 B1F5006F 		cmp	r1, #2048
 2221 000a 2AD0     		beq	.L132
 2222 000c 0AD8     		bhi	.L133
 2223 000e B1F5007F 		cmp	r1, #512
 2224 0012 1ED0     		beq	.L134
 2225 0014 B1F5806F 		cmp	r1, #1024
 2226 0018 1FD0     		beq	.L135
 2227 001a B1F5807F 		cmp	r1, #256
 2228 001e 0ED0     		beq	.L143
 2229              	.L141:
3971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 2230              		.loc 1 3971 0
 2231 0020 0020     		movs	r0, #0
 2232              	.LVL235:
 2233 0022 0FE0     		b	.L131
 2234              	.LVL236:
 2235              	.L133:
3976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2236              		.loc 1 3976 0
 2237 0024 B1F5005F 		cmp	r1, #8192
 2238 0028 1FD0     		beq	.L137
 2239 002a B1F5804F 		cmp	r1, #16384
 2240 002e 20D0     		beq	.L138
 2241 0030 B1F5805F 		cmp	r1, #4096
ARM GAS  /tmp/cc0ViGgn.s 			page 155


 2242 0034 F4D1     		bne	.L141
4000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2243              		.loc 1 4000 0
 2244 0036 006B     		ldr	r0, [r0, #48]
 2245              	.LVL237:
 2246 0038 FFF7FEFF 		bl	HAL_DMA_Abort
 2247              	.LVL238:
4001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2248              		.loc 1 4001 0
 2249 003c 02E0     		b	.L131
 2250              	.LVL239:
 2251              	.L143:
3980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2252              		.loc 1 3980 0
 2253 003e 006A     		ldr	r0, [r0, #32]
 2254              	.LVL240:
 2255 0040 FFF7FEFF 		bl	HAL_DMA_Abort
 2256              	.LVL241:
 2257              	.L131:
4017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2258              		.loc 1 4017 0
 2259 0044 20B9     		cbnz	r0, .L140
4020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 2260              		.loc 1 4020 0
 2261 0046 2A68     		ldr	r2, [r5]
 2262 0048 D368     		ldr	r3, [r2, #12]
 2263 004a 23EA0404 		bic	r4, r3, r4
 2264              	.LVL242:
 2265 004e D460     		str	r4, [r2, #12]
 2266              	.L140:
4025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2267              		.loc 1 4025 0
 2268 0050 38BD     		pop	{r3, r4, r5, pc}
 2269              	.LVL243:
 2270              	.L134:
3985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2271              		.loc 1 3985 0
 2272 0052 406A     		ldr	r0, [r0, #36]
 2273              	.LVL244:
 2274 0054 FFF7FEFF 		bl	HAL_DMA_Abort
 2275              	.LVL245:
3986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2276              		.loc 1 3986 0
 2277 0058 F4E7     		b	.L131
 2278              	.LVL246:
 2279              	.L135:
3990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2280              		.loc 1 3990 0
 2281 005a 806A     		ldr	r0, [r0, #40]
 2282              	.LVL247:
 2283 005c FFF7FEFF 		bl	HAL_DMA_Abort
 2284              	.LVL248:
3991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2285              		.loc 1 3991 0
 2286 0060 F0E7     		b	.L131
 2287              	.LVL249:
 2288              	.L132:
ARM GAS  /tmp/cc0ViGgn.s 			page 156


3995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2289              		.loc 1 3995 0
 2290 0062 C06A     		ldr	r0, [r0, #44]
 2291              	.LVL250:
 2292 0064 FFF7FEFF 		bl	HAL_DMA_Abort
 2293              	.LVL251:
3996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2294              		.loc 1 3996 0
 2295 0068 ECE7     		b	.L131
 2296              	.LVL252:
 2297              	.L137:
4005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2298              		.loc 1 4005 0
 2299 006a 406B     		ldr	r0, [r0, #52]
 2300              	.LVL253:
 2301 006c FFF7FEFF 		bl	HAL_DMA_Abort
 2302              	.LVL254:
4006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2303              		.loc 1 4006 0
 2304 0070 E8E7     		b	.L131
 2305              	.LVL255:
 2306              	.L138:
4010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2307              		.loc 1 4010 0
 2308 0072 806B     		ldr	r0, [r0, #56]
 2309              	.LVL256:
 2310 0074 FFF7FEFF 		bl	HAL_DMA_Abort
 2311              	.LVL257:
4011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2312              		.loc 1 4011 0
 2313 0078 E4E7     		b	.L131
 2314              		.cfi_endproc
 2315              	.LFE187:
 2317              		.section	.text.HAL_TIM_DMABurst_ReadStart,"ax",%progbits
 2318              		.align	1
 2319              		.global	HAL_TIM_DMABurst_ReadStart
 2320              		.syntax unified
 2321              		.thumb
 2322              		.thumb_func
 2323              		.fpu fpv4-sp-d16
 2325              	HAL_TIM_DMABurst_ReadStart:
 2326              	.LFB188:
4067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 2327              		.loc 1 4067 0
 2328              		.cfi_startproc
 2329              		@ args = 4, pretend = 0, frame = 0
 2330              		@ frame_needed = 0, uses_anonymous_args = 0
 2331              	.LVL258:
 2332 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2333              	.LCFI30:
 2334              		.cfi_def_cfa_offset 24
 2335              		.cfi_offset 3, -24
 2336              		.cfi_offset 4, -20
 2337              		.cfi_offset 5, -16
 2338              		.cfi_offset 6, -12
 2339              		.cfi_offset 7, -8
 2340              		.cfi_offset 14, -4
ARM GAS  /tmp/cc0ViGgn.s 			page 157


4074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2341              		.loc 1 4074 0
 2342 0002 90F83D50 		ldrb	r5, [r0, #61]	@ zero_extendqisi2
 2343 0006 EDB2     		uxtb	r5, r5
 2344 0008 022D     		cmp	r5, #2
 2345 000a 00F0BD80 		beq	.L157
4078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2346              		.loc 1 4078 0
 2347 000e 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 2348 0012 E4B2     		uxtb	r4, r4
 2349 0014 012C     		cmp	r4, #1
 2350 0016 1DD0     		beq	.L167
 2351              	.L146:
 2352 0018 1E46     		mov	r6, r3
 2353 001a 1546     		mov	r5, r2
 2354 001c 0F46     		mov	r7, r1
 2355 001e 0446     		mov	r4, r0
4093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2356              		.loc 1 4093 0
 2357 0020 B2F5006F 		cmp	r2, #2048
 2358 0024 75D0     		beq	.L149
 2359 0026 1FD8     		bhi	.L150
 2360 0028 B2F5007F 		cmp	r2, #512
 2361 002c 4BD0     		beq	.L151
 2362 002e B2F5806F 		cmp	r2, #1024
 2363 0032 5BD0     		beq	.L152
 2364 0034 B2F5807F 		cmp	r2, #256
 2365 0038 32D0     		beq	.L168
 2366              	.LVL259:
 2367              	.L148:
4205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2368              		.loc 1 4205 0
 2369 003a 2368     		ldr	r3, [r4]
 2370 003c 069A     		ldr	r2, [sp, #24]
 2371 003e 1743     		orrs	r7, r7, r2
 2372              	.LVL260:
 2373 0040 9F64     		str	r7, [r3, #72]
4208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2374              		.loc 1 4208 0
 2375 0042 2368     		ldr	r3, [r4]
 2376 0044 DA68     		ldr	r2, [r3, #12]
 2377 0046 2A43     		orrs	r2, r2, r5
 2378 0048 DA60     		str	r2, [r3, #12]
4210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2379              		.loc 1 4210 0
 2380 004a 0123     		movs	r3, #1
 2381 004c 84F83D30 		strb	r3, [r4, #61]
4213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 2382              		.loc 1 4213 0
 2383 0050 0020     		movs	r0, #0
 2384 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2385              	.LVL261:
 2386              	.L167:
4080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 2387              		.loc 1 4080 0
 2388 0054 1BB1     		cbz	r3, .L169
 2389              	.L147:
ARM GAS  /tmp/cc0ViGgn.s 			page 158


4086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2390              		.loc 1 4086 0
 2391 0056 0224     		movs	r4, #2
 2392 0058 80F83D40 		strb	r4, [r0, #61]
 2393 005c DCE7     		b	.L146
 2394              	.L169:
4080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 2395              		.loc 1 4080 0 discriminator 1
 2396 005e 069C     		ldr	r4, [sp, #24]
 2397 0060 002C     		cmp	r4, #0
 2398 0062 F8D0     		beq	.L147
4082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2399              		.loc 1 4082 0
 2400 0064 0120     		movs	r0, #1
 2401              	.LVL262:
 2402 0066 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2403              	.LVL263:
 2404              	.L150:
4093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2405              		.loc 1 4093 0
 2406 0068 B2F5005F 		cmp	r2, #8192
 2407 006c 64D0     		beq	.L154
 2408 006e B2F5804F 		cmp	r2, #16384
 2409 0072 75D0     		beq	.L155
 2410 0074 B2F5805F 		cmp	r2, #4096
 2411 0078 DFD1     		bne	.L148
4158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2412              		.loc 1 4158 0
 2413 007a 036B     		ldr	r3, [r0, #48]
 2414              	.LVL264:
 2415 007c 434A     		ldr	r2, .L170
 2416              	.LVL265:
 2417 007e DA62     		str	r2, [r3, #44]
4161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2418              		.loc 1 4161 0
 2419 0080 036B     		ldr	r3, [r0, #48]
 2420 0082 434A     		ldr	r2, .L170+4
 2421 0084 5A63     		str	r2, [r3, #52]
4164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2422              		.loc 1 4164 0
 2423 0086 0168     		ldr	r1, [r0]
 2424              	.LVL266:
 2425 0088 069B     		ldr	r3, [sp, #24]
 2426 008a 1B0A     		lsrs	r3, r3, #8
 2427 008c 0133     		adds	r3, r3, #1
 2428 008e 3246     		mov	r2, r6
 2429 0090 4C31     		adds	r1, r1, #76
 2430 0092 006B     		ldr	r0, [r0, #48]
 2431              	.LVL267:
 2432 0094 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2433              	.LVL268:
 2434 0098 0028     		cmp	r0, #0
 2435 009a CED0     		beq	.L148
4166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2436              		.loc 1 4166 0
 2437 009c 0120     		movs	r0, #1
 2438 009e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  /tmp/cc0ViGgn.s 			page 159


 2439              	.LVL269:
 2440              	.L168:
4098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2441              		.loc 1 4098 0
 2442 00a0 036A     		ldr	r3, [r0, #32]
 2443              	.LVL270:
 2444 00a2 3C4A     		ldr	r2, .L170+8
 2445              	.LVL271:
 2446 00a4 DA62     		str	r2, [r3, #44]
4101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2447              		.loc 1 4101 0
 2448 00a6 036A     		ldr	r3, [r0, #32]
 2449 00a8 394A     		ldr	r2, .L170+4
 2450 00aa 5A63     		str	r2, [r3, #52]
4104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2451              		.loc 1 4104 0
 2452 00ac 0168     		ldr	r1, [r0]
 2453              	.LVL272:
 2454 00ae 069B     		ldr	r3, [sp, #24]
 2455 00b0 1B0A     		lsrs	r3, r3, #8
 2456 00b2 0133     		adds	r3, r3, #1
 2457 00b4 3246     		mov	r2, r6
 2458 00b6 4C31     		adds	r1, r1, #76
 2459 00b8 006A     		ldr	r0, [r0, #32]
 2460              	.LVL273:
 2461 00ba FFF7FEFF 		bl	HAL_DMA_Start_IT
 2462              	.LVL274:
 2463 00be 0028     		cmp	r0, #0
 2464 00c0 BBD0     		beq	.L148
4106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2465              		.loc 1 4106 0
 2466 00c2 0120     		movs	r0, #1
 2467 00c4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2468              	.LVL275:
 2469              	.L151:
4113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2470              		.loc 1 4113 0
 2471 00c6 436A     		ldr	r3, [r0, #36]
 2472              	.LVL276:
 2473 00c8 304A     		ldr	r2, .L170
 2474              	.LVL277:
 2475 00ca DA62     		str	r2, [r3, #44]
4116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2476              		.loc 1 4116 0
 2477 00cc 436A     		ldr	r3, [r0, #36]
 2478 00ce 304A     		ldr	r2, .L170+4
 2479 00d0 5A63     		str	r2, [r3, #52]
4119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2480              		.loc 1 4119 0
 2481 00d2 0168     		ldr	r1, [r0]
 2482              	.LVL278:
 2483 00d4 069B     		ldr	r3, [sp, #24]
 2484 00d6 1B0A     		lsrs	r3, r3, #8
 2485 00d8 0133     		adds	r3, r3, #1
 2486 00da 3246     		mov	r2, r6
 2487 00dc 4C31     		adds	r1, r1, #76
 2488 00de 406A     		ldr	r0, [r0, #36]
ARM GAS  /tmp/cc0ViGgn.s 			page 160


 2489              	.LVL279:
 2490 00e0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2491              	.LVL280:
 2492 00e4 0028     		cmp	r0, #0
 2493 00e6 A8D0     		beq	.L148
4121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2494              		.loc 1 4121 0
 2495 00e8 0120     		movs	r0, #1
 2496 00ea F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2497              	.LVL281:
 2498              	.L152:
4128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2499              		.loc 1 4128 0
 2500 00ec 836A     		ldr	r3, [r0, #40]
 2501              	.LVL282:
 2502 00ee 274A     		ldr	r2, .L170
 2503              	.LVL283:
 2504 00f0 DA62     		str	r2, [r3, #44]
4131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2505              		.loc 1 4131 0
 2506 00f2 836A     		ldr	r3, [r0, #40]
 2507 00f4 264A     		ldr	r2, .L170+4
 2508 00f6 5A63     		str	r2, [r3, #52]
4134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2509              		.loc 1 4134 0
 2510 00f8 0168     		ldr	r1, [r0]
 2511              	.LVL284:
 2512 00fa 069B     		ldr	r3, [sp, #24]
 2513 00fc 1B0A     		lsrs	r3, r3, #8
 2514 00fe 0133     		adds	r3, r3, #1
 2515 0100 3246     		mov	r2, r6
 2516 0102 4C31     		adds	r1, r1, #76
 2517 0104 806A     		ldr	r0, [r0, #40]
 2518              	.LVL285:
 2519 0106 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2520              	.LVL286:
 2521 010a 0028     		cmp	r0, #0
 2522 010c 95D0     		beq	.L148
4136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2523              		.loc 1 4136 0
 2524 010e 0120     		movs	r0, #1
 2525 0110 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2526              	.LVL287:
 2527              	.L149:
4143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2528              		.loc 1 4143 0
 2529 0112 C36A     		ldr	r3, [r0, #44]
 2530              	.LVL288:
 2531 0114 1D4A     		ldr	r2, .L170
 2532              	.LVL289:
 2533 0116 DA62     		str	r2, [r3, #44]
4146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2534              		.loc 1 4146 0
 2535 0118 C36A     		ldr	r3, [r0, #44]
 2536 011a 1D4A     		ldr	r2, .L170+4
 2537 011c 5A63     		str	r2, [r3, #52]
4149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
ARM GAS  /tmp/cc0ViGgn.s 			page 161


 2538              		.loc 1 4149 0
 2539 011e 0168     		ldr	r1, [r0]
 2540              	.LVL290:
 2541 0120 069B     		ldr	r3, [sp, #24]
 2542 0122 1B0A     		lsrs	r3, r3, #8
 2543 0124 0133     		adds	r3, r3, #1
 2544 0126 3246     		mov	r2, r6
 2545 0128 4C31     		adds	r1, r1, #76
 2546 012a C06A     		ldr	r0, [r0, #44]
 2547              	.LVL291:
 2548 012c FFF7FEFF 		bl	HAL_DMA_Start_IT
 2549              	.LVL292:
 2550 0130 0028     		cmp	r0, #0
 2551 0132 82D0     		beq	.L148
4151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2552              		.loc 1 4151 0
 2553 0134 0120     		movs	r0, #1
 2554 0136 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2555              	.LVL293:
 2556              	.L154:
4173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2557              		.loc 1 4173 0
 2558 0138 436B     		ldr	r3, [r0, #52]
 2559              	.LVL294:
 2560 013a 174A     		ldr	r2, .L170+12
 2561              	.LVL295:
 2562 013c DA62     		str	r2, [r3, #44]
4176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2563              		.loc 1 4176 0
 2564 013e 436B     		ldr	r3, [r0, #52]
 2565 0140 134A     		ldr	r2, .L170+4
 2566 0142 5A63     		str	r2, [r3, #52]
4179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2567              		.loc 1 4179 0
 2568 0144 0168     		ldr	r1, [r0]
 2569              	.LVL296:
 2570 0146 069B     		ldr	r3, [sp, #24]
 2571 0148 1B0A     		lsrs	r3, r3, #8
 2572 014a 0133     		adds	r3, r3, #1
 2573 014c 3246     		mov	r2, r6
 2574 014e 4C31     		adds	r1, r1, #76
 2575 0150 406B     		ldr	r0, [r0, #52]
 2576              	.LVL297:
 2577 0152 FFF7FEFF 		bl	HAL_DMA_Start_IT
 2578              	.LVL298:
 2579 0156 0028     		cmp	r0, #0
 2580 0158 3FF46FAF 		beq	.L148
4181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2581              		.loc 1 4181 0
 2582 015c 0120     		movs	r0, #1
 2583 015e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2584              	.LVL299:
 2585              	.L155:
4188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2586              		.loc 1 4188 0
 2587 0160 836B     		ldr	r3, [r0, #56]
 2588              	.LVL300:
ARM GAS  /tmp/cc0ViGgn.s 			page 162


 2589 0162 0E4A     		ldr	r2, .L170+16
 2590              	.LVL301:
 2591 0164 DA62     		str	r2, [r3, #44]
4191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2592              		.loc 1 4191 0
 2593 0166 836B     		ldr	r3, [r0, #56]
 2594 0168 094A     		ldr	r2, .L170+4
 2595 016a 5A63     		str	r2, [r3, #52]
4194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 2596              		.loc 1 4194 0
 2597 016c 0168     		ldr	r1, [r0]
 2598              	.LVL302:
 2599 016e 069B     		ldr	r3, [sp, #24]
 2600 0170 1B0A     		lsrs	r3, r3, #8
 2601 0172 0133     		adds	r3, r3, #1
 2602 0174 3246     		mov	r2, r6
 2603 0176 4C31     		adds	r1, r1, #76
 2604 0178 806B     		ldr	r0, [r0, #56]
 2605              	.LVL303:
 2606 017a FFF7FEFF 		bl	HAL_DMA_Start_IT
 2607              	.LVL304:
 2608 017e 0028     		cmp	r0, #0
 2609 0180 3FF45BAF 		beq	.L148
4196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 2610              		.loc 1 4196 0
 2611 0184 0120     		movs	r0, #1
4214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2612              		.loc 1 4214 0
 2613 0186 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2614              	.LVL305:
 2615              	.L157:
4076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 2616              		.loc 1 4076 0
 2617 0188 0220     		movs	r0, #2
 2618              	.LVL306:
 2619 018a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2620              	.LVL307:
 2621              	.L171:
 2622              		.align	2
 2623              	.L170:
 2624 018c 00000000 		.word	TIM_DMACaptureCplt
 2625 0190 00000000 		.word	TIM_DMAError
 2626 0194 00000000 		.word	TIM_DMAPeriodElapsedCplt
 2627 0198 00000000 		.word	TIMEx_DMACommutationCplt
 2628 019c 00000000 		.word	TIM_DMATriggerCplt
 2629              		.cfi_endproc
 2630              	.LFE188:
 2632              		.section	.text.HAL_TIM_DMABurst_ReadStop,"ax",%progbits
 2633              		.align	1
 2634              		.global	HAL_TIM_DMABurst_ReadStop
 2635              		.syntax unified
 2636              		.thumb
 2637              		.thumb_func
 2638              		.fpu fpv4-sp-d16
 2640              	HAL_TIM_DMABurst_ReadStop:
 2641              	.LFB189:
4223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   HAL_StatusTypeDef status = HAL_OK;
ARM GAS  /tmp/cc0ViGgn.s 			page 163


 2642              		.loc 1 4223 0
 2643              		.cfi_startproc
 2644              		@ args = 0, pretend = 0, frame = 0
 2645              		@ frame_needed = 0, uses_anonymous_args = 0
 2646              	.LVL308:
 2647 0000 38B5     		push	{r3, r4, r5, lr}
 2648              	.LCFI31:
 2649              		.cfi_def_cfa_offset 16
 2650              		.cfi_offset 3, -16
 2651              		.cfi_offset 4, -12
 2652              		.cfi_offset 5, -8
 2653              		.cfi_offset 14, -4
 2654 0002 0546     		mov	r5, r0
 2655 0004 0C46     		mov	r4, r1
 2656              	.LVL309:
4229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2657              		.loc 1 4229 0
 2658 0006 B1F5006F 		cmp	r1, #2048
 2659 000a 2AD0     		beq	.L174
 2660 000c 0AD8     		bhi	.L175
 2661 000e B1F5007F 		cmp	r1, #512
 2662 0012 1ED0     		beq	.L176
 2663 0014 B1F5806F 		cmp	r1, #1024
 2664 0018 1FD0     		beq	.L177
 2665 001a B1F5807F 		cmp	r1, #256
 2666 001e 0ED0     		beq	.L185
 2667              	.L183:
4224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 2668              		.loc 1 4224 0
 2669 0020 0020     		movs	r0, #0
 2670              	.LVL310:
 2671 0022 0FE0     		b	.L173
 2672              	.LVL311:
 2673              	.L175:
4229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2674              		.loc 1 4229 0
 2675 0024 B1F5005F 		cmp	r1, #8192
 2676 0028 1FD0     		beq	.L179
 2677 002a B1F5804F 		cmp	r1, #16384
 2678 002e 20D0     		beq	.L180
 2679 0030 B1F5805F 		cmp	r1, #4096
 2680 0034 F4D1     		bne	.L183
4253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2681              		.loc 1 4253 0
 2682 0036 006B     		ldr	r0, [r0, #48]
 2683              	.LVL312:
 2684 0038 FFF7FEFF 		bl	HAL_DMA_Abort
 2685              	.LVL313:
4254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2686              		.loc 1 4254 0
 2687 003c 02E0     		b	.L173
 2688              	.LVL314:
 2689              	.L185:
4233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2690              		.loc 1 4233 0
 2691 003e 006A     		ldr	r0, [r0, #32]
 2692              	.LVL315:
ARM GAS  /tmp/cc0ViGgn.s 			page 164


 2693 0040 FFF7FEFF 		bl	HAL_DMA_Abort
 2694              	.LVL316:
 2695              	.L173:
4270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2696              		.loc 1 4270 0
 2697 0044 20B9     		cbnz	r0, .L182
4273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 2698              		.loc 1 4273 0
 2699 0046 2A68     		ldr	r2, [r5]
 2700 0048 D368     		ldr	r3, [r2, #12]
 2701 004a 23EA0404 		bic	r4, r3, r4
 2702              	.LVL317:
 2703 004e D460     		str	r4, [r2, #12]
 2704              	.L182:
4278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2705              		.loc 1 4278 0
 2706 0050 38BD     		pop	{r3, r4, r5, pc}
 2707              	.LVL318:
 2708              	.L176:
4238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2709              		.loc 1 4238 0
 2710 0052 406A     		ldr	r0, [r0, #36]
 2711              	.LVL319:
 2712 0054 FFF7FEFF 		bl	HAL_DMA_Abort
 2713              	.LVL320:
4239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2714              		.loc 1 4239 0
 2715 0058 F4E7     		b	.L173
 2716              	.LVL321:
 2717              	.L177:
4243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2718              		.loc 1 4243 0
 2719 005a 806A     		ldr	r0, [r0, #40]
 2720              	.LVL322:
 2721 005c FFF7FEFF 		bl	HAL_DMA_Abort
 2722              	.LVL323:
4244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2723              		.loc 1 4244 0
 2724 0060 F0E7     		b	.L173
 2725              	.LVL324:
 2726              	.L174:
4248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2727              		.loc 1 4248 0
 2728 0062 C06A     		ldr	r0, [r0, #44]
 2729              	.LVL325:
 2730 0064 FFF7FEFF 		bl	HAL_DMA_Abort
 2731              	.LVL326:
4249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2732              		.loc 1 4249 0
 2733 0068 ECE7     		b	.L173
 2734              	.LVL327:
 2735              	.L179:
4258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2736              		.loc 1 4258 0
 2737 006a 406B     		ldr	r0, [r0, #52]
 2738              	.LVL328:
 2739 006c FFF7FEFF 		bl	HAL_DMA_Abort
ARM GAS  /tmp/cc0ViGgn.s 			page 165


 2740              	.LVL329:
4259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2741              		.loc 1 4259 0
 2742 0070 E8E7     		b	.L173
 2743              	.LVL330:
 2744              	.L180:
4263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 2745              		.loc 1 4263 0
 2746 0072 806B     		ldr	r0, [r0, #56]
 2747              	.LVL331:
 2748 0074 FFF7FEFF 		bl	HAL_DMA_Abort
 2749              	.LVL332:
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2750              		.loc 1 4264 0
 2751 0078 E4E7     		b	.L173
 2752              		.cfi_endproc
 2753              	.LFE189:
 2755              		.section	.text.HAL_TIM_GenerateEvent,"ax",%progbits
 2756              		.align	1
 2757              		.global	HAL_TIM_GenerateEvent
 2758              		.syntax unified
 2759              		.thumb
 2760              		.thumb_func
 2761              		.fpu fpv4-sp-d16
 2763              	HAL_TIM_GenerateEvent:
 2764              	.LFB190:
4302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 2765              		.loc 1 4302 0
 2766              		.cfi_startproc
 2767              		@ args = 0, pretend = 0, frame = 0
 2768              		@ frame_needed = 0, uses_anonymous_args = 0
 2769              		@ link register save eliminated.
 2770              	.LVL333:
4308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2771              		.loc 1 4308 0
 2772 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 2773 0004 012B     		cmp	r3, #1
 2774 0006 0CD0     		beq	.L188
4311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2775              		.loc 1 4311 0 discriminator 2
 2776 0008 0223     		movs	r3, #2
 2777 000a 80F83D30 		strb	r3, [r0, #61]
4314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2778              		.loc 1 4314 0 discriminator 2
 2779 000e 0368     		ldr	r3, [r0]
 2780 0010 5961     		str	r1, [r3, #20]
4317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2781              		.loc 1 4317 0 discriminator 2
 2782 0012 0123     		movs	r3, #1
 2783 0014 80F83D30 		strb	r3, [r0, #61]
4319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2784              		.loc 1 4319 0 discriminator 2
 2785 0018 0023     		movs	r3, #0
 2786 001a 80F83C30 		strb	r3, [r0, #60]
4322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 2787              		.loc 1 4322 0 discriminator 2
 2788 001e 1846     		mov	r0, r3
ARM GAS  /tmp/cc0ViGgn.s 			page 166


 2789              	.LVL334:
 2790 0020 7047     		bx	lr
 2791              	.LVL335:
 2792              	.L188:
4308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2793              		.loc 1 4308 0
 2794 0022 0220     		movs	r0, #2
 2795              	.LVL336:
4323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2796              		.loc 1 4323 0
 2797 0024 7047     		bx	lr
 2798              		.cfi_endproc
 2799              	.LFE190:
 2801              		.section	.text.HAL_TIM_ConfigTI1Input,"ax",%progbits
 2802              		.align	1
 2803              		.global	HAL_TIM_ConfigTI1Input
 2804              		.syntax unified
 2805              		.thumb
 2806              		.thumb_func
 2807              		.fpu fpv4-sp-d16
 2809              	HAL_TIM_ConfigTI1Input:
 2810              	.LFB193:
4650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr2;
 2811              		.loc 1 4650 0
 2812              		.cfi_startproc
 2813              		@ args = 0, pretend = 0, frame = 0
 2814              		@ frame_needed = 0, uses_anonymous_args = 0
 2815              		@ link register save eliminated.
 2816              	.LVL337:
4658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2817              		.loc 1 4658 0
 2818 0000 0268     		ldr	r2, [r0]
 2819 0002 5368     		ldr	r3, [r2, #4]
 2820              	.LVL338:
4661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2821              		.loc 1 4661 0
 2822 0004 23F08003 		bic	r3, r3, #128
 2823              	.LVL339:
4664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2824              		.loc 1 4664 0
 2825 0008 1943     		orrs	r1, r1, r3
 2826              	.LVL340:
4667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2827              		.loc 1 4667 0
 2828 000a 5160     		str	r1, [r2, #4]
4670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2829              		.loc 1 4670 0
 2830 000c 0020     		movs	r0, #0
 2831              	.LVL341:
 2832 000e 7047     		bx	lr
 2833              		.cfi_endproc
 2834              	.LFE193:
 2836              		.section	.text.HAL_TIM_ReadCapturedValue,"ax",%progbits
 2837              		.align	1
 2838              		.global	HAL_TIM_ReadCapturedValue
 2839              		.syntax unified
 2840              		.thumb
ARM GAS  /tmp/cc0ViGgn.s 			page 167


 2841              		.thumb_func
 2842              		.fpu fpv4-sp-d16
 2844              	HAL_TIM_ReadCapturedValue:
 2845              	.LFB196:
4755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpreg = 0U;
 2846              		.loc 1 4755 0
 2847              		.cfi_startproc
 2848              		@ args = 0, pretend = 0, frame = 0
 2849              		@ frame_needed = 0, uses_anonymous_args = 0
 2850              		@ link register save eliminated.
 2851              	.LVL342:
 2852 0000 0346     		mov	r3, r0
 2853              	.LVL343:
4758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2854              		.loc 1 4758 0
 2855 0002 90F83C20 		ldrb	r2, [r0, #60]	@ zero_extendqisi2
 2856 0006 012A     		cmp	r2, #1
 2857 0008 1ED0     		beq	.L198
4758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2858              		.loc 1 4758 0 is_stmt 0 discriminator 2
 2859 000a 0122     		movs	r2, #1
 2860 000c 80F83C20 		strb	r2, [r0, #60]
4760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 2861              		.loc 1 4760 0 is_stmt 1 discriminator 2
 2862 0010 0C29     		cmp	r1, #12
 2863 0012 17D8     		bhi	.L199
 2864 0014 DFE801F0 		tbb	[pc, r1]
 2865              	.L194:
 2866 0018 07       		.byte	(.L193-.L194)/2
 2867 0019 16       		.byte	(.L199-.L194)/2
 2868 001a 16       		.byte	(.L199-.L194)/2
 2869 001b 16       		.byte	(.L199-.L194)/2
 2870 001c 0D       		.byte	(.L195-.L194)/2
 2871 001d 16       		.byte	(.L199-.L194)/2
 2872 001e 16       		.byte	(.L199-.L194)/2
 2873 001f 16       		.byte	(.L199-.L194)/2
 2874 0020 10       		.byte	(.L196-.L194)/2
 2875 0021 16       		.byte	(.L199-.L194)/2
 2876 0022 16       		.byte	(.L199-.L194)/2
 2877 0023 16       		.byte	(.L199-.L194)/2
 2878 0024 13       		.byte	(.L197-.L194)/2
 2879 0025 00       		.p2align 1
 2880              	.L193:
4768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2881              		.loc 1 4768 0
 2882 0026 0268     		ldr	r2, [r0]
 2883 0028 506B     		ldr	r0, [r2, #52]
 2884              	.LVL344:
 2885              	.L192:
4809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return tmpreg;
 2886              		.loc 1 4809 0
 2887 002a 0022     		movs	r2, #0
 2888 002c 83F83C20 		strb	r2, [r3, #60]
4810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 2889              		.loc 1 4810 0
 2890 0030 7047     		bx	lr
 2891              	.LVL345:
ARM GAS  /tmp/cc0ViGgn.s 			page 168


 2892              	.L195:
4778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2893              		.loc 1 4778 0
 2894 0032 0268     		ldr	r2, [r0]
 2895 0034 906B     		ldr	r0, [r2, #56]
 2896              	.LVL346:
4780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2897              		.loc 1 4780 0
 2898 0036 F8E7     		b	.L192
 2899              	.LVL347:
 2900              	.L196:
4789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2901              		.loc 1 4789 0
 2902 0038 0268     		ldr	r2, [r0]
 2903 003a D06B     		ldr	r0, [r2, #60]
 2904              	.LVL348:
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2905              		.loc 1 4791 0
 2906 003c F5E7     		b	.L192
 2907              	.LVL349:
 2908              	.L197:
4800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2909              		.loc 1 4800 0
 2910 003e 0268     		ldr	r2, [r0]
 2911 0040 106C     		ldr	r0, [r2, #64]
 2912              	.LVL350:
4802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 2913              		.loc 1 4802 0
 2914 0042 F2E7     		b	.L192
 2915              	.LVL351:
 2916              	.L199:
4756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2917              		.loc 1 4756 0
 2918 0044 0020     		movs	r0, #0
 2919              	.LVL352:
 2920 0046 F0E7     		b	.L192
 2921              	.LVL353:
 2922              	.L198:
4758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2923              		.loc 1 4758 0
 2924 0048 0220     		movs	r0, #2
 2925              	.LVL354:
4811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2926              		.loc 1 4811 0
 2927 004a 7047     		bx	lr
 2928              		.cfi_endproc
 2929              	.LFE196:
 2931              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 2932              		.align	1
 2933              		.weak	HAL_TIM_PeriodElapsedCallback
 2934              		.syntax unified
 2935              		.thumb
 2936              		.thumb_func
 2937              		.fpu fpv4-sp-d16
 2939              	HAL_TIM_PeriodElapsedCallback:
 2940              	.LFB197:
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
ARM GAS  /tmp/cc0ViGgn.s 			page 169


 2941              		.loc 1 4842 0
 2942              		.cfi_startproc
 2943              		@ args = 0, pretend = 0, frame = 0
 2944              		@ frame_needed = 0, uses_anonymous_args = 0
 2945              		@ link register save eliminated.
 2946              	.LVL355:
 2947 0000 7047     		bx	lr
 2948              		.cfi_endproc
 2949              	.LFE197:
 2951              		.section	.text.TIM_DMAPeriodElapsedCplt,"ax",%progbits
 2952              		.align	1
 2953              		.syntax unified
 2954              		.thumb
 2955              		.thumb_func
 2956              		.fpu fpv4-sp-d16
 2958              	TIM_DMAPeriodElapsedCplt:
 2959              	.LFB212:
5562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 2960              		.loc 1 5562 0
 2961              		.cfi_startproc
 2962              		@ args = 0, pretend = 0, frame = 0
 2963              		@ frame_needed = 0, uses_anonymous_args = 0
 2964              	.LVL356:
5562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 2965              		.loc 1 5562 0
 2966 0000 08B5     		push	{r3, lr}
 2967              	.LCFI32:
 2968              		.cfi_def_cfa_offset 8
 2969              		.cfi_offset 3, -8
 2970              		.cfi_offset 14, -4
5563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2971              		.loc 1 5563 0
 2972 0002 806A     		ldr	r0, [r0, #40]
 2973              	.LVL357:
5565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 2974              		.loc 1 5565 0
 2975 0004 0123     		movs	r3, #1
 2976 0006 80F83D30 		strb	r3, [r0, #61]
5570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 2977              		.loc 1 5570 0
 2978 000a FFF7FEFF 		bl	HAL_TIM_PeriodElapsedCallback
 2979              	.LVL358:
 2980 000e 08BD     		pop	{r3, pc}
 2981              		.cfi_endproc
 2982              	.LFE212:
 2984              		.section	.text.HAL_TIM_OC_DelayElapsedCallback,"ax",%progbits
 2985              		.align	1
 2986              		.weak	HAL_TIM_OC_DelayElapsedCallback
 2987              		.syntax unified
 2988              		.thumb
 2989              		.thumb_func
 2990              		.fpu fpv4-sp-d16
 2992              	HAL_TIM_OC_DelayElapsedCallback:
 2993              	.LFB198:
4857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 2994              		.loc 1 4857 0
 2995              		.cfi_startproc
ARM GAS  /tmp/cc0ViGgn.s 			page 170


 2996              		@ args = 0, pretend = 0, frame = 0
 2997              		@ frame_needed = 0, uses_anonymous_args = 0
 2998              		@ link register save eliminated.
 2999              	.LVL359:
 3000 0000 7047     		bx	lr
 3001              		.cfi_endproc
 3002              	.LFE198:
 3004              		.section	.text.HAL_TIM_IC_CaptureCallback,"ax",%progbits
 3005              		.align	1
 3006              		.weak	HAL_TIM_IC_CaptureCallback
 3007              		.syntax unified
 3008              		.thumb
 3009              		.thumb_func
 3010              		.fpu fpv4-sp-d16
 3012              	HAL_TIM_IC_CaptureCallback:
 3013              	.LFB199:
4871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 3014              		.loc 1 4871 0
 3015              		.cfi_startproc
 3016              		@ args = 0, pretend = 0, frame = 0
 3017              		@ frame_needed = 0, uses_anonymous_args = 0
 3018              		@ link register save eliminated.
 3019              	.LVL360:
 3020 0000 7047     		bx	lr
 3021              		.cfi_endproc
 3022              	.LFE199:
 3024              		.section	.text.TIM_DMACaptureCplt,"ax",%progbits
 3025              		.align	1
 3026              		.global	TIM_DMACaptureCplt
 3027              		.syntax unified
 3028              		.thumb
 3029              		.thumb_func
 3030              		.fpu fpv4-sp-d16
 3032              	TIM_DMACaptureCplt:
 3033              	.LFB211:
5521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 3034              		.loc 1 5521 0
 3035              		.cfi_startproc
 3036              		@ args = 0, pretend = 0, frame = 0
 3037              		@ frame_needed = 0, uses_anonymous_args = 0
 3038              	.LVL361:
5521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 3039              		.loc 1 5521 0
 3040 0000 10B5     		push	{r4, lr}
 3041              	.LCFI33:
 3042              		.cfi_def_cfa_offset 8
 3043              		.cfi_offset 4, -8
 3044              		.cfi_offset 14, -4
5522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3045              		.loc 1 5522 0
 3046 0002 846A     		ldr	r4, [r0, #40]
 3047              	.LVL362:
5524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3048              		.loc 1 5524 0
 3049 0004 0123     		movs	r3, #1
 3050 0006 84F83D30 		strb	r3, [r4, #61]
5526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
ARM GAS  /tmp/cc0ViGgn.s 			page 171


 3051              		.loc 1 5526 0
 3052 000a 636A     		ldr	r3, [r4, #36]
 3053 000c 9842     		cmp	r0, r3
 3054 000e 0ED0     		beq	.L211
5530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3055              		.loc 1 5530 0
 3056 0010 A36A     		ldr	r3, [r4, #40]
 3057 0012 9842     		cmp	r0, r3
 3058 0014 0ED0     		beq	.L212
5534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3059              		.loc 1 5534 0
 3060 0016 E36A     		ldr	r3, [r4, #44]
 3061 0018 9842     		cmp	r0, r3
 3062 001a 0ED0     		beq	.L213
5538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3063              		.loc 1 5538 0
 3064 001c 236B     		ldr	r3, [r4, #48]
 3065 001e 9842     		cmp	r0, r3
 3066 0020 0ED0     		beq	.L214
 3067              	.L207:
5550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3068              		.loc 1 5550 0
 3069 0022 2046     		mov	r0, r4
 3070              	.LVL363:
 3071 0024 FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 3072              	.LVL364:
5553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3073              		.loc 1 5553 0
 3074 0028 0023     		movs	r3, #0
 3075 002a 2377     		strb	r3, [r4, #28]
 3076 002c 10BD     		pop	{r4, pc}
 3077              	.LVL365:
 3078              	.L211:
5528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3079              		.loc 1 5528 0
 3080 002e 0123     		movs	r3, #1
 3081 0030 2377     		strb	r3, [r4, #28]
 3082 0032 F6E7     		b	.L207
 3083              	.L212:
5532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3084              		.loc 1 5532 0
 3085 0034 0223     		movs	r3, #2
 3086 0036 2377     		strb	r3, [r4, #28]
 3087 0038 F3E7     		b	.L207
 3088              	.L213:
5536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3089              		.loc 1 5536 0
 3090 003a 0423     		movs	r3, #4
 3091 003c 2377     		strb	r3, [r4, #28]
 3092 003e F0E7     		b	.L207
 3093              	.L214:
5540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3094              		.loc 1 5540 0
 3095 0040 0823     		movs	r3, #8
 3096 0042 2377     		strb	r3, [r4, #28]
 3097 0044 EDE7     		b	.L207
 3098              		.cfi_endproc
ARM GAS  /tmp/cc0ViGgn.s 			page 172


 3099              	.LFE211:
 3101              		.section	.text.HAL_TIM_PWM_PulseFinishedCallback,"ax",%progbits
 3102              		.align	1
 3103              		.weak	HAL_TIM_PWM_PulseFinishedCallback
 3104              		.syntax unified
 3105              		.thumb
 3106              		.thumb_func
 3107              		.fpu fpv4-sp-d16
 3109              	HAL_TIM_PWM_PulseFinishedCallback:
 3110              	.LFB200:
4886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 3111              		.loc 1 4886 0
 3112              		.cfi_startproc
 3113              		@ args = 0, pretend = 0, frame = 0
 3114              		@ frame_needed = 0, uses_anonymous_args = 0
 3115              		@ link register save eliminated.
 3116              	.LVL366:
 3117 0000 7047     		bx	lr
 3118              		.cfi_endproc
 3119              	.LFE200:
 3121              		.section	.text.TIM_DMADelayPulseCplt,"ax",%progbits
 3122              		.align	1
 3123              		.global	TIM_DMADelayPulseCplt
 3124              		.syntax unified
 3125              		.thumb
 3126              		.thumb_func
 3127              		.fpu fpv4-sp-d16
 3129              	TIM_DMADelayPulseCplt:
 3130              	.LFB210:
5481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 3131              		.loc 1 5481 0
 3132              		.cfi_startproc
 3133              		@ args = 0, pretend = 0, frame = 0
 3134              		@ frame_needed = 0, uses_anonymous_args = 0
 3135              	.LVL367:
5481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 3136              		.loc 1 5481 0
 3137 0000 10B5     		push	{r4, lr}
 3138              	.LCFI34:
 3139              		.cfi_def_cfa_offset 8
 3140              		.cfi_offset 4, -8
 3141              		.cfi_offset 14, -4
5482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3142              		.loc 1 5482 0
 3143 0002 846A     		ldr	r4, [r0, #40]
 3144              	.LVL368:
5484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3145              		.loc 1 5484 0
 3146 0004 0123     		movs	r3, #1
 3147 0006 84F83D30 		strb	r3, [r4, #61]
5486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3148              		.loc 1 5486 0
 3149 000a 636A     		ldr	r3, [r4, #36]
 3150 000c 9842     		cmp	r0, r3
 3151 000e 0ED0     		beq	.L222
5490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3152              		.loc 1 5490 0
ARM GAS  /tmp/cc0ViGgn.s 			page 173


 3153 0010 A36A     		ldr	r3, [r4, #40]
 3154 0012 9842     		cmp	r0, r3
 3155 0014 0ED0     		beq	.L223
5494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3156              		.loc 1 5494 0
 3157 0016 E36A     		ldr	r3, [r4, #44]
 3158 0018 9842     		cmp	r0, r3
 3159 001a 0ED0     		beq	.L224
5498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3160              		.loc 1 5498 0
 3161 001c 236B     		ldr	r3, [r4, #48]
 3162 001e 9842     		cmp	r0, r3
 3163 0020 0ED0     		beq	.L225
 3164              	.L218:
5510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3165              		.loc 1 5510 0
 3166 0022 2046     		mov	r0, r4
 3167              	.LVL369:
 3168 0024 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 3169              	.LVL370:
5513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3170              		.loc 1 5513 0
 3171 0028 0023     		movs	r3, #0
 3172 002a 2377     		strb	r3, [r4, #28]
 3173 002c 10BD     		pop	{r4, pc}
 3174              	.LVL371:
 3175              	.L222:
5488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3176              		.loc 1 5488 0
 3177 002e 0123     		movs	r3, #1
 3178 0030 2377     		strb	r3, [r4, #28]
 3179 0032 F6E7     		b	.L218
 3180              	.L223:
5492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3181              		.loc 1 5492 0
 3182 0034 0223     		movs	r3, #2
 3183 0036 2377     		strb	r3, [r4, #28]
 3184 0038 F3E7     		b	.L218
 3185              	.L224:
5496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3186              		.loc 1 5496 0
 3187 003a 0423     		movs	r3, #4
 3188 003c 2377     		strb	r3, [r4, #28]
 3189 003e F0E7     		b	.L218
 3190              	.L225:
5500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3191              		.loc 1 5500 0
 3192 0040 0823     		movs	r3, #8
 3193 0042 2377     		strb	r3, [r4, #28]
 3194 0044 EDE7     		b	.L218
 3195              		.cfi_endproc
 3196              	.LFE210:
 3198              		.section	.text.HAL_TIM_TriggerCallback,"ax",%progbits
 3199              		.align	1
 3200              		.weak	HAL_TIM_TriggerCallback
 3201              		.syntax unified
 3202              		.thumb
ARM GAS  /tmp/cc0ViGgn.s 			page 174


 3203              		.thumb_func
 3204              		.fpu fpv4-sp-d16
 3206              	HAL_TIM_TriggerCallback:
 3207              	.LFB201:
4901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 3208              		.loc 1 4901 0
 3209              		.cfi_startproc
 3210              		@ args = 0, pretend = 0, frame = 0
 3211              		@ frame_needed = 0, uses_anonymous_args = 0
 3212              		@ link register save eliminated.
 3213              	.LVL372:
 3214 0000 7047     		bx	lr
 3215              		.cfi_endproc
 3216              	.LFE201:
 3218              		.section	.text.HAL_TIM_IRQHandler,"ax",%progbits
 3219              		.align	1
 3220              		.global	HAL_TIM_IRQHandler
 3221              		.syntax unified
 3222              		.thumb
 3223              		.thumb_func
 3224              		.fpu fpv4-sp-d16
 3226              	HAL_TIM_IRQHandler:
 3227              	.LFB181:
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Capture compare 1 event */
 3228              		.loc 1 3102 0
 3229              		.cfi_startproc
 3230              		@ args = 0, pretend = 0, frame = 0
 3231              		@ frame_needed = 0, uses_anonymous_args = 0
 3232              	.LVL373:
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Capture compare 1 event */
 3233              		.loc 1 3102 0
 3234 0000 10B5     		push	{r4, lr}
 3235              	.LCFI35:
 3236              		.cfi_def_cfa_offset 8
 3237              		.cfi_offset 4, -8
 3238              		.cfi_offset 14, -4
 3239 0002 0446     		mov	r4, r0
3104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3240              		.loc 1 3104 0
 3241 0004 0368     		ldr	r3, [r0]
 3242 0006 1A69     		ldr	r2, [r3, #16]
 3243 0008 12F0020F 		tst	r2, #2
 3244 000c 11D0     		beq	.L228
3106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3245              		.loc 1 3106 0
 3246 000e DA68     		ldr	r2, [r3, #12]
 3247 0010 12F0020F 		tst	r2, #2
 3248 0014 0DD0     		beq	.L228
3109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 3249              		.loc 1 3109 0
 3250 0016 6FF00202 		mvn	r2, #2
 3251 001a 1A61     		str	r2, [r3, #16]
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3252              		.loc 1 3110 0
 3253 001c 0123     		movs	r3, #1
 3254 001e 0377     		strb	r3, [r0, #28]
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         {
ARM GAS  /tmp/cc0ViGgn.s 			page 175


 3255              		.loc 1 3113 0
 3256 0020 0368     		ldr	r3, [r0]
 3257 0022 9B69     		ldr	r3, [r3, #24]
 3258 0024 13F0030F 		tst	r3, #3
 3259 0028 79D0     		beq	.L229
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3260              		.loc 1 3118 0
 3261 002a FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 3262              	.LVL374:
 3263              	.L230:
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 3264              		.loc 1 3132 0
 3265 002e 0023     		movs	r3, #0
 3266 0030 2377     		strb	r3, [r4, #28]
 3267              	.L228:
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3268              		.loc 1 3137 0
 3269 0032 2368     		ldr	r3, [r4]
 3270 0034 1A69     		ldr	r2, [r3, #16]
 3271 0036 12F0040F 		tst	r2, #4
 3272 003a 12D0     		beq	.L231
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3273              		.loc 1 3139 0
 3274 003c DA68     		ldr	r2, [r3, #12]
 3275 003e 12F0040F 		tst	r2, #4
 3276 0042 0ED0     		beq	.L231
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 3277              		.loc 1 3141 0
 3278 0044 6FF00402 		mvn	r2, #4
 3279 0048 1A61     		str	r2, [r3, #16]
3142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Input capture event */
 3280              		.loc 1 3142 0
 3281 004a 0223     		movs	r3, #2
 3282 004c 2377     		strb	r3, [r4, #28]
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 3283              		.loc 1 3144 0
 3284 004e 2368     		ldr	r3, [r4]
 3285 0050 9B69     		ldr	r3, [r3, #24]
 3286 0052 13F4407F 		tst	r3, #768
 3287 0056 68D0     		beq	.L232
3149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3288              		.loc 1 3149 0
 3289 0058 2046     		mov	r0, r4
 3290 005a FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 3291              	.LVL375:
 3292              	.L233:
3163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 3293              		.loc 1 3163 0
 3294 005e 0023     		movs	r3, #0
 3295 0060 2377     		strb	r3, [r4, #28]
 3296              	.L231:
3167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3297              		.loc 1 3167 0
 3298 0062 2368     		ldr	r3, [r4]
 3299 0064 1A69     		ldr	r2, [r3, #16]
 3300 0066 12F0080F 		tst	r2, #8
 3301 006a 12D0     		beq	.L234
ARM GAS  /tmp/cc0ViGgn.s 			page 176


3169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3302              		.loc 1 3169 0
 3303 006c DA68     		ldr	r2, [r3, #12]
 3304 006e 12F0080F 		tst	r2, #8
 3305 0072 0ED0     		beq	.L234
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 3306              		.loc 1 3171 0
 3307 0074 6FF00802 		mvn	r2, #8
 3308 0078 1A61     		str	r2, [r3, #16]
3172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Input capture event */
 3309              		.loc 1 3172 0
 3310 007a 0423     		movs	r3, #4
 3311 007c 2377     		strb	r3, [r4, #28]
3174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 3312              		.loc 1 3174 0
 3313 007e 2368     		ldr	r3, [r4]
 3314 0080 DB69     		ldr	r3, [r3, #28]
 3315 0082 13F0030F 		tst	r3, #3
 3316 0086 57D0     		beq	.L235
3179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3317              		.loc 1 3179 0
 3318 0088 2046     		mov	r0, r4
 3319 008a FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 3320              	.LVL376:
 3321              	.L236:
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 3322              		.loc 1 3193 0
 3323 008e 0023     		movs	r3, #0
 3324 0090 2377     		strb	r3, [r4, #28]
 3325              	.L234:
3197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3326              		.loc 1 3197 0
 3327 0092 2368     		ldr	r3, [r4]
 3328 0094 1A69     		ldr	r2, [r3, #16]
 3329 0096 12F0100F 		tst	r2, #16
 3330 009a 12D0     		beq	.L237
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3331              		.loc 1 3199 0
 3332 009c DA68     		ldr	r2, [r3, #12]
 3333 009e 12F0100F 		tst	r2, #16
 3334 00a2 0ED0     		beq	.L237
3201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 3335              		.loc 1 3201 0
 3336 00a4 6FF01002 		mvn	r2, #16
 3337 00a8 1A61     		str	r2, [r3, #16]
3202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Input capture event */
 3338              		.loc 1 3202 0
 3339 00aa 0823     		movs	r3, #8
 3340 00ac 2377     		strb	r3, [r4, #28]
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 3341              		.loc 1 3204 0
 3342 00ae 2368     		ldr	r3, [r4]
 3343 00b0 DB69     		ldr	r3, [r3, #28]
 3344 00b2 13F4407F 		tst	r3, #768
 3345 00b6 46D0     		beq	.L238
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3346              		.loc 1 3209 0
ARM GAS  /tmp/cc0ViGgn.s 			page 177


 3347 00b8 2046     		mov	r0, r4
 3348 00ba FFF7FEFF 		bl	HAL_TIM_IC_CaptureCallback
 3349              	.LVL377:
 3350              	.L239:
3223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 3351              		.loc 1 3223 0
 3352 00be 0023     		movs	r3, #0
 3353 00c0 2377     		strb	r3, [r4, #28]
 3354              	.L237:
3227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3355              		.loc 1 3227 0
 3356 00c2 2368     		ldr	r3, [r4]
 3357 00c4 1A69     		ldr	r2, [r3, #16]
 3358 00c6 12F0010F 		tst	r2, #1
 3359 00ca 03D0     		beq	.L240
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3360              		.loc 1 3229 0
 3361 00cc DA68     		ldr	r2, [r3, #12]
 3362 00ce 12F0010F 		tst	r2, #1
 3363 00d2 3FD1     		bne	.L246
 3364              	.L240:
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3365              		.loc 1 3240 0
 3366 00d4 2368     		ldr	r3, [r4]
 3367 00d6 1A69     		ldr	r2, [r3, #16]
 3368 00d8 12F0800F 		tst	r2, #128
 3369 00dc 03D0     		beq	.L241
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3370              		.loc 1 3242 0
 3371 00de DA68     		ldr	r2, [r3, #12]
 3372 00e0 12F0800F 		tst	r2, #128
 3373 00e4 3DD1     		bne	.L247
 3374              	.L241:
3253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3375              		.loc 1 3253 0
 3376 00e6 2368     		ldr	r3, [r4]
 3377 00e8 1A69     		ldr	r2, [r3, #16]
 3378 00ea 12F4807F 		tst	r2, #256
 3379 00ee 03D0     		beq	.L242
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3380              		.loc 1 3255 0
 3381 00f0 DA68     		ldr	r2, [r3, #12]
 3382 00f2 12F0800F 		tst	r2, #128
 3383 00f6 3BD1     		bne	.L248
 3384              	.L242:
3266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3385              		.loc 1 3266 0
 3386 00f8 2368     		ldr	r3, [r4]
 3387 00fa 1A69     		ldr	r2, [r3, #16]
 3388 00fc 12F0400F 		tst	r2, #64
 3389 0100 03D0     		beq	.L243
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3390              		.loc 1 3268 0
 3391 0102 DA68     		ldr	r2, [r3, #12]
 3392 0104 12F0400F 		tst	r2, #64
 3393 0108 39D1     		bne	.L249
 3394              	.L243:
ARM GAS  /tmp/cc0ViGgn.s 			page 178


3279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3395              		.loc 1 3279 0
 3396 010a 2368     		ldr	r3, [r4]
 3397 010c 1A69     		ldr	r2, [r3, #16]
 3398 010e 12F0200F 		tst	r2, #32
 3399 0112 03D0     		beq	.L227
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 3400              		.loc 1 3281 0
 3401 0114 DA68     		ldr	r2, [r3, #12]
 3402 0116 12F0200F 		tst	r2, #32
 3403 011a 37D1     		bne	.L250
 3404              	.L227:
 3405 011c 10BD     		pop	{r4, pc}
 3406              	.LVL378:
 3407              	.L229:
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****           HAL_TIM_PWM_PulseFinishedCallback(htim);
 3408              		.loc 1 3128 0
 3409 011e FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 3410              	.LVL379:
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3411              		.loc 1 3129 0
 3412 0122 2046     		mov	r0, r4
 3413 0124 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 3414              	.LVL380:
 3415 0128 81E7     		b	.L230
 3416              	.L232:
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 3417              		.loc 1 3159 0
 3418 012a 2046     		mov	r0, r4
 3419 012c FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 3420              	.LVL381:
3160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3421              		.loc 1 3160 0
 3422 0130 2046     		mov	r0, r4
 3423 0132 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 3424              	.LVL382:
 3425 0136 92E7     		b	.L233
 3426              	.L235:
3189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 3427              		.loc 1 3189 0
 3428 0138 2046     		mov	r0, r4
 3429 013a FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 3430              	.LVL383:
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3431              		.loc 1 3190 0
 3432 013e 2046     		mov	r0, r4
 3433 0140 FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 3434              	.LVL384:
 3435 0144 A3E7     		b	.L236
 3436              	.L238:
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         HAL_TIM_PWM_PulseFinishedCallback(htim);
 3437              		.loc 1 3219 0
 3438 0146 2046     		mov	r0, r4
 3439 0148 FFF7FEFF 		bl	HAL_TIM_OC_DelayElapsedCallback
 3440              	.LVL385:
3220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3441              		.loc 1 3220 0
ARM GAS  /tmp/cc0ViGgn.s 			page 179


 3442 014c 2046     		mov	r0, r4
 3443 014e FFF7FEFF 		bl	HAL_TIM_PWM_PulseFinishedCallback
 3444              	.LVL386:
 3445 0152 B4E7     		b	.L239
 3446              	.L246:
3231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 3447              		.loc 1 3231 0
 3448 0154 6FF00102 		mvn	r2, #1
 3449 0158 1A61     		str	r2, [r3, #16]
3235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3450              		.loc 1 3235 0
 3451 015a 2046     		mov	r0, r4
 3452 015c FFF7FEFF 		bl	HAL_TIM_PeriodElapsedCallback
 3453              	.LVL387:
 3454 0160 B8E7     		b	.L240
 3455              	.L247:
3244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 3456              		.loc 1 3244 0
 3457 0162 6FF08002 		mvn	r2, #128
 3458 0166 1A61     		str	r2, [r3, #16]
3248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3459              		.loc 1 3248 0
 3460 0168 2046     		mov	r0, r4
 3461 016a FFF7FEFF 		bl	HAL_TIMEx_BreakCallback
 3462              	.LVL388:
 3463 016e BAE7     		b	.L241
 3464              	.L248:
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 3465              		.loc 1 3257 0
 3466 0170 6FF48072 		mvn	r2, #256
 3467 0174 1A61     		str	r2, [r3, #16]
3261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3468              		.loc 1 3261 0
 3469 0176 2046     		mov	r0, r4
 3470 0178 FFF7FEFF 		bl	HAL_TIMEx_Break2Callback
 3471              	.LVL389:
 3472 017c BCE7     		b	.L242
 3473              	.L249:
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 3474              		.loc 1 3270 0
 3475 017e 6FF04002 		mvn	r2, #64
 3476 0182 1A61     		str	r2, [r3, #16]
3274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3477              		.loc 1 3274 0
 3478 0184 2046     		mov	r0, r4
 3479 0186 FFF7FEFF 		bl	HAL_TIM_TriggerCallback
 3480              	.LVL390:
 3481 018a BEE7     		b	.L243
 3482              	.L250:
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 3483              		.loc 1 3283 0
 3484 018c 6FF02002 		mvn	r2, #32
 3485 0190 1A61     		str	r2, [r3, #16]
3287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3486              		.loc 1 3287 0
 3487 0192 2046     		mov	r0, r4
 3488 0194 FFF7FEFF 		bl	HAL_TIMEx_CommutationCallback
ARM GAS  /tmp/cc0ViGgn.s 			page 180


 3489              	.LVL391:
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3490              		.loc 1 3291 0
 3491 0198 C0E7     		b	.L227
 3492              		.cfi_endproc
 3493              	.LFE181:
 3495              		.section	.text.TIM_DMATriggerCplt,"ax",%progbits
 3496              		.align	1
 3497              		.syntax unified
 3498              		.thumb
 3499              		.thumb_func
 3500              		.fpu fpv4-sp-d16
 3502              	TIM_DMATriggerCplt:
 3503              	.LFB213:
5580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 3504              		.loc 1 5580 0
 3505              		.cfi_startproc
 3506              		@ args = 0, pretend = 0, frame = 0
 3507              		@ frame_needed = 0, uses_anonymous_args = 0
 3508              	.LVL392:
 3509 0000 08B5     		push	{r3, lr}
 3510              	.LCFI36:
 3511              		.cfi_def_cfa_offset 8
 3512              		.cfi_offset 3, -8
 3513              		.cfi_offset 14, -4
5581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3514              		.loc 1 5581 0
 3515 0002 806A     		ldr	r0, [r0, #40]
 3516              	.LVL393:
5583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3517              		.loc 1 5583 0
 3518 0004 0123     		movs	r3, #1
 3519 0006 80F83D30 		strb	r3, [r0, #61]
5588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3520              		.loc 1 5588 0
 3521 000a FFF7FEFF 		bl	HAL_TIM_TriggerCallback
 3522              	.LVL394:
 3523 000e 08BD     		pop	{r3, pc}
 3524              		.cfi_endproc
 3525              	.LFE213:
 3527              		.section	.text.HAL_TIM_ErrorCallback,"ax",%progbits
 3528              		.align	1
 3529              		.weak	HAL_TIM_ErrorCallback
 3530              		.syntax unified
 3531              		.thumb
 3532              		.thumb_func
 3533              		.fpu fpv4-sp-d16
 3535              	HAL_TIM_ErrorCallback:
 3536              	.LFB202:
4916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 3537              		.loc 1 4916 0
 3538              		.cfi_startproc
 3539              		@ args = 0, pretend = 0, frame = 0
 3540              		@ frame_needed = 0, uses_anonymous_args = 0
 3541              		@ link register save eliminated.
 3542              	.LVL395:
 3543 0000 7047     		bx	lr
ARM GAS  /tmp/cc0ViGgn.s 			page 181


 3544              		.cfi_endproc
 3545              	.LFE202:
 3547              		.section	.text.TIM_DMAError,"ax",%progbits
 3548              		.align	1
 3549              		.global	TIM_DMAError
 3550              		.syntax unified
 3551              		.thumb
 3552              		.thumb_func
 3553              		.fpu fpv4-sp-d16
 3555              	TIM_DMAError:
 3556              	.LFB209:
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 3557              		.loc 1 5463 0
 3558              		.cfi_startproc
 3559              		@ args = 0, pretend = 0, frame = 0
 3560              		@ frame_needed = 0, uses_anonymous_args = 0
 3561              	.LVL396:
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 3562              		.loc 1 5463 0
 3563 0000 08B5     		push	{r3, lr}
 3564              	.LCFI37:
 3565              		.cfi_def_cfa_offset 8
 3566              		.cfi_offset 3, -8
 3567              		.cfi_offset 14, -4
5464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3568              		.loc 1 5464 0
 3569 0002 806A     		ldr	r0, [r0, #40]
 3570              	.LVL397:
5466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3571              		.loc 1 5466 0
 3572 0004 0123     		movs	r3, #1
 3573 0006 80F83D30 		strb	r3, [r0, #61]
5471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3574              		.loc 1 5471 0
 3575 000a FFF7FEFF 		bl	HAL_TIM_ErrorCallback
 3576              	.LVL398:
 3577 000e 08BD     		pop	{r3, pc}
 3578              		.cfi_endproc
 3579              	.LFE209:
 3581              		.section	.text.HAL_TIM_Base_GetState,"ax",%progbits
 3582              		.align	1
 3583              		.global	HAL_TIM_Base_GetState
 3584              		.syntax unified
 3585              		.thumb
 3586              		.thumb_func
 3587              		.fpu fpv4-sp-d16
 3589              	HAL_TIM_Base_GetState:
 3590              	.LFB203:
5391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
 3591              		.loc 1 5391 0
 3592              		.cfi_startproc
 3593              		@ args = 0, pretend = 0, frame = 0
 3594              		@ frame_needed = 0, uses_anonymous_args = 0
 3595              		@ link register save eliminated.
 3596              	.LVL399:
5392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3597              		.loc 1 5392 0
ARM GAS  /tmp/cc0ViGgn.s 			page 182


 3598 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3599              	.LVL400:
5393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3600              		.loc 1 5393 0
 3601 0004 7047     		bx	lr
 3602              		.cfi_endproc
 3603              	.LFE203:
 3605              		.section	.text.HAL_TIM_OC_GetState,"ax",%progbits
 3606              		.align	1
 3607              		.global	HAL_TIM_OC_GetState
 3608              		.syntax unified
 3609              		.thumb
 3610              		.thumb_func
 3611              		.fpu fpv4-sp-d16
 3613              	HAL_TIM_OC_GetState:
 3614              	.LFB204:
5401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
 3615              		.loc 1 5401 0
 3616              		.cfi_startproc
 3617              		@ args = 0, pretend = 0, frame = 0
 3618              		@ frame_needed = 0, uses_anonymous_args = 0
 3619              		@ link register save eliminated.
 3620              	.LVL401:
5402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3621              		.loc 1 5402 0
 3622 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3623              	.LVL402:
5403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3624              		.loc 1 5403 0
 3625 0004 7047     		bx	lr
 3626              		.cfi_endproc
 3627              	.LFE204:
 3629              		.section	.text.HAL_TIM_PWM_GetState,"ax",%progbits
 3630              		.align	1
 3631              		.global	HAL_TIM_PWM_GetState
 3632              		.syntax unified
 3633              		.thumb
 3634              		.thumb_func
 3635              		.fpu fpv4-sp-d16
 3637              	HAL_TIM_PWM_GetState:
 3638              	.LFB205:
5411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
 3639              		.loc 1 5411 0
 3640              		.cfi_startproc
 3641              		@ args = 0, pretend = 0, frame = 0
 3642              		@ frame_needed = 0, uses_anonymous_args = 0
 3643              		@ link register save eliminated.
 3644              	.LVL403:
5412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3645              		.loc 1 5412 0
 3646 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3647              	.LVL404:
5413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3648              		.loc 1 5413 0
 3649 0004 7047     		bx	lr
 3650              		.cfi_endproc
 3651              	.LFE205:
ARM GAS  /tmp/cc0ViGgn.s 			page 183


 3653              		.section	.text.HAL_TIM_IC_GetState,"ax",%progbits
 3654              		.align	1
 3655              		.global	HAL_TIM_IC_GetState
 3656              		.syntax unified
 3657              		.thumb
 3658              		.thumb_func
 3659              		.fpu fpv4-sp-d16
 3661              	HAL_TIM_IC_GetState:
 3662              	.LFB206:
5421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
 3663              		.loc 1 5421 0
 3664              		.cfi_startproc
 3665              		@ args = 0, pretend = 0, frame = 0
 3666              		@ frame_needed = 0, uses_anonymous_args = 0
 3667              		@ link register save eliminated.
 3668              	.LVL405:
5422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3669              		.loc 1 5422 0
 3670 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3671              	.LVL406:
5423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3672              		.loc 1 5423 0
 3673 0004 7047     		bx	lr
 3674              		.cfi_endproc
 3675              	.LFE206:
 3677              		.section	.text.HAL_TIM_OnePulse_GetState,"ax",%progbits
 3678              		.align	1
 3679              		.global	HAL_TIM_OnePulse_GetState
 3680              		.syntax unified
 3681              		.thumb
 3682              		.thumb_func
 3683              		.fpu fpv4-sp-d16
 3685              	HAL_TIM_OnePulse_GetState:
 3686              	.LFB207:
5431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
 3687              		.loc 1 5431 0
 3688              		.cfi_startproc
 3689              		@ args = 0, pretend = 0, frame = 0
 3690              		@ frame_needed = 0, uses_anonymous_args = 0
 3691              		@ link register save eliminated.
 3692              	.LVL407:
5432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3693              		.loc 1 5432 0
 3694 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3695              	.LVL408:
5433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3696              		.loc 1 5433 0
 3697 0004 7047     		bx	lr
 3698              		.cfi_endproc
 3699              	.LFE207:
 3701              		.section	.text.HAL_TIM_Encoder_GetState,"ax",%progbits
 3702              		.align	1
 3703              		.global	HAL_TIM_Encoder_GetState
 3704              		.syntax unified
 3705              		.thumb
 3706              		.thumb_func
 3707              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc0ViGgn.s 			page 184


 3709              	HAL_TIM_Encoder_GetState:
 3710              	.LFB208:
5441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   return htim->State;
 3711              		.loc 1 5441 0
 3712              		.cfi_startproc
 3713              		@ args = 0, pretend = 0, frame = 0
 3714              		@ frame_needed = 0, uses_anonymous_args = 0
 3715              		@ link register save eliminated.
 3716              	.LVL409:
5442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3717              		.loc 1 5442 0
 3718 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 3719              	.LVL410:
5443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3720              		.loc 1 5443 0
 3721 0004 7047     		bx	lr
 3722              		.cfi_endproc
 3723              	.LFE208:
 3725              		.section	.text.TIM_Base_SetConfig,"ax",%progbits
 3726              		.align	1
 3727              		.global	TIM_Base_SetConfig
 3728              		.syntax unified
 3729              		.thumb
 3730              		.thumb_func
 3731              		.fpu fpv4-sp-d16
 3733              	TIM_Base_SetConfig:
 3734              	.LFB214:
5599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpcr1;
 3735              		.loc 1 5599 0
 3736              		.cfi_startproc
 3737              		@ args = 0, pretend = 0, frame = 0
 3738              		@ frame_needed = 0, uses_anonymous_args = 0
 3739              		@ link register save eliminated.
 3740              	.LVL411:
5601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3741              		.loc 1 5601 0
 3742 0000 0368     		ldr	r3, [r0]
 3743              	.LVL412:
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3744              		.loc 1 5604 0
 3745 0002 304A     		ldr	r2, .L269
 3746 0004 9042     		cmp	r0, r2
 3747 0006 12D0     		beq	.L263
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3748              		.loc 1 5604 0 is_stmt 0 discriminator 1
 3749 0008 B0F1804F 		cmp	r0, #1073741824
 3750 000c 0FD0     		beq	.L263
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3751              		.loc 1 5604 0 discriminator 2
 3752 000e A2F59432 		sub	r2, r2, #75776
 3753 0012 9042     		cmp	r0, r2
 3754 0014 0BD0     		beq	.L263
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3755              		.loc 1 5604 0 discriminator 3
 3756 0016 02F58062 		add	r2, r2, #1024
 3757 001a 9042     		cmp	r0, r2
 3758 001c 07D0     		beq	.L263
ARM GAS  /tmp/cc0ViGgn.s 			page 185


5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3759              		.loc 1 5604 0 discriminator 4
 3760 001e 02F58062 		add	r2, r2, #1024
 3761 0022 9042     		cmp	r0, r2
 3762 0024 03D0     		beq	.L263
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3763              		.loc 1 5604 0 discriminator 5
 3764 0026 02F59432 		add	r2, r2, #75776
 3765 002a 9042     		cmp	r0, r2
 3766 002c 03D1     		bne	.L264
 3767              	.L263:
5607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr1 |= Structure->CounterMode;
 3768              		.loc 1 5607 0 is_stmt 1
 3769 002e 23F07003 		bic	r3, r3, #112
 3770              	.LVL413:
5608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3771              		.loc 1 5608 0
 3772 0032 4A68     		ldr	r2, [r1, #4]
 3773 0034 1343     		orrs	r3, r3, r2
 3774              	.LVL414:
 3775              	.L264:
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3776              		.loc 1 5611 0
 3777 0036 234A     		ldr	r2, .L269
 3778 0038 9042     		cmp	r0, r2
 3779 003a 1ED0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3780              		.loc 1 5611 0 is_stmt 0 discriminator 1
 3781 003c B0F1804F 		cmp	r0, #1073741824
 3782 0040 1BD0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3783              		.loc 1 5611 0 discriminator 2
 3784 0042 A2F59432 		sub	r2, r2, #75776
 3785 0046 9042     		cmp	r0, r2
 3786 0048 17D0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3787              		.loc 1 5611 0 discriminator 3
 3788 004a 02F58062 		add	r2, r2, #1024
 3789 004e 9042     		cmp	r0, r2
 3790 0050 13D0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3791              		.loc 1 5611 0 discriminator 4
 3792 0052 02F58062 		add	r2, r2, #1024
 3793 0056 9042     		cmp	r0, r2
 3794 0058 0FD0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3795              		.loc 1 5611 0 discriminator 5
 3796 005a 02F59432 		add	r2, r2, #75776
 3797 005e 9042     		cmp	r0, r2
 3798 0060 0BD0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3799              		.loc 1 5611 0 discriminator 6
 3800 0062 02F54062 		add	r2, r2, #3072
 3801 0066 9042     		cmp	r0, r2
 3802 0068 07D0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3803              		.loc 1 5611 0 discriminator 7
ARM GAS  /tmp/cc0ViGgn.s 			page 186


 3804 006a 02F58062 		add	r2, r2, #1024
 3805 006e 9042     		cmp	r0, r2
 3806 0070 03D0     		beq	.L265
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3807              		.loc 1 5611 0 discriminator 8
 3808 0072 02F58062 		add	r2, r2, #1024
 3809 0076 9042     		cmp	r0, r2
 3810 0078 03D1     		bne	.L266
 3811              	.L265:
5614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpcr1 |= (uint32_t)Structure->ClockDivision;
 3812              		.loc 1 5614 0 is_stmt 1
 3813 007a 23F44073 		bic	r3, r3, #768
 3814              	.LVL415:
5615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3815              		.loc 1 5615 0
 3816 007e CA68     		ldr	r2, [r1, #12]
 3817 0080 1343     		orrs	r3, r3, r2
 3818              	.LVL416:
 3819              	.L266:
5619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3820              		.loc 1 5619 0
 3821 0082 23F08003 		bic	r3, r3, #128
 3822              	.LVL417:
 3823 0086 4A69     		ldr	r2, [r1, #20]
 3824 0088 1343     		orrs	r3, r3, r2
 3825              	.LVL418:
5621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3826              		.loc 1 5621 0
 3827 008a 0360     		str	r3, [r0]
5624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3828              		.loc 1 5624 0
 3829 008c 8B68     		ldr	r3, [r1, #8]
 3830              	.LVL419:
 3831 008e C362     		str	r3, [r0, #44]
 3832              	.LVL420:
5627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3833              		.loc 1 5627 0
 3834 0090 0B68     		ldr	r3, [r1]
 3835 0092 8362     		str	r3, [r0, #40]
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3836              		.loc 1 5629 0
 3837 0094 0B4B     		ldr	r3, .L269
 3838 0096 9842     		cmp	r0, r3
 3839 0098 0FD0     		beq	.L267
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3840              		.loc 1 5629 0 is_stmt 0 discriminator 1
 3841 009a 03F50063 		add	r3, r3, #2048
 3842 009e 9842     		cmp	r0, r3
 3843 00a0 0BD0     		beq	.L267
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3844              		.loc 1 5629 0 discriminator 2
 3845 00a2 03F54063 		add	r3, r3, #3072
 3846 00a6 9842     		cmp	r0, r3
 3847 00a8 07D0     		beq	.L267
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3848              		.loc 1 5629 0 discriminator 3
 3849 00aa 03F58063 		add	r3, r3, #1024
ARM GAS  /tmp/cc0ViGgn.s 			page 187


 3850 00ae 9842     		cmp	r0, r3
 3851 00b0 03D0     		beq	.L267
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3852              		.loc 1 5629 0 discriminator 4
 3853 00b2 03F58063 		add	r3, r3, #1024
 3854 00b6 9842     		cmp	r0, r3
 3855 00b8 01D1     		bne	.L268
 3856              	.L267:
5632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3857              		.loc 1 5632 0 is_stmt 1
 3858 00ba 0B69     		ldr	r3, [r1, #16]
 3859 00bc 0363     		str	r3, [r0, #48]
 3860              	.L268:
5637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3861              		.loc 1 5637 0
 3862 00be 0123     		movs	r3, #1
 3863 00c0 4361     		str	r3, [r0, #20]
 3864 00c2 7047     		bx	lr
 3865              	.L270:
 3866              		.align	2
 3867              	.L269:
 3868 00c4 002C0140 		.word	1073818624
 3869              		.cfi_endproc
 3870              	.LFE214:
 3872              		.section	.text.HAL_TIM_Base_Init,"ax",%progbits
 3873              		.align	1
 3874              		.global	HAL_TIM_Base_Init
 3875              		.syntax unified
 3876              		.thumb
 3877              		.thumb_func
 3878              		.fpu fpv4-sp-d16
 3880              	HAL_TIM_Base_Init:
 3881              	.LFB123:
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 3882              		.loc 1 263 0
 3883              		.cfi_startproc
 3884              		@ args = 0, pretend = 0, frame = 0
 3885              		@ frame_needed = 0, uses_anonymous_args = 0
 3886              	.LVL421:
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3887              		.loc 1 265 0
 3888 0000 A8B1     		cbz	r0, .L274
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 3889              		.loc 1 263 0
 3890 0002 10B5     		push	{r4, lr}
 3891              	.LCFI38:
 3892              		.cfi_def_cfa_offset 8
 3893              		.cfi_offset 4, -8
 3894              		.cfi_offset 14, -4
 3895 0004 0446     		mov	r4, r0
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3896              		.loc 1 276 0
 3897 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 3898 000a 5BB1     		cbz	r3, .L279
 3899              	.LVL422:
 3900              	.L273:
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 188


 3901              		.loc 1 298 0
 3902 000c 0223     		movs	r3, #2
 3903 000e 84F83D30 		strb	r3, [r4, #61]
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3904              		.loc 1 301 0
 3905 0012 211D     		adds	r1, r4, #4
 3906 0014 2068     		ldr	r0, [r4]
 3907 0016 FFF7FEFF 		bl	TIM_Base_SetConfig
 3908              	.LVL423:
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3909              		.loc 1 304 0
 3910 001a 0123     		movs	r3, #1
 3911 001c 84F83D30 		strb	r3, [r4, #61]
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3912              		.loc 1 306 0
 3913 0020 0020     		movs	r0, #0
 3914 0022 10BD     		pop	{r4, pc}
 3915              	.LVL424:
 3916              	.L279:
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3917              		.loc 1 279 0
 3918 0024 80F83C30 		strb	r3, [r0, #60]
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3919              		.loc 1 293 0
 3920 0028 FFF7FEFF 		bl	HAL_TIM_Base_MspInit
 3921              	.LVL425:
 3922 002c EEE7     		b	.L273
 3923              	.LVL426:
 3924              	.L274:
 3925              	.LCFI39:
 3926              		.cfi_def_cfa_offset 0
 3927              		.cfi_restore 4
 3928              		.cfi_restore 14
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3929              		.loc 1 267 0
 3930 002e 0120     		movs	r0, #1
 3931              	.LVL427:
 3932 0030 7047     		bx	lr
 3933              		.cfi_endproc
 3934              	.LFE123:
 3936              		.section	.text.HAL_TIM_OC_Init,"ax",%progbits
 3937              		.align	1
 3938              		.global	HAL_TIM_OC_Init
 3939              		.syntax unified
 3940              		.thumb
 3941              		.thumb_func
 3942              		.fpu fpv4-sp-d16
 3944              	HAL_TIM_OC_Init:
 3945              	.LFB133:
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 3946              		.loc 1 583 0
 3947              		.cfi_startproc
 3948              		@ args = 0, pretend = 0, frame = 0
 3949              		@ frame_needed = 0, uses_anonymous_args = 0
 3950              	.LVL428:
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3951              		.loc 1 585 0
ARM GAS  /tmp/cc0ViGgn.s 			page 189


 3952 0000 A8B1     		cbz	r0, .L283
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 3953              		.loc 1 583 0
 3954 0002 10B5     		push	{r4, lr}
 3955              	.LCFI40:
 3956              		.cfi_def_cfa_offset 8
 3957              		.cfi_offset 4, -8
 3958              		.cfi_offset 14, -4
 3959 0004 0446     		mov	r4, r0
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 3960              		.loc 1 596 0
 3961 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 3962 000a 5BB1     		cbz	r3, .L288
 3963              	.LVL429:
 3964              	.L282:
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3965              		.loc 1 618 0
 3966 000c 0223     		movs	r3, #2
 3967 000e 84F83D30 		strb	r3, [r4, #61]
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3968              		.loc 1 621 0
 3969 0012 211D     		adds	r1, r4, #4
 3970 0014 2068     		ldr	r0, [r4]
 3971 0016 FFF7FEFF 		bl	TIM_Base_SetConfig
 3972              	.LVL430:
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3973              		.loc 1 624 0
 3974 001a 0123     		movs	r3, #1
 3975 001c 84F83D30 		strb	r3, [r4, #61]
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 3976              		.loc 1 626 0
 3977 0020 0020     		movs	r0, #0
 3978 0022 10BD     		pop	{r4, pc}
 3979              	.LVL431:
 3980              	.L288:
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 3981              		.loc 1 599 0
 3982 0024 80F83C30 		strb	r3, [r0, #60]
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 3983              		.loc 1 613 0
 3984 0028 FFF7FEFF 		bl	HAL_TIM_OC_MspInit
 3985              	.LVL432:
 3986 002c EEE7     		b	.L282
 3987              	.LVL433:
 3988              	.L283:
 3989              	.LCFI41:
 3990              		.cfi_def_cfa_offset 0
 3991              		.cfi_restore 4
 3992              		.cfi_restore 14
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 3993              		.loc 1 587 0
 3994 002e 0120     		movs	r0, #1
 3995              	.LVL434:
 3996 0030 7047     		bx	lr
 3997              		.cfi_endproc
 3998              	.LFE133:
 4000              		.section	.text.HAL_TIM_PWM_Init,"ax",%progbits
ARM GAS  /tmp/cc0ViGgn.s 			page 190


 4001              		.align	1
 4002              		.global	HAL_TIM_PWM_Init
 4003              		.syntax unified
 4004              		.thumb
 4005              		.thumb_func
 4006              		.fpu fpv4-sp-d16
 4008              	HAL_TIM_PWM_Init:
 4009              	.LFB143:
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 4010              		.loc 1 1143 0
 4011              		.cfi_startproc
 4012              		@ args = 0, pretend = 0, frame = 0
 4013              		@ frame_needed = 0, uses_anonymous_args = 0
 4014              	.LVL435:
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4015              		.loc 1 1145 0
 4016 0000 A8B1     		cbz	r0, .L292
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 4017              		.loc 1 1143 0
 4018 0002 10B5     		push	{r4, lr}
 4019              	.LCFI42:
 4020              		.cfi_def_cfa_offset 8
 4021              		.cfi_offset 4, -8
 4022              		.cfi_offset 14, -4
 4023 0004 0446     		mov	r4, r0
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4024              		.loc 1 1156 0
 4025 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 4026 000a 5BB1     		cbz	r3, .L297
 4027              	.LVL436:
 4028              	.L291:
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4029              		.loc 1 1178 0
 4030 000c 0223     		movs	r3, #2
 4031 000e 84F83D30 		strb	r3, [r4, #61]
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4032              		.loc 1 1181 0
 4033 0012 211D     		adds	r1, r4, #4
 4034 0014 2068     		ldr	r0, [r4]
 4035 0016 FFF7FEFF 		bl	TIM_Base_SetConfig
 4036              	.LVL437:
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4037              		.loc 1 1184 0
 4038 001a 0123     		movs	r3, #1
 4039 001c 84F83D30 		strb	r3, [r4, #61]
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4040              		.loc 1 1186 0
 4041 0020 0020     		movs	r0, #0
 4042 0022 10BD     		pop	{r4, pc}
 4043              	.LVL438:
 4044              	.L297:
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4045              		.loc 1 1159 0
 4046 0024 80F83C30 		strb	r3, [r0, #60]
1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4047              		.loc 1 1173 0
 4048 0028 FFF7FEFF 		bl	HAL_TIM_PWM_MspInit
ARM GAS  /tmp/cc0ViGgn.s 			page 191


 4049              	.LVL439:
 4050 002c EEE7     		b	.L291
 4051              	.LVL440:
 4052              	.L292:
 4053              	.LCFI43:
 4054              		.cfi_def_cfa_offset 0
 4055              		.cfi_restore 4
 4056              		.cfi_restore 14
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 4057              		.loc 1 1147 0
 4058 002e 0120     		movs	r0, #1
 4059              	.LVL441:
 4060 0030 7047     		bx	lr
 4061              		.cfi_endproc
 4062              	.LFE143:
 4064              		.section	.text.HAL_TIM_IC_Init,"ax",%progbits
 4065              		.align	1
 4066              		.global	HAL_TIM_IC_Init
 4067              		.syntax unified
 4068              		.thumb
 4069              		.thumb_func
 4070              		.fpu fpv4-sp-d16
 4072              	HAL_TIM_IC_Init:
 4073              	.LFB153:
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 4074              		.loc 1 1705 0
 4075              		.cfi_startproc
 4076              		@ args = 0, pretend = 0, frame = 0
 4077              		@ frame_needed = 0, uses_anonymous_args = 0
 4078              	.LVL442:
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4079              		.loc 1 1707 0
 4080 0000 A8B1     		cbz	r0, .L301
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 4081              		.loc 1 1705 0
 4082 0002 10B5     		push	{r4, lr}
 4083              	.LCFI44:
 4084              		.cfi_def_cfa_offset 8
 4085              		.cfi_offset 4, -8
 4086              		.cfi_offset 14, -4
 4087 0004 0446     		mov	r4, r0
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4088              		.loc 1 1718 0
 4089 0006 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 4090 000a 5BB1     		cbz	r3, .L306
 4091              	.LVL443:
 4092              	.L300:
1740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4093              		.loc 1 1740 0
 4094 000c 0223     		movs	r3, #2
 4095 000e 84F83D30 		strb	r3, [r4, #61]
1743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4096              		.loc 1 1743 0
 4097 0012 211D     		adds	r1, r4, #4
 4098 0014 2068     		ldr	r0, [r4]
 4099 0016 FFF7FEFF 		bl	TIM_Base_SetConfig
 4100              	.LVL444:
ARM GAS  /tmp/cc0ViGgn.s 			page 192


1746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4101              		.loc 1 1746 0
 4102 001a 0123     		movs	r3, #1
 4103 001c 84F83D30 		strb	r3, [r4, #61]
1748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4104              		.loc 1 1748 0
 4105 0020 0020     		movs	r0, #0
 4106 0022 10BD     		pop	{r4, pc}
 4107              	.LVL445:
 4108              	.L306:
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4109              		.loc 1 1721 0
 4110 0024 80F83C30 		strb	r3, [r0, #60]
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4111              		.loc 1 1735 0
 4112 0028 FFF7FEFF 		bl	HAL_TIM_IC_MspInit
 4113              	.LVL446:
 4114 002c EEE7     		b	.L300
 4115              	.LVL447:
 4116              	.L301:
 4117              	.LCFI45:
 4118              		.cfi_def_cfa_offset 0
 4119              		.cfi_restore 4
 4120              		.cfi_restore 14
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 4121              		.loc 1 1709 0
 4122 002e 0120     		movs	r0, #1
 4123              	.LVL448:
 4124 0030 7047     		bx	lr
 4125              		.cfi_endproc
 4126              	.LFE153:
 4128              		.section	.text.HAL_TIM_OnePulse_Init,"ax",%progbits
 4129              		.align	1
 4130              		.global	HAL_TIM_OnePulse_Init
 4131              		.syntax unified
 4132              		.thumb
 4133              		.thumb_func
 4134              		.fpu fpv4-sp-d16
 4136              	HAL_TIM_OnePulse_Init:
 4137              	.LFB163:
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 4138              		.loc 1 2227 0
 4139              		.cfi_startproc
 4140              		@ args = 0, pretend = 0, frame = 0
 4141              		@ frame_needed = 0, uses_anonymous_args = 0
 4142              	.LVL449:
2229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4143              		.loc 1 2229 0
 4144 0000 F8B1     		cbz	r0, .L310
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the TIM handle allocation */
 4145              		.loc 1 2227 0
 4146 0002 38B5     		push	{r3, r4, r5, lr}
 4147              	.LCFI46:
 4148              		.cfi_def_cfa_offset 16
 4149              		.cfi_offset 3, -16
 4150              		.cfi_offset 4, -12
 4151              		.cfi_offset 5, -8
ARM GAS  /tmp/cc0ViGgn.s 			page 193


 4152              		.cfi_offset 14, -4
 4153 0004 0446     		mov	r4, r0
 4154 0006 0D46     		mov	r5, r1
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4155              		.loc 1 2241 0
 4156 0008 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 4157 000c A3B1     		cbz	r3, .L315
 4158              	.LVL450:
 4159              	.L309:
2263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4160              		.loc 1 2263 0
 4161 000e 0223     		movs	r3, #2
 4162 0010 84F83D30 		strb	r3, [r4, #61]
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4163              		.loc 1 2266 0
 4164 0014 211D     		adds	r1, r4, #4
 4165 0016 2068     		ldr	r0, [r4]
 4166 0018 FFF7FEFF 		bl	TIM_Base_SetConfig
 4167              	.LVL451:
2269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4168              		.loc 1 2269 0
 4169 001c 2268     		ldr	r2, [r4]
 4170 001e 1368     		ldr	r3, [r2]
 4171 0020 23F00803 		bic	r3, r3, #8
 4172 0024 1360     		str	r3, [r2]
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4173              		.loc 1 2272 0
 4174 0026 2268     		ldr	r2, [r4]
 4175 0028 1368     		ldr	r3, [r2]
 4176 002a 2B43     		orrs	r3, r3, r5
 4177 002c 1360     		str	r3, [r2]
2275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4178              		.loc 1 2275 0
 4179 002e 0123     		movs	r3, #1
 4180 0030 84F83D30 		strb	r3, [r4, #61]
2277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4181              		.loc 1 2277 0
 4182 0034 0020     		movs	r0, #0
 4183 0036 38BD     		pop	{r3, r4, r5, pc}
 4184              	.LVL452:
 4185              	.L315:
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4186              		.loc 1 2244 0
 4187 0038 80F83C30 		strb	r3, [r0, #60]
2258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4188              		.loc 1 2258 0
 4189 003c FFF7FEFF 		bl	HAL_TIM_OnePulse_MspInit
 4190              	.LVL453:
 4191 0040 E5E7     		b	.L309
 4192              	.LVL454:
 4193              	.L310:
 4194              	.LCFI47:
 4195              		.cfi_def_cfa_offset 0
 4196              		.cfi_restore 3
 4197              		.cfi_restore 4
 4198              		.cfi_restore 5
 4199              		.cfi_restore 14
ARM GAS  /tmp/cc0ViGgn.s 			page 194


2231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 4200              		.loc 1 2231 0
 4201 0042 0120     		movs	r0, #1
 4202              	.LVL455:
 4203 0044 7047     		bx	lr
 4204              		.cfi_endproc
 4205              	.LFE163:
 4207              		.section	.text.HAL_TIM_Encoder_Init,"ax",%progbits
 4208              		.align	1
 4209              		.global	HAL_TIM_Encoder_Init
 4210              		.syntax unified
 4211              		.thumb
 4212              		.thumb_func
 4213              		.fpu fpv4-sp-d16
 4215              	HAL_TIM_Encoder_Init:
 4216              	.LFB171:
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
 4217              		.loc 1 2537 0
 4218              		.cfi_startproc
 4219              		@ args = 0, pretend = 0, frame = 0
 4220              		@ frame_needed = 0, uses_anonymous_args = 0
 4221              	.LVL456:
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4222              		.loc 1 2543 0
 4223 0000 0028     		cmp	r0, #0
 4224 0002 49D0     		beq	.L319
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
 4225              		.loc 1 2537 0
 4226 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 4227              	.LCFI48:
 4228              		.cfi_def_cfa_offset 24
 4229              		.cfi_offset 3, -24
 4230              		.cfi_offset 4, -20
 4231              		.cfi_offset 5, -16
 4232              		.cfi_offset 6, -12
 4233              		.cfi_offset 7, -8
 4234              		.cfi_offset 14, -4
 4235 0006 0546     		mov	r5, r0
 4236 0008 0C46     		mov	r4, r1
2566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4237              		.loc 1 2566 0
 4238 000a 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 4239 000e 002B     		cmp	r3, #0
 4240 0010 3DD0     		beq	.L324
 4241              	.LVL457:
 4242              	.L318:
2588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4243              		.loc 1 2588 0
 4244 0012 0223     		movs	r3, #2
 4245 0014 85F83D30 		strb	r3, [r5, #61]
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4246              		.loc 1 2591 0
 4247 0018 2946     		mov	r1, r5
 4248 001a 51F8042B 		ldr	r2, [r1], #4
 4249 001e 9368     		ldr	r3, [r2, #8]
 4250 0020 23F48033 		bic	r3, r3, #65536
 4251 0024 23F00703 		bic	r3, r3, #7
ARM GAS  /tmp/cc0ViGgn.s 			page 195


 4252 0028 9360     		str	r3, [r2, #8]
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4253              		.loc 1 2594 0
 4254 002a 2868     		ldr	r0, [r5]
 4255 002c FFF7FEFF 		bl	TIM_Base_SetConfig
 4256              	.LVL458:
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4257              		.loc 1 2597 0
 4258 0030 2868     		ldr	r0, [r5]
 4259 0032 8668     		ldr	r6, [r0, #8]
 4260              	.LVL459:
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4261              		.loc 1 2600 0
 4262 0034 8369     		ldr	r3, [r0, #24]
 4263              	.LVL460:
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4264              		.loc 1 2603 0
 4265 0036 026A     		ldr	r2, [r0, #32]
 4266              	.LVL461:
2606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4267              		.loc 1 2606 0
 4268 0038 2168     		ldr	r1, [r4]
 4269 003a 0E43     		orrs	r6, r6, r1
 4270              	.LVL462:
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 4271              		.loc 1 2609 0
 4272 003c 23F44073 		bic	r3, r3, #768
 4273              	.LVL463:
 4274 0040 23F00303 		bic	r3, r3, #3
 4275              	.LVL464:
2610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4276              		.loc 1 2610 0
 4277 0044 A168     		ldr	r1, [r4, #8]
 4278 0046 A769     		ldr	r7, [r4, #24]
 4279 0048 41EA0721 		orr	r1, r1, r7, lsl #8
 4280 004c 0B43     		orrs	r3, r3, r1
 4281              	.LVL465:
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 4282              		.loc 1 2614 0
 4283 004e 23F47C43 		bic	r3, r3, #64512
 4284              	.LVL466:
 4285 0052 23F0FC03 		bic	r3, r3, #252
 4286              	.LVL467:
2615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 4287              		.loc 1 2615 0
 4288 0056 E168     		ldr	r1, [r4, #12]
 4289 0058 E769     		ldr	r7, [r4, #28]
 4290 005a 41EA0721 		orr	r1, r1, r7, lsl #8
 4291 005e 0B43     		orrs	r3, r3, r1
 4292              	.LVL468:
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4293              		.loc 1 2616 0
 4294 0060 2769     		ldr	r7, [r4, #16]
 4295 0062 216A     		ldr	r1, [r4, #32]
 4296 0064 0903     		lsls	r1, r1, #12
 4297 0066 41EA0711 		orr	r1, r1, r7, lsl #4
 4298 006a 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/cc0ViGgn.s 			page 196


 4299              	.LVL469:
2620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 4300              		.loc 1 2620 0
 4301 006c 22F0AA02 		bic	r2, r2, #170
 4302              	.LVL470:
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4303              		.loc 1 2621 0
 4304 0070 6168     		ldr	r1, [r4, #4]
 4305 0072 6469     		ldr	r4, [r4, #20]
 4306              	.LVL471:
 4307 0074 41EA0411 		orr	r1, r1, r4, lsl #4
 4308 0078 0A43     		orrs	r2, r2, r1
 4309              	.LVL472:
2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4310              		.loc 1 2624 0
 4311 007a 8660     		str	r6, [r0, #8]
2627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4312              		.loc 1 2627 0
 4313 007c 2968     		ldr	r1, [r5]
 4314 007e 8B61     		str	r3, [r1, #24]
2630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4315              		.loc 1 2630 0
 4316 0080 2B68     		ldr	r3, [r5]
 4317              	.LVL473:
 4318 0082 1A62     		str	r2, [r3, #32]
 4319              	.LVL474:
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4320              		.loc 1 2633 0
 4321 0084 0123     		movs	r3, #1
 4322 0086 85F83D30 		strb	r3, [r5, #61]
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4323              		.loc 1 2635 0
 4324 008a 0020     		movs	r0, #0
 4325 008c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 4326              	.LVL475:
 4327              	.L324:
2569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4328              		.loc 1 2569 0
 4329 008e 80F83C30 		strb	r3, [r0, #60]
2583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 4330              		.loc 1 2583 0
 4331 0092 FFF7FEFF 		bl	HAL_TIM_Encoder_MspInit
 4332              	.LVL476:
 4333 0096 BCE7     		b	.L318
 4334              	.LVL477:
 4335              	.L319:
 4336              	.LCFI49:
 4337              		.cfi_def_cfa_offset 0
 4338              		.cfi_restore 3
 4339              		.cfi_restore 4
 4340              		.cfi_restore 5
 4341              		.cfi_restore 6
 4342              		.cfi_restore 7
 4343              		.cfi_restore 14
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 4344              		.loc 1 2545 0
 4345 0098 0120     		movs	r0, #1
ARM GAS  /tmp/cc0ViGgn.s 			page 197


 4346              	.LVL478:
 4347 009a 7047     		bx	lr
 4348              		.cfi_endproc
 4349              	.LFE171:
 4351              		.section	.text.TIM_OC2_SetConfig,"ax",%progbits
 4352              		.align	1
 4353              		.global	TIM_OC2_SetConfig
 4354              		.syntax unified
 4355              		.thumb
 4356              		.thumb_func
 4357              		.fpu fpv4-sp-d16
 4359              	TIM_OC2_SetConfig:
 4360              	.LFB216:
5722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmrx;
 4361              		.loc 1 5722 0
 4362              		.cfi_startproc
 4363              		@ args = 0, pretend = 0, frame = 0
 4364              		@ frame_needed = 0, uses_anonymous_args = 0
 4365              		@ link register save eliminated.
 4366              	.LVL479:
 4367 0000 30B4     		push	{r4, r5}
 4368              	.LCFI50:
 4369              		.cfi_def_cfa_offset 8
 4370              		.cfi_offset 4, -8
 4371              		.cfi_offset 5, -4
5728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4372              		.loc 1 5728 0
 4373 0002 036A     		ldr	r3, [r0, #32]
 4374 0004 23F01003 		bic	r3, r3, #16
 4375 0008 0362     		str	r3, [r0, #32]
5731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Get the TIMx CR2 register value */
 4376              		.loc 1 5731 0
 4377 000a 036A     		ldr	r3, [r0, #32]
 4378              	.LVL480:
5733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4379              		.loc 1 5733 0
 4380 000c 4468     		ldr	r4, [r0, #4]
 4381              	.LVL481:
5736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4382              		.loc 1 5736 0
 4383 000e 8269     		ldr	r2, [r0, #24]
 4384              	.LVL482:
5740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4385              		.loc 1 5740 0
 4386 0010 22F08072 		bic	r2, r2, #16777216
 4387              	.LVL483:
 4388 0014 22F4E642 		bic	r2, r2, #29440
 4389              	.LVL484:
5743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4390              		.loc 1 5743 0
 4391 0018 0D68     		ldr	r5, [r1]
 4392 001a 42EA0522 		orr	r2, r2, r5, lsl #8
 4393              	.LVL485:
5746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Output Compare Polarity */
 4394              		.loc 1 5746 0
 4395 001e 23F02003 		bic	r3, r3, #32
 4396              	.LVL486:
ARM GAS  /tmp/cc0ViGgn.s 			page 198


5748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4397              		.loc 1 5748 0
 4398 0022 8D68     		ldr	r5, [r1, #8]
 4399 0024 43EA0513 		orr	r3, r3, r5, lsl #4
 4400              	.LVL487:
5750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4401              		.loc 1 5750 0
 4402 0028 184D     		ldr	r5, .L331
 4403 002a A842     		cmp	r0, r5
 4404 002c 25D0     		beq	.L326
5750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4405              		.loc 1 5750 0 is_stmt 0 discriminator 1
 4406 002e 05F50065 		add	r5, r5, #2048
 4407 0032 A842     		cmp	r0, r5
 4408 0034 21D0     		beq	.L326
 4409              	.L327:
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4410              		.loc 1 5763 0 is_stmt 1
 4411 0036 154D     		ldr	r5, .L331
 4412 0038 A842     		cmp	r0, r5
 4413 003a 0FD0     		beq	.L328
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4414              		.loc 1 5763 0 is_stmt 0 discriminator 1
 4415 003c 05F50065 		add	r5, r5, #2048
 4416 0040 A842     		cmp	r0, r5
 4417 0042 0BD0     		beq	.L328
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4418              		.loc 1 5763 0 discriminator 2
 4419 0044 05F54065 		add	r5, r5, #3072
 4420 0048 A842     		cmp	r0, r5
 4421 004a 07D0     		beq	.L328
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4422              		.loc 1 5763 0 discriminator 3
 4423 004c 05F58065 		add	r5, r5, #1024
 4424 0050 A842     		cmp	r0, r5
 4425 0052 03D0     		beq	.L328
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4426              		.loc 1 5763 0 discriminator 4
 4427 0054 05F58065 		add	r5, r5, #1024
 4428 0058 A842     		cmp	r0, r5
 4429 005a 07D1     		bne	.L329
 4430              	.L328:
 4431              	.LVL488:
5771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output Idle state */
 4432              		.loc 1 5771 0 is_stmt 1
 4433 005c 24F44064 		bic	r4, r4, #3072
 4434              	.LVL489:
5773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Idle state */
 4435              		.loc 1 5773 0
 4436 0060 4D69     		ldr	r5, [r1, #20]
 4437 0062 44EA8504 		orr	r4, r4, r5, lsl #2
 4438              	.LVL490:
5775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 4439              		.loc 1 5775 0
 4440 0066 8D69     		ldr	r5, [r1, #24]
 4441 0068 44EA8504 		orr	r4, r4, r5, lsl #2
 4442              	.LVL491:
ARM GAS  /tmp/cc0ViGgn.s 			page 199


 4443              	.L329:
5779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4444              		.loc 1 5779 0
 4445 006c 4460     		str	r4, [r0, #4]
5782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4446              		.loc 1 5782 0
 4447 006e 8261     		str	r2, [r0, #24]
5785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4448              		.loc 1 5785 0
 4449 0070 4A68     		ldr	r2, [r1, #4]
 4450              	.LVL492:
 4451 0072 8263     		str	r2, [r0, #56]
 4452              	.LVL493:
5788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4453              		.loc 1 5788 0
 4454 0074 0362     		str	r3, [r0, #32]
5789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4455              		.loc 1 5789 0
 4456 0076 30BC     		pop	{r4, r5}
 4457              	.LCFI51:
 4458              		.cfi_remember_state
 4459              		.cfi_restore 5
 4460              		.cfi_restore 4
 4461              		.cfi_def_cfa_offset 0
 4462              	.LVL494:
 4463 0078 7047     		bx	lr
 4464              	.LVL495:
 4465              	.L326:
 4466              	.LCFI52:
 4467              		.cfi_restore_state
5755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Set the Output N Polarity */
 4468              		.loc 1 5755 0
 4469 007a 23F08003 		bic	r3, r3, #128
 4470              	.LVL496:
5757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     /* Reset the Output N State */
 4471              		.loc 1 5757 0
 4472 007e CD68     		ldr	r5, [r1, #12]
 4473 0080 43EA0513 		orr	r3, r3, r5, lsl #4
 4474              	.LVL497:
5759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4475              		.loc 1 5759 0
 4476 0084 23F04003 		bic	r3, r3, #64
 4477              	.LVL498:
 4478 0088 D5E7     		b	.L327
 4479              	.L332:
 4480 008a 00BF     		.align	2
 4481              	.L331:
 4482 008c 002C0140 		.word	1073818624
 4483              		.cfi_endproc
 4484              	.LFE216:
 4486              		.section	.text.HAL_TIM_OC_ConfigChannel,"ax",%progbits
 4487              		.align	1
 4488              		.global	HAL_TIM_OC_ConfigChannel
 4489              		.syntax unified
 4490              		.thumb
 4491              		.thumb_func
 4492              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc0ViGgn.s 			page 200


 4494              	HAL_TIM_OC_ConfigChannel:
 4495              	.LFB182:
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 4496              		.loc 1 3334 0
 4497              		.cfi_startproc
 4498              		@ args = 0, pretend = 0, frame = 0
 4499              		@ frame_needed = 0, uses_anonymous_args = 0
 4500              	.LVL499:
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4501              		.loc 1 3341 0
 4502 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 4503 0004 012B     		cmp	r3, #1
 4504 0006 34D0     		beq	.L343
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 4505              		.loc 1 3334 0 discriminator 2
 4506 0008 10B5     		push	{r4, lr}
 4507              	.LCFI53:
 4508              		.cfi_def_cfa_offset 8
 4509              		.cfi_offset 4, -8
 4510              		.cfi_offset 14, -4
 4511 000a 0446     		mov	r4, r0
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4512              		.loc 1 3341 0 discriminator 2
 4513 000c 0123     		movs	r3, #1
 4514 000e 80F83C30 		strb	r3, [r0, #60]
3343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4515              		.loc 1 3343 0 discriminator 2
 4516 0012 0223     		movs	r3, #2
 4517 0014 80F83D30 		strb	r3, [r0, #61]
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4518              		.loc 1 3345 0 discriminator 2
 4519 0018 142A     		cmp	r2, #20
 4520 001a 0FD8     		bhi	.L335
 4521 001c DFE802F0 		tbb	[pc, r2]
 4522              	.L337:
 4523 0020 0B       		.byte	(.L336-.L337)/2
 4524 0021 0E       		.byte	(.L335-.L337)/2
 4525 0022 0E       		.byte	(.L335-.L337)/2
 4526 0023 0E       		.byte	(.L335-.L337)/2
 4527 0024 15       		.byte	(.L338-.L337)/2
 4528 0025 0E       		.byte	(.L335-.L337)/2
 4529 0026 0E       		.byte	(.L335-.L337)/2
 4530 0027 0E       		.byte	(.L335-.L337)/2
 4531 0028 19       		.byte	(.L339-.L337)/2
 4532 0029 0E       		.byte	(.L335-.L337)/2
 4533 002a 0E       		.byte	(.L335-.L337)/2
 4534 002b 0E       		.byte	(.L335-.L337)/2
 4535 002c 1D       		.byte	(.L340-.L337)/2
 4536 002d 0E       		.byte	(.L335-.L337)/2
 4537 002e 0E       		.byte	(.L335-.L337)/2
 4538 002f 0E       		.byte	(.L335-.L337)/2
 4539 0030 21       		.byte	(.L341-.L337)/2
 4540 0031 0E       		.byte	(.L335-.L337)/2
 4541 0032 0E       		.byte	(.L335-.L337)/2
 4542 0033 0E       		.byte	(.L335-.L337)/2
 4543 0034 25       		.byte	(.L342-.L337)/2
 4544 0035 00       		.p2align 1
ARM GAS  /tmp/cc0ViGgn.s 			page 201


 4545              	.L336:
3353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4546              		.loc 1 3353 0
 4547 0036 0068     		ldr	r0, [r0]
 4548              	.LVL500:
 4549 0038 FFF7FEFF 		bl	TIM_OC1_SetConfig
 4550              	.LVL501:
 4551              	.L335:
3411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4552              		.loc 1 3411 0
 4553 003c 0123     		movs	r3, #1
 4554 003e 84F83D30 		strb	r3, [r4, #61]
3413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4555              		.loc 1 3413 0
 4556 0042 0020     		movs	r0, #0
 4557 0044 84F83C00 		strb	r0, [r4, #60]
3415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4558              		.loc 1 3415 0
 4559 0048 10BD     		pop	{r4, pc}
 4560              	.LVL502:
 4561              	.L338:
3363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4562              		.loc 1 3363 0
 4563 004a 0068     		ldr	r0, [r0]
 4564              	.LVL503:
 4565 004c FFF7FEFF 		bl	TIM_OC2_SetConfig
 4566              	.LVL504:
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4567              		.loc 1 3364 0
 4568 0050 F4E7     		b	.L335
 4569              	.LVL505:
 4570              	.L339:
3373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4571              		.loc 1 3373 0
 4572 0052 0068     		ldr	r0, [r0]
 4573              	.LVL506:
 4574 0054 FFF7FEFF 		bl	TIM_OC3_SetConfig
 4575              	.LVL507:
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4576              		.loc 1 3374 0
 4577 0058 F0E7     		b	.L335
 4578              	.LVL508:
 4579              	.L340:
3383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4580              		.loc 1 3383 0
 4581 005a 0068     		ldr	r0, [r0]
 4582              	.LVL509:
 4583 005c FFF7FEFF 		bl	TIM_OC4_SetConfig
 4584              	.LVL510:
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4585              		.loc 1 3384 0
 4586 0060 ECE7     		b	.L335
 4587              	.LVL511:
 4588              	.L341:
3393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4589              		.loc 1 3393 0
 4590 0062 0068     		ldr	r0, [r0]
ARM GAS  /tmp/cc0ViGgn.s 			page 202


 4591              	.LVL512:
 4592 0064 FFF7FEFF 		bl	TIM_OC5_SetConfig
 4593              	.LVL513:
3394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4594              		.loc 1 3394 0
 4595 0068 E8E7     		b	.L335
 4596              	.LVL514:
 4597              	.L342:
3403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4598              		.loc 1 3403 0
 4599 006a 0068     		ldr	r0, [r0]
 4600              	.LVL515:
 4601 006c FFF7FEFF 		bl	TIM_OC6_SetConfig
 4602              	.LVL516:
3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4603              		.loc 1 3404 0
 4604 0070 E4E7     		b	.L335
 4605              	.LVL517:
 4606              	.L343:
 4607              	.LCFI54:
 4608              		.cfi_def_cfa_offset 0
 4609              		.cfi_restore 4
 4610              		.cfi_restore 14
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4611              		.loc 1 3341 0
 4612 0072 0220     		movs	r0, #2
 4613              	.LVL518:
 4614 0074 7047     		bx	lr
 4615              		.cfi_endproc
 4616              	.LFE182:
 4618              		.section	.text.HAL_TIM_PWM_ConfigChannel,"ax",%progbits
 4619              		.align	1
 4620              		.global	HAL_TIM_PWM_ConfigChannel
 4621              		.syntax unified
 4622              		.thumb
 4623              		.thumb_func
 4624              		.fpu fpv4-sp-d16
 4626              	HAL_TIM_PWM_ConfigChannel:
 4627              	.LFB184:
3533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 4628              		.loc 1 3533 0
 4629              		.cfi_startproc
 4630              		@ args = 0, pretend = 0, frame = 0
 4631              		@ frame_needed = 0, uses_anonymous_args = 0
 4632              	.LVL519:
 4633 0000 38B5     		push	{r3, r4, r5, lr}
 4634              	.LCFI55:
 4635              		.cfi_def_cfa_offset 16
 4636              		.cfi_offset 3, -16
 4637              		.cfi_offset 4, -12
 4638              		.cfi_offset 5, -8
 4639              		.cfi_offset 14, -4
3541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4640              		.loc 1 3541 0
 4641 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 4642 0006 012B     		cmp	r3, #1
 4643 0008 00F09280 		beq	.L358
ARM GAS  /tmp/cc0ViGgn.s 			page 203


 4644 000c 0D46     		mov	r5, r1
 4645 000e 0446     		mov	r4, r0
3541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4646              		.loc 1 3541 0 is_stmt 0 discriminator 2
 4647 0010 0123     		movs	r3, #1
 4648 0012 80F83C30 		strb	r3, [r0, #60]
3543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4649              		.loc 1 3543 0 is_stmt 1 discriminator 2
 4650 0016 0223     		movs	r3, #2
 4651 0018 80F83D30 		strb	r3, [r0, #61]
3545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4652              		.loc 1 3545 0 discriminator 2
 4653 001c 142A     		cmp	r2, #20
 4654 001e 1ED8     		bhi	.L350
 4655 0020 DFE802F0 		tbb	[pc, r2]
 4656              	.L352:
 4657 0024 0B       		.byte	(.L351-.L352)/2
 4658 0025 1D       		.byte	(.L350-.L352)/2
 4659 0026 1D       		.byte	(.L350-.L352)/2
 4660 0027 1D       		.byte	(.L350-.L352)/2
 4661 0028 24       		.byte	(.L353-.L352)/2
 4662 0029 1D       		.byte	(.L350-.L352)/2
 4663 002a 1D       		.byte	(.L350-.L352)/2
 4664 002b 1D       		.byte	(.L350-.L352)/2
 4665 002c 38       		.byte	(.L354-.L352)/2
 4666 002d 1D       		.byte	(.L350-.L352)/2
 4667 002e 1D       		.byte	(.L350-.L352)/2
 4668 002f 1D       		.byte	(.L350-.L352)/2
 4669 0030 4B       		.byte	(.L355-.L352)/2
 4670 0031 1D       		.byte	(.L350-.L352)/2
 4671 0032 1D       		.byte	(.L350-.L352)/2
 4672 0033 1D       		.byte	(.L350-.L352)/2
 4673 0034 5F       		.byte	(.L356-.L352)/2
 4674 0035 1D       		.byte	(.L350-.L352)/2
 4675 0036 1D       		.byte	(.L350-.L352)/2
 4676 0037 1D       		.byte	(.L350-.L352)/2
 4677 0038 72       		.byte	(.L357-.L352)/2
 4678 0039 00       		.p2align 1
 4679              	.L351:
3553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4680              		.loc 1 3553 0
 4681 003a 0068     		ldr	r0, [r0]
 4682              	.LVL520:
 4683 003c FFF7FEFF 		bl	TIM_OC1_SetConfig
 4684              	.LVL521:
3556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4685              		.loc 1 3556 0
 4686 0040 2268     		ldr	r2, [r4]
 4687 0042 9369     		ldr	r3, [r2, #24]
 4688 0044 43F00803 		orr	r3, r3, #8
 4689 0048 9361     		str	r3, [r2, #24]
3559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode;
 4690              		.loc 1 3559 0
 4691 004a 2268     		ldr	r2, [r4]
 4692 004c 9369     		ldr	r3, [r2, #24]
 4693 004e 23F00403 		bic	r3, r3, #4
 4694 0052 9361     		str	r3, [r2, #24]
ARM GAS  /tmp/cc0ViGgn.s 			page 204


3560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4695              		.loc 1 3560 0
 4696 0054 2268     		ldr	r2, [r4]
 4697 0056 9369     		ldr	r3, [r2, #24]
 4698 0058 2969     		ldr	r1, [r5, #16]
 4699 005a 0B43     		orrs	r3, r3, r1
 4700 005c 9361     		str	r3, [r2, #24]
 4701              	.L350:
3653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4702              		.loc 1 3653 0
 4703 005e 0123     		movs	r3, #1
 4704 0060 84F83D30 		strb	r3, [r4, #61]
3655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4705              		.loc 1 3655 0
 4706 0064 0020     		movs	r0, #0
 4707 0066 84F83C00 		strb	r0, [r4, #60]
3657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4708              		.loc 1 3657 0
 4709 006a 38BD     		pop	{r3, r4, r5, pc}
 4710              	.LVL522:
 4711              	.L353:
3570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4712              		.loc 1 3570 0
 4713 006c 0068     		ldr	r0, [r0]
 4714              	.LVL523:
 4715 006e FFF7FEFF 		bl	TIM_OC2_SetConfig
 4716              	.LVL524:
3573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4717              		.loc 1 3573 0
 4718 0072 2268     		ldr	r2, [r4]
 4719 0074 9369     		ldr	r3, [r2, #24]
 4720 0076 43F40063 		orr	r3, r3, #2048
 4721 007a 9361     		str	r3, [r2, #24]
3576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 4722              		.loc 1 3576 0
 4723 007c 2268     		ldr	r2, [r4]
 4724 007e 9369     		ldr	r3, [r2, #24]
 4725 0080 23F48063 		bic	r3, r3, #1024
 4726 0084 9361     		str	r3, [r2, #24]
3577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4727              		.loc 1 3577 0
 4728 0086 2268     		ldr	r2, [r4]
 4729 0088 9369     		ldr	r3, [r2, #24]
 4730 008a 2969     		ldr	r1, [r5, #16]
 4731 008c 43EA0123 		orr	r3, r3, r1, lsl #8
 4732 0090 9361     		str	r3, [r2, #24]
3578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4733              		.loc 1 3578 0
 4734 0092 E4E7     		b	.L350
 4735              	.LVL525:
 4736              	.L354:
3587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4737              		.loc 1 3587 0
 4738 0094 0068     		ldr	r0, [r0]
 4739              	.LVL526:
 4740 0096 FFF7FEFF 		bl	TIM_OC3_SetConfig
 4741              	.LVL527:
ARM GAS  /tmp/cc0ViGgn.s 			page 205


3590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4742              		.loc 1 3590 0
 4743 009a 2268     		ldr	r2, [r4]
 4744 009c D369     		ldr	r3, [r2, #28]
 4745 009e 43F00803 		orr	r3, r3, #8
 4746 00a2 D361     		str	r3, [r2, #28]
3593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode;
 4747              		.loc 1 3593 0
 4748 00a4 2268     		ldr	r2, [r4]
 4749 00a6 D369     		ldr	r3, [r2, #28]
 4750 00a8 23F00403 		bic	r3, r3, #4
 4751 00ac D361     		str	r3, [r2, #28]
3594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4752              		.loc 1 3594 0
 4753 00ae 2268     		ldr	r2, [r4]
 4754 00b0 D369     		ldr	r3, [r2, #28]
 4755 00b2 2969     		ldr	r1, [r5, #16]
 4756 00b4 0B43     		orrs	r3, r3, r1
 4757 00b6 D361     		str	r3, [r2, #28]
3595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4758              		.loc 1 3595 0
 4759 00b8 D1E7     		b	.L350
 4760              	.LVL528:
 4761              	.L355:
3604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4762              		.loc 1 3604 0
 4763 00ba 0068     		ldr	r0, [r0]
 4764              	.LVL529:
 4765 00bc FFF7FEFF 		bl	TIM_OC4_SetConfig
 4766              	.LVL530:
3607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4767              		.loc 1 3607 0
 4768 00c0 2268     		ldr	r2, [r4]
 4769 00c2 D369     		ldr	r3, [r2, #28]
 4770 00c4 43F40063 		orr	r3, r3, #2048
 4771 00c8 D361     		str	r3, [r2, #28]
3610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 4772              		.loc 1 3610 0
 4773 00ca 2268     		ldr	r2, [r4]
 4774 00cc D369     		ldr	r3, [r2, #28]
 4775 00ce 23F48063 		bic	r3, r3, #1024
 4776 00d2 D361     		str	r3, [r2, #28]
3611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4777              		.loc 1 3611 0
 4778 00d4 2268     		ldr	r2, [r4]
 4779 00d6 D369     		ldr	r3, [r2, #28]
 4780 00d8 2969     		ldr	r1, [r5, #16]
 4781 00da 43EA0123 		orr	r3, r3, r1, lsl #8
 4782 00de D361     		str	r3, [r2, #28]
3612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4783              		.loc 1 3612 0
 4784 00e0 BDE7     		b	.L350
 4785              	.LVL531:
 4786              	.L356:
3621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4787              		.loc 1 3621 0
 4788 00e2 0068     		ldr	r0, [r0]
ARM GAS  /tmp/cc0ViGgn.s 			page 206


 4789              	.LVL532:
 4790 00e4 FFF7FEFF 		bl	TIM_OC5_SetConfig
 4791              	.LVL533:
3624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4792              		.loc 1 3624 0
 4793 00e8 2268     		ldr	r2, [r4]
 4794 00ea 536D     		ldr	r3, [r2, #84]
 4795 00ec 43F00803 		orr	r3, r3, #8
 4796 00f0 5365     		str	r3, [r2, #84]
3627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode;
 4797              		.loc 1 3627 0
 4798 00f2 2268     		ldr	r2, [r4]
 4799 00f4 536D     		ldr	r3, [r2, #84]
 4800 00f6 23F00403 		bic	r3, r3, #4
 4801 00fa 5365     		str	r3, [r2, #84]
3628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4802              		.loc 1 3628 0
 4803 00fc 2268     		ldr	r2, [r4]
 4804 00fe 536D     		ldr	r3, [r2, #84]
 4805 0100 2969     		ldr	r1, [r5, #16]
 4806 0102 0B43     		orrs	r3, r3, r1
 4807 0104 5365     		str	r3, [r2, #84]
3629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4808              		.loc 1 3629 0
 4809 0106 AAE7     		b	.L350
 4810              	.LVL534:
 4811              	.L357:
3638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4812              		.loc 1 3638 0
 4813 0108 0068     		ldr	r0, [r0]
 4814              	.LVL535:
 4815 010a FFF7FEFF 		bl	TIM_OC6_SetConfig
 4816              	.LVL536:
3641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4817              		.loc 1 3641 0
 4818 010e 2268     		ldr	r2, [r4]
 4819 0110 536D     		ldr	r3, [r2, #84]
 4820 0112 43F40063 		orr	r3, r3, #2048
 4821 0116 5365     		str	r3, [r2, #84]
3644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 4822              		.loc 1 3644 0
 4823 0118 2268     		ldr	r2, [r4]
 4824 011a 536D     		ldr	r3, [r2, #84]
 4825 011c 23F48063 		bic	r3, r3, #1024
 4826 0120 5365     		str	r3, [r2, #84]
3645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 4827              		.loc 1 3645 0
 4828 0122 2268     		ldr	r2, [r4]
 4829 0124 536D     		ldr	r3, [r2, #84]
 4830 0126 2969     		ldr	r1, [r5, #16]
 4831 0128 43EA0123 		orr	r3, r3, r1, lsl #8
 4832 012c 5365     		str	r3, [r2, #84]
3646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 4833              		.loc 1 3646 0
 4834 012e 96E7     		b	.L350
 4835              	.LVL537:
 4836              	.L358:
ARM GAS  /tmp/cc0ViGgn.s 			page 207


3541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4837              		.loc 1 3541 0
 4838 0130 0220     		movs	r0, #2
 4839              	.LVL538:
3658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4840              		.loc 1 3658 0
 4841 0132 38BD     		pop	{r3, r4, r5, pc}
 4842              		.cfi_endproc
 4843              	.LFE184:
 4845              		.section	.text.TIM_TI1_SetConfig,"ax",%progbits
 4846              		.align	1
 4847              		.global	TIM_TI1_SetConfig
 4848              		.syntax unified
 4849              		.thumb
 4850              		.thumb_func
 4851              		.fpu fpv4-sp-d16
 4853              	TIM_TI1_SetConfig:
 4854              	.LFB222:
6165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpccmr1;
 4855              		.loc 1 6165 0
 4856              		.cfi_startproc
 4857              		@ args = 0, pretend = 0, frame = 0
 4858              		@ frame_needed = 0, uses_anonymous_args = 0
 4859              		@ link register save eliminated.
 4860              	.LVL539:
 4861 0000 70B4     		push	{r4, r5, r6}
 4862              	.LCFI56:
 4863              		.cfi_def_cfa_offset 12
 4864              		.cfi_offset 4, -12
 4865              		.cfi_offset 5, -8
 4866              		.cfi_offset 6, -4
6170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 4867              		.loc 1 6170 0
 4868 0002 046A     		ldr	r4, [r0, #32]
 4869 0004 24F00104 		bic	r4, r4, #1
 4870 0008 0462     		str	r4, [r0, #32]
6171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer = TIMx->CCER;
 4871              		.loc 1 6171 0
 4872 000a 8469     		ldr	r4, [r0, #24]
 4873              	.LVL540:
6172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4874              		.loc 1 6172 0
 4875 000c 056A     		ldr	r5, [r0, #32]
 4876              	.LVL541:
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4877              		.loc 1 6175 0
 4878 000e 1F4E     		ldr	r6, .L374
 4879 0010 B042     		cmp	r0, r6
 4880 0012 2AD0     		beq	.L364
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4881              		.loc 1 6175 0 is_stmt 0 discriminator 2
 4882 0014 B0F1804F 		cmp	r0, #1073741824
 4883 0018 29D0     		beq	.L365
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4884              		.loc 1 6175 0 discriminator 4
 4885 001a A6F59436 		sub	r6, r6, #75776
 4886 001e B042     		cmp	r0, r6
ARM GAS  /tmp/cc0ViGgn.s 			page 208


 4887 0020 27D0     		beq	.L366
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4888              		.loc 1 6175 0 discriminator 6
 4889 0022 06F58066 		add	r6, r6, #1024
 4890 0026 B042     		cmp	r0, r6
 4891 0028 25D0     		beq	.L367
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4892              		.loc 1 6175 0 discriminator 8
 4893 002a 06F58066 		add	r6, r6, #1024
 4894 002e B042     		cmp	r0, r6
 4895 0030 23D0     		beq	.L368
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4896              		.loc 1 6175 0 discriminator 10
 4897 0032 06F59436 		add	r6, r6, #75776
 4898 0036 B042     		cmp	r0, r6
 4899 0038 21D0     		beq	.L369
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4900              		.loc 1 6175 0 discriminator 12
 4901 003a 06F54066 		add	r6, r6, #3072
 4902 003e B042     		cmp	r0, r6
 4903 0040 11D0     		beq	.L372
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4904              		.loc 1 6175 0
 4905 0042 0026     		movs	r6, #0
 4906              	.L361:
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4907              		.loc 1 6175 0 discriminator 16
 4908 0044 EEB9     		cbnz	r6, .L373
6182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 4909              		.loc 1 6182 0 is_stmt 1
 4910 0046 44F00102 		orr	r2, r4, #1
 4911              	.LVL542:
 4912              	.L363:
6186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 4913              		.loc 1 6186 0
 4914 004a 22F0F002 		bic	r2, r2, #240
 4915              	.LVL543:
6187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4916              		.loc 1 6187 0
 4917 004e 1B01     		lsls	r3, r3, #4
 4918              	.LVL544:
 4919 0050 DBB2     		uxtb	r3, r3
 4920 0052 1343     		orrs	r3, r3, r2
 4921              	.LVL545:
6190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 4922              		.loc 1 6190 0
 4923 0054 25F00A02 		bic	r2, r5, #10
 4924              	.LVL546:
6191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4925              		.loc 1 6191 0
 4926 0058 01F00A01 		and	r1, r1, #10
 4927              	.LVL547:
 4928 005c 1143     		orrs	r1, r1, r2
 4929              	.LVL548:
6194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER = tmpccer;
 4930              		.loc 1 6194 0
 4931 005e 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cc0ViGgn.s 			page 209


6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 4932              		.loc 1 6195 0
 4933 0060 0162     		str	r1, [r0, #32]
6196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 4934              		.loc 1 6196 0
 4935 0062 70BC     		pop	{r4, r5, r6}
 4936              	.LCFI57:
 4937              		.cfi_remember_state
 4938              		.cfi_restore 6
 4939              		.cfi_restore 5
 4940              		.cfi_restore 4
 4941              		.cfi_def_cfa_offset 0
 4942 0064 7047     		bx	lr
 4943              	.LVL549:
 4944              	.L372:
 4945              	.LCFI58:
 4946              		.cfi_restore_state
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 4947              		.loc 1 6175 0
 4948 0066 0126     		movs	r6, #1
 4949 0068 ECE7     		b	.L361
 4950              	.L364:
 4951 006a 0126     		movs	r6, #1
 4952 006c EAE7     		b	.L361
 4953              	.L365:
 4954 006e 0126     		movs	r6, #1
 4955 0070 E8E7     		b	.L361
 4956              	.L366:
 4957 0072 0126     		movs	r6, #1
 4958 0074 E6E7     		b	.L361
 4959              	.L367:
 4960 0076 0126     		movs	r6, #1
 4961 0078 E4E7     		b	.L361
 4962              	.L368:
 4963 007a 0126     		movs	r6, #1
 4964 007c E2E7     		b	.L361
 4965              	.L369:
 4966 007e 0126     		movs	r6, #1
 4967 0080 E0E7     		b	.L361
 4968              	.L373:
6177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     tmpccmr1 |= TIM_ICSelection;
 4969              		.loc 1 6177 0
 4970 0082 24F00304 		bic	r4, r4, #3
 4971              	.LVL550:
6178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 4972              		.loc 1 6178 0
 4973 0086 2243     		orrs	r2, r2, r4
 4974              	.LVL551:
 4975 0088 DFE7     		b	.L363
 4976              	.L375:
 4977 008a 00BF     		.align	2
 4978              	.L374:
 4979 008c 002C0140 		.word	1073818624
 4980              		.cfi_endproc
 4981              	.LFE222:
 4983              		.section	.text.HAL_TIM_IC_ConfigChannel,"ax",%progbits
 4984              		.align	1
ARM GAS  /tmp/cc0ViGgn.s 			page 210


 4985              		.global	HAL_TIM_IC_ConfigChannel
 4986              		.syntax unified
 4987              		.thumb
 4988              		.thumb_func
 4989              		.fpu fpv4-sp-d16
 4991              	HAL_TIM_IC_ConfigChannel:
 4992              	.LFB183:
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 4993              		.loc 1 3432 0
 4994              		.cfi_startproc
 4995              		@ args = 0, pretend = 0, frame = 0
 4996              		@ frame_needed = 0, uses_anonymous_args = 0
 4997              	.LVL552:
 4998 0000 38B5     		push	{r3, r4, r5, lr}
 4999              	.LCFI59:
 5000              		.cfi_def_cfa_offset 16
 5001              		.cfi_offset 3, -16
 5002              		.cfi_offset 4, -12
 5003              		.cfi_offset 5, -8
 5004              		.cfi_offset 14, -4
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5005              		.loc 1 3441 0
 5006 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 5007 0006 012B     		cmp	r3, #1
 5008 0008 58D0     		beq	.L382
 5009 000a 0D46     		mov	r5, r1
 5010 000c 0446     		mov	r4, r0
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5011              		.loc 1 3441 0 is_stmt 0 discriminator 2
 5012 000e 0123     		movs	r3, #1
 5013 0010 80F83C30 		strb	r3, [r0, #60]
3443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5014              		.loc 1 3443 0 is_stmt 1 discriminator 2
 5015 0014 0223     		movs	r3, #2
 5016 0016 80F83D30 		strb	r3, [r0, #61]
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5017              		.loc 1 3445 0 discriminator 2
 5018 001a DAB1     		cbz	r2, .L384
3459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5019              		.loc 1 3459 0
 5020 001c 042A     		cmp	r2, #4
 5021 001e 2AD0     		beq	.L385
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5022              		.loc 1 3475 0
 5023 0020 082A     		cmp	r2, #8
 5024 0022 3AD0     		beq	.L386
3496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
 5025              		.loc 1 3496 0
 5026 0024 CB68     		ldr	r3, [r1, #12]
 5027 0026 4A68     		ldr	r2, [r1, #4]
 5028              	.LVL553:
 5029 0028 0968     		ldr	r1, [r1]
 5030              	.LVL554:
 5031 002a 0068     		ldr	r0, [r0]
 5032              	.LVL555:
 5033 002c FFF7FEFF 		bl	TIM_TI4_SetConfig
 5034              	.LVL556:
ARM GAS  /tmp/cc0ViGgn.s 			page 211


3502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5035              		.loc 1 3502 0
 5036 0030 2268     		ldr	r2, [r4]
 5037 0032 D369     		ldr	r3, [r2, #28]
 5038 0034 23F44063 		bic	r3, r3, #3072
 5039 0038 D361     		str	r3, [r2, #28]
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 5040              		.loc 1 3505 0
 5041 003a 2268     		ldr	r2, [r4]
 5042 003c D369     		ldr	r3, [r2, #28]
 5043 003e A968     		ldr	r1, [r5, #8]
 5044 0040 43EA0123 		orr	r3, r3, r1, lsl #8
 5045 0044 D361     		str	r3, [r2, #28]
 5046              	.L379:
3508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5047              		.loc 1 3508 0
 5048 0046 0123     		movs	r3, #1
 5049 0048 84F83D30 		strb	r3, [r4, #61]
3510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5050              		.loc 1 3510 0
 5051 004c 0020     		movs	r0, #0
 5052 004e 84F83C00 		strb	r0, [r4, #60]
3512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 5053              		.loc 1 3512 0
 5054 0052 38BD     		pop	{r3, r4, r5, pc}
 5055              	.LVL557:
 5056              	.L384:
3448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
 5057              		.loc 1 3448 0
 5058 0054 CB68     		ldr	r3, [r1, #12]
 5059 0056 4A68     		ldr	r2, [r1, #4]
 5060              	.LVL558:
 5061 0058 0968     		ldr	r1, [r1]
 5062              	.LVL559:
 5063 005a 0068     		ldr	r0, [r0]
 5064              	.LVL560:
 5065 005c FFF7FEFF 		bl	TIM_TI1_SetConfig
 5066              	.LVL561:
3454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5067              		.loc 1 3454 0
 5068 0060 2268     		ldr	r2, [r4]
 5069 0062 9369     		ldr	r3, [r2, #24]
 5070 0064 23F00C03 		bic	r3, r3, #12
 5071 0068 9361     		str	r3, [r2, #24]
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 5072              		.loc 1 3457 0
 5073 006a 2268     		ldr	r2, [r4]
 5074 006c 9369     		ldr	r3, [r2, #24]
 5075 006e A968     		ldr	r1, [r5, #8]
 5076 0070 0B43     		orrs	r3, r3, r1
 5077 0072 9361     		str	r3, [r2, #24]
 5078 0074 E7E7     		b	.L379
 5079              	.LVL562:
 5080              	.L385:
3464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
 5081              		.loc 1 3464 0
 5082 0076 CB68     		ldr	r3, [r1, #12]
ARM GAS  /tmp/cc0ViGgn.s 			page 212


 5083 0078 4A68     		ldr	r2, [r1, #4]
 5084              	.LVL563:
 5085 007a 0968     		ldr	r1, [r1]
 5086              	.LVL564:
 5087 007c 0068     		ldr	r0, [r0]
 5088              	.LVL565:
 5089 007e FFF7FEFF 		bl	TIM_TI2_SetConfig
 5090              	.LVL566:
3470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5091              		.loc 1 3470 0
 5092 0082 2268     		ldr	r2, [r4]
 5093 0084 9369     		ldr	r3, [r2, #24]
 5094 0086 23F44063 		bic	r3, r3, #3072
 5095 008a 9361     		str	r3, [r2, #24]
3473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 5096              		.loc 1 3473 0
 5097 008c 2268     		ldr	r2, [r4]
 5098 008e 9369     		ldr	r3, [r2, #24]
 5099 0090 A968     		ldr	r1, [r5, #8]
 5100 0092 43EA0123 		orr	r3, r3, r1, lsl #8
 5101 0096 9361     		str	r3, [r2, #24]
 5102 0098 D5E7     		b	.L379
 5103              	.LVL567:
 5104              	.L386:
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                       sConfig->ICPolarity,
 5105              		.loc 1 3480 0
 5106 009a CB68     		ldr	r3, [r1, #12]
 5107 009c 4A68     		ldr	r2, [r1, #4]
 5108              	.LVL568:
 5109 009e 0968     		ldr	r1, [r1]
 5110              	.LVL569:
 5111 00a0 0068     		ldr	r0, [r0]
 5112              	.LVL570:
 5113 00a2 FFF7FEFF 		bl	TIM_TI3_SetConfig
 5114              	.LVL571:
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5115              		.loc 1 3486 0
 5116 00a6 2268     		ldr	r2, [r4]
 5117 00a8 D369     		ldr	r3, [r2, #28]
 5118 00aa 23F00C03 		bic	r3, r3, #12
 5119 00ae D361     		str	r3, [r2, #28]
3489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 5120              		.loc 1 3489 0
 5121 00b0 2268     		ldr	r2, [r4]
 5122 00b2 D369     		ldr	r3, [r2, #28]
 5123 00b4 A968     		ldr	r1, [r5, #8]
 5124 00b6 0B43     		orrs	r3, r3, r1
 5125 00b8 D361     		str	r3, [r2, #28]
 5126 00ba C4E7     		b	.L379
 5127              	.LVL572:
 5128              	.L382:
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5129              		.loc 1 3441 0
 5130 00bc 0220     		movs	r0, #2
 5131              	.LVL573:
3513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5132              		.loc 1 3513 0
ARM GAS  /tmp/cc0ViGgn.s 			page 213


 5133 00be 38BD     		pop	{r3, r4, r5, pc}
 5134              		.cfi_endproc
 5135              	.LFE183:
 5137              		.section	.text.HAL_TIM_OnePulse_ConfigChannel,"ax",%progbits
 5138              		.align	1
 5139              		.global	HAL_TIM_OnePulse_ConfigChannel
 5140              		.syntax unified
 5141              		.thumb
 5142              		.thumb_func
 5143              		.fpu fpv4-sp-d16
 5145              	HAL_TIM_OnePulse_ConfigChannel:
 5146              	.LFB185:
3676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
 5147              		.loc 1 3676 0
 5148              		.cfi_startproc
 5149              		@ args = 0, pretend = 0, frame = 32
 5150              		@ frame_needed = 0, uses_anonymous_args = 0
 5151              	.LVL574:
3683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5152              		.loc 1 3683 0
 5153 0000 9A42     		cmp	r2, r3
 5154 0002 76D0     		beq	.L395
3676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_OC_InitTypeDef temp1;
 5155              		.loc 1 3676 0
 5156 0004 70B5     		push	{r4, r5, r6, lr}
 5157              	.LCFI60:
 5158              		.cfi_def_cfa_offset 16
 5159              		.cfi_offset 4, -16
 5160              		.cfi_offset 5, -12
 5161              		.cfi_offset 6, -8
 5162              		.cfi_offset 14, -4
 5163 0006 88B0     		sub	sp, sp, #32
 5164              	.LCFI61:
 5165              		.cfi_def_cfa_offset 48
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5166              		.loc 1 3686 0
 5167 0008 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 5168 000c 012C     		cmp	r4, #1
 5169 000e 72D0     		beq	.L396
 5170 0010 1E46     		mov	r6, r3
 5171 0012 0D46     		mov	r5, r1
 5172 0014 0446     		mov	r4, r0
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5173              		.loc 1 3686 0 is_stmt 0 discriminator 2
 5174 0016 0123     		movs	r3, #1
 5175              	.LVL575:
 5176 0018 80F83C30 		strb	r3, [r0, #60]
3688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5177              		.loc 1 3688 0 is_stmt 1 discriminator 2
 5178 001c 0223     		movs	r3, #2
 5179 001e 80F83D30 		strb	r3, [r0, #61]
3691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.Pulse = sConfig->Pulse;
 5180              		.loc 1 3691 0 discriminator 2
 5181 0022 0B68     		ldr	r3, [r1]
 5182 0024 0193     		str	r3, [sp, #4]
3692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCPolarity = sConfig->OCPolarity;
 5183              		.loc 1 3692 0 discriminator 2
ARM GAS  /tmp/cc0ViGgn.s 			page 214


 5184 0026 4B68     		ldr	r3, [r1, #4]
 5185 0028 0293     		str	r3, [sp, #8]
3693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCNPolarity = sConfig->OCNPolarity;
 5186              		.loc 1 3693 0 discriminator 2
 5187 002a 8B68     		ldr	r3, [r1, #8]
 5188 002c 0393     		str	r3, [sp, #12]
3694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCIdleState = sConfig->OCIdleState;
 5189              		.loc 1 3694 0 discriminator 2
 5190 002e CB68     		ldr	r3, [r1, #12]
 5191 0030 0493     		str	r3, [sp, #16]
3695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     temp1.OCNIdleState = sConfig->OCNIdleState;
 5192              		.loc 1 3695 0 discriminator 2
 5193 0032 0B69     		ldr	r3, [r1, #16]
 5194 0034 0693     		str	r3, [sp, #24]
3696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5195              		.loc 1 3696 0 discriminator 2
 5196 0036 4B69     		ldr	r3, [r1, #20]
 5197 0038 0793     		str	r3, [sp, #28]
3698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 5198              		.loc 1 3698 0 discriminator 2
 5199 003a 62B1     		cbz	r2, .L390
 5200 003c 042A     		cmp	r2, #4
 5201 003e 0FD0     		beq	.L391
 5202              	.LVL576:
 5203              	.L389:
3718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 5204              		.loc 1 3718 0
 5205 0040 9EB1     		cbz	r6, .L393
 5206 0042 042E     		cmp	r6, #4
 5207 0044 33D0     		beq	.L394
 5208              	.L392:
3763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5209              		.loc 1 3763 0
 5210 0046 0123     		movs	r3, #1
 5211 0048 84F83D30 		strb	r3, [r4, #61]
3765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5212              		.loc 1 3765 0
 5213 004c 0020     		movs	r0, #0
 5214 004e 84F83C00 		strb	r0, [r4, #60]
 5215              	.LVL577:
 5216              	.L388:
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5217              		.loc 1 3773 0
 5218 0052 08B0     		add	sp, sp, #32
 5219              	.LCFI62:
 5220              		.cfi_remember_state
 5221              		.cfi_def_cfa_offset 16
 5222              		@ sp needed
 5223 0054 70BD     		pop	{r4, r5, r6, pc}
 5224              	.LVL578:
 5225              	.L390:
 5226              	.LCFI63:
 5227              		.cfi_restore_state
3704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
 5228              		.loc 1 3704 0
 5229 0056 01A9     		add	r1, sp, #4
 5230              	.LVL579:
ARM GAS  /tmp/cc0ViGgn.s 			page 215


 5231 0058 0068     		ldr	r0, [r0]
 5232              	.LVL580:
 5233 005a FFF7FEFF 		bl	TIM_OC1_SetConfig
 5234              	.LVL581:
3705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5235              		.loc 1 3705 0
 5236 005e EFE7     		b	.L389
 5237              	.LVL582:
 5238              	.L391:
3711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
 5239              		.loc 1 3711 0
 5240 0060 01A9     		add	r1, sp, #4
 5241              	.LVL583:
 5242 0062 0068     		ldr	r0, [r0]
 5243              	.LVL584:
 5244 0064 FFF7FEFF 		bl	TIM_OC2_SetConfig
 5245              	.LVL585:
3712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5246              		.loc 1 3712 0
 5247 0068 EAE7     		b	.L389
 5248              	.L393:
3724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
 5249              		.loc 1 3724 0
 5250 006a 2B6A     		ldr	r3, [r5, #32]
 5251 006c EA69     		ldr	r2, [r5, #28]
 5252 006e A969     		ldr	r1, [r5, #24]
 5253 0070 2068     		ldr	r0, [r4]
 5254 0072 FFF7FEFF 		bl	TIM_TI1_SetConfig
 5255              	.LVL586:
3728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5256              		.loc 1 3728 0
 5257 0076 2268     		ldr	r2, [r4]
 5258 0078 9369     		ldr	r3, [r2, #24]
 5259 007a 23F00C03 		bic	r3, r3, #12
 5260 007e 9361     		str	r3, [r2, #24]
3731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI1FP1;
 5261              		.loc 1 3731 0
 5262 0080 2268     		ldr	r2, [r4]
 5263 0082 9368     		ldr	r3, [r2, #8]
 5264 0084 23F07003 		bic	r3, r3, #112
 5265 0088 9360     		str	r3, [r2, #8]
3732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5266              		.loc 1 3732 0
 5267 008a 2268     		ldr	r2, [r4]
 5268 008c 9368     		ldr	r3, [r2, #8]
 5269 008e 43F05003 		orr	r3, r3, #80
 5270 0092 9360     		str	r3, [r2, #8]
3735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 5271              		.loc 1 3735 0
 5272 0094 2268     		ldr	r2, [r4]
 5273 0096 9368     		ldr	r3, [r2, #8]
 5274 0098 23F48033 		bic	r3, r3, #65536
 5275 009c 23F00703 		bic	r3, r3, #7
 5276 00a0 9360     		str	r3, [r2, #8]
3736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
 5277              		.loc 1 3736 0
 5278 00a2 2268     		ldr	r2, [r4]
ARM GAS  /tmp/cc0ViGgn.s 			page 216


 5279 00a4 9368     		ldr	r3, [r2, #8]
 5280 00a6 43F00603 		orr	r3, r3, #6
 5281 00aa 9360     		str	r3, [r2, #8]
3737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5282              		.loc 1 3737 0
 5283 00ac CBE7     		b	.L392
 5284              	.L394:
3743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                           sConfig->ICSelection, sConfig->ICFilter);
 5285              		.loc 1 3743 0
 5286 00ae 2B6A     		ldr	r3, [r5, #32]
 5287 00b0 EA69     		ldr	r2, [r5, #28]
 5288 00b2 A969     		ldr	r1, [r5, #24]
 5289 00b4 2068     		ldr	r0, [r4]
 5290 00b6 FFF7FEFF 		bl	TIM_TI2_SetConfig
 5291              	.LVL587:
3747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5292              		.loc 1 3747 0
 5293 00ba 2268     		ldr	r2, [r4]
 5294 00bc 9369     		ldr	r3, [r2, #24]
 5295 00be 23F44063 		bic	r3, r3, #3072
 5296 00c2 9361     		str	r3, [r2, #24]
3750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_TS_TI2FP2;
 5297              		.loc 1 3750 0
 5298 00c4 2268     		ldr	r2, [r4]
 5299 00c6 9368     		ldr	r3, [r2, #8]
 5300 00c8 23F07003 		bic	r3, r3, #112
 5301 00cc 9360     		str	r3, [r2, #8]
3751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5302              		.loc 1 3751 0
 5303 00ce 2268     		ldr	r2, [r4]
 5304 00d0 9368     		ldr	r3, [r2, #8]
 5305 00d2 43F06003 		orr	r3, r3, #96
 5306 00d6 9360     		str	r3, [r2, #8]
3754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 5307              		.loc 1 3754 0
 5308 00d8 2268     		ldr	r2, [r4]
 5309 00da 9368     		ldr	r3, [r2, #8]
 5310 00dc 23F48033 		bic	r3, r3, #65536
 5311 00e0 23F00703 		bic	r3, r3, #7
 5312 00e4 9360     		str	r3, [r2, #8]
3755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****         break;
 5313              		.loc 1 3755 0
 5314 00e6 2268     		ldr	r2, [r4]
 5315 00e8 9368     		ldr	r3, [r2, #8]
 5316 00ea 43F00603 		orr	r3, r3, #6
 5317 00ee 9360     		str	r3, [r2, #8]
3756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5318              		.loc 1 3756 0
 5319 00f0 A9E7     		b	.L392
 5320              	.LVL588:
 5321              	.L395:
 5322              	.LCFI64:
 5323              		.cfi_def_cfa_offset 0
 5324              		.cfi_restore 4
 5325              		.cfi_restore 5
 5326              		.cfi_restore 6
 5327              		.cfi_restore 14
ARM GAS  /tmp/cc0ViGgn.s 			page 217


3771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 5328              		.loc 1 3771 0
 5329 00f2 0120     		movs	r0, #1
 5330              	.LVL589:
 5331 00f4 7047     		bx	lr
 5332              	.LVL590:
 5333              	.L396:
 5334              	.LCFI65:
 5335              		.cfi_def_cfa_offset 48
 5336              		.cfi_offset 4, -16
 5337              		.cfi_offset 5, -12
 5338              		.cfi_offset 6, -8
 5339              		.cfi_offset 14, -4
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5340              		.loc 1 3686 0
 5341 00f6 0220     		movs	r0, #2
 5342              	.LVL591:
 5343 00f8 ABE7     		b	.L388
 5344              		.cfi_endproc
 5345              	.LFE185:
 5347              		.section	.text.TIM_ETR_SetConfig,"ax",%progbits
 5348              		.align	1
 5349              		.global	TIM_ETR_SetConfig
 5350              		.syntax unified
 5351              		.thumb
 5352              		.thumb_func
 5353              		.fpu fpv4-sp-d16
 5355              	TIM_ETR_SetConfig:
 5356              	.LFB229:
6439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
6440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
6442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ExtTRGPrescaler The external Trigger Prescaler.
6444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF.
6446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2.
6447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4.
6448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8.
6449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIM_ExtTRGPolarity The external Trigger Polarity.
6450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active.
6452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active.
6453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  ExtTRGFilter External Trigger Filter.
6454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
6455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
6458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                        uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
6459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 5357              		.loc 1 6459 0
 5358              		.cfi_startproc
 5359              		@ args = 0, pretend = 0, frame = 0
 5360              		@ frame_needed = 0, uses_anonymous_args = 0
 5361              		@ link register save eliminated.
 5362              	.LVL592:
 5363 0000 10B4     		push	{r4}
ARM GAS  /tmp/cc0ViGgn.s 			page 218


 5364              	.LCFI66:
 5365              		.cfi_def_cfa_offset 4
 5366              		.cfi_offset 4, -4
6460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
6461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr = TIMx->SMCR;
 5367              		.loc 1 6462 0
 5368 0002 8468     		ldr	r4, [r0, #8]
 5369              	.LVL593:
6463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the ETR Bits */
6465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 5370              		.loc 1 6465 0
 5371 0004 24F47F44 		bic	r4, r4, #65280
 5372              	.LVL594:
6466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
6468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 5373              		.loc 1 6468 0
 5374 0008 42EA0323 		orr	r3, r2, r3, lsl #8
 5375              	.LVL595:
 5376 000c 1943     		orrs	r1, r1, r3
 5377              	.LVL596:
 5378 000e 0C43     		orrs	r4, r4, r1
 5379              	.LVL597:
6469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Write to TIMx SMCR */
6471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->SMCR = tmpsmcr;
 5380              		.loc 1 6471 0
 5381 0010 8460     		str	r4, [r0, #8]
6472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 5382              		.loc 1 6472 0
 5383 0012 5DF8044B 		ldr	r4, [sp], #4
 5384              	.LCFI67:
 5385              		.cfi_restore 4
 5386              		.cfi_def_cfa_offset 0
 5387              	.LVL598:
 5388 0016 7047     		bx	lr
 5389              		.cfi_endproc
 5390              	.LFE229:
 5392              		.section	.text.HAL_TIM_ConfigOCrefClear,"ax",%progbits
 5393              		.align	1
 5394              		.global	HAL_TIM_ConfigOCrefClear
 5395              		.syntax unified
 5396              		.thumb
 5397              		.thumb_func
 5398              		.fpu fpv4-sp-d16
 5400              	HAL_TIM_ConfigOCrefClear:
 5401              	.LFB191:
4343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 5402              		.loc 1 4343 0
 5403              		.cfi_startproc
 5404              		@ args = 0, pretend = 0, frame = 0
 5405              		@ frame_needed = 0, uses_anonymous_args = 0
 5406              	.LVL599:
4349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5407              		.loc 1 4349 0
ARM GAS  /tmp/cc0ViGgn.s 			page 219


 5408 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 5409 0004 012B     		cmp	r3, #1
 5410 0006 00F09380 		beq	.L423
4343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 5411              		.loc 1 4343 0 discriminator 2
 5412 000a 70B5     		push	{r4, r5, r6, lr}
 5413              	.LCFI68:
 5414              		.cfi_def_cfa_offset 16
 5415              		.cfi_offset 4, -16
 5416              		.cfi_offset 5, -12
 5417              		.cfi_offset 6, -8
 5418              		.cfi_offset 14, -4
 5419 000c 1646     		mov	r6, r2
 5420 000e 0D46     		mov	r5, r1
 5421 0010 0446     		mov	r4, r0
4349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5422              		.loc 1 4349 0 discriminator 2
 5423 0012 0123     		movs	r3, #1
 5424 0014 80F83C30 		strb	r3, [r0, #60]
4351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5425              		.loc 1 4351 0 discriminator 2
 5426 0018 0223     		movs	r3, #2
 5427 001a 80F83D30 		strb	r3, [r0, #61]
4353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5428              		.loc 1 4353 0 discriminator 2
 5429 001e 4B68     		ldr	r3, [r1, #4]
 5430 0020 012B     		cmp	r3, #1
 5431 0022 1FD0     		beq	.L406
 5432 0024 83B1     		cbz	r3, .L407
 5433 0026 022B     		cmp	r3, #2
 5434 0028 16D0     		beq	.L408
 5435              	.LVL600:
 5436              	.L405:
4389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5437              		.loc 1 4389 0
 5438 002a 142E     		cmp	r6, #20
 5439 002c 2DD8     		bhi	.L409
 5440 002e DFE806F0 		tbb	[pc, r6]
 5441              	.L411:
 5442 0032 25       		.byte	(.L410-.L411)/2
 5443 0033 2C       		.byte	(.L409-.L411)/2
 5444 0034 2C       		.byte	(.L409-.L411)/2
 5445 0035 2C       		.byte	(.L409-.L411)/2
 5446 0036 39       		.byte	(.L412-.L411)/2
 5447 0037 2C       		.byte	(.L409-.L411)/2
 5448 0038 2C       		.byte	(.L409-.L411)/2
 5449 0039 2C       		.byte	(.L409-.L411)/2
 5450 003a 47       		.byte	(.L413-.L411)/2
 5451 003b 2C       		.byte	(.L409-.L411)/2
 5452 003c 2C       		.byte	(.L409-.L411)/2
 5453 003d 2C       		.byte	(.L409-.L411)/2
 5454 003e 55       		.byte	(.L414-.L411)/2
 5455 003f 2C       		.byte	(.L409-.L411)/2
 5456 0040 2C       		.byte	(.L409-.L411)/2
 5457 0041 2C       		.byte	(.L409-.L411)/2
 5458 0042 63       		.byte	(.L415-.L411)/2
 5459 0043 2C       		.byte	(.L409-.L411)/2
ARM GAS  /tmp/cc0ViGgn.s 			page 220


 5460 0044 2C       		.byte	(.L409-.L411)/2
 5461 0045 2C       		.byte	(.L409-.L411)/2
 5462 0046 71       		.byte	(.L416-.L411)/2
 5463              	.LVL601:
 5464 0047 00       		.p2align 1
 5465              	.L407:
4358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5466              		.loc 1 4358 0
 5467 0048 0268     		ldr	r2, [r0]
 5468              	.LVL602:
 5469 004a 9368     		ldr	r3, [r2, #8]
 5470 004c 23F47F43 		bic	r3, r3, #65280
 5471 0050 23F00803 		bic	r3, r3, #8
 5472 0054 9360     		str	r3, [r2, #8]
4359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5473              		.loc 1 4359 0
 5474 0056 E8E7     		b	.L405
 5475              	.LVL603:
 5476              	.L408:
4364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5477              		.loc 1 4364 0
 5478 0058 0268     		ldr	r2, [r0]
 5479              	.LVL604:
 5480 005a 9368     		ldr	r3, [r2, #8]
 5481 005c 23F00803 		bic	r3, r3, #8
 5482 0060 9360     		str	r3, [r2, #8]
4366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5483              		.loc 1 4366 0
 5484 0062 E2E7     		b	.L405
 5485              	.LVL605:
 5486              	.L406:
4375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClearInputConfig->ClearInputPrescaler,
 5487              		.loc 1 4375 0
 5488 0064 0B69     		ldr	r3, [r1, #16]
 5489 0066 8A68     		ldr	r2, [r1, #8]
 5490              	.LVL606:
 5491 0068 C968     		ldr	r1, [r1, #12]
 5492              	.LVL607:
 5493 006a 0068     		ldr	r0, [r0]
 5494              	.LVL608:
 5495 006c FFF7FEFF 		bl	TIM_ETR_SetConfig
 5496              	.LVL609:
4381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5497              		.loc 1 4381 0
 5498 0070 2268     		ldr	r2, [r4]
 5499 0072 9368     		ldr	r3, [r2, #8]
 5500 0074 43F00803 		orr	r3, r3, #8
 5501 0078 9360     		str	r3, [r2, #8]
4382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5502              		.loc 1 4382 0
 5503 007a D6E7     		b	.L405
 5504              	.L410:
4393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 5505              		.loc 1 4393 0
 5506 007c 2B68     		ldr	r3, [r5]
 5507 007e 5BB1     		cbz	r3, .L417
4396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
ARM GAS  /tmp/cc0ViGgn.s 			page 221


 5508              		.loc 1 4396 0
 5509 0080 2268     		ldr	r2, [r4]
 5510 0082 9369     		ldr	r3, [r2, #24]
 5511 0084 43F08003 		orr	r3, r3, #128
 5512 0088 9361     		str	r3, [r2, #24]
 5513              	.L409:
4479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5514              		.loc 1 4479 0
 5515 008a 0123     		movs	r3, #1
 5516 008c 84F83D30 		strb	r3, [r4, #61]
4481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5517              		.loc 1 4481 0
 5518 0090 0020     		movs	r0, #0
 5519 0092 84F83C00 		strb	r0, [r4, #60]
4483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 5520              		.loc 1 4483 0
 5521 0096 70BD     		pop	{r4, r5, r6, pc}
 5522              	.LVL610:
 5523              	.L417:
4401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5524              		.loc 1 4401 0
 5525 0098 2268     		ldr	r2, [r4]
 5526 009a 9369     		ldr	r3, [r2, #24]
 5527 009c 23F08003 		bic	r3, r3, #128
 5528 00a0 9361     		str	r3, [r2, #24]
 5529 00a2 F2E7     		b	.L409
 5530              	.L412:
4407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 5531              		.loc 1 4407 0
 5532 00a4 2B68     		ldr	r3, [r5]
 5533 00a6 2BB1     		cbz	r3, .L418
4410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5534              		.loc 1 4410 0
 5535 00a8 2268     		ldr	r2, [r4]
 5536 00aa 9369     		ldr	r3, [r2, #24]
 5537 00ac 43F40043 		orr	r3, r3, #32768
 5538 00b0 9361     		str	r3, [r2, #24]
 5539 00b2 EAE7     		b	.L409
 5540              	.L418:
4415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5541              		.loc 1 4415 0
 5542 00b4 2268     		ldr	r2, [r4]
 5543 00b6 9369     		ldr	r3, [r2, #24]
 5544 00b8 23F40043 		bic	r3, r3, #32768
 5545 00bc 9361     		str	r3, [r2, #24]
 5546 00be E4E7     		b	.L409
 5547              	.L413:
4421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 5548              		.loc 1 4421 0
 5549 00c0 2B68     		ldr	r3, [r5]
 5550 00c2 2BB1     		cbz	r3, .L419
4424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5551              		.loc 1 4424 0
 5552 00c4 2268     		ldr	r2, [r4]
 5553 00c6 D369     		ldr	r3, [r2, #28]
 5554 00c8 43F08003 		orr	r3, r3, #128
 5555 00cc D361     		str	r3, [r2, #28]
ARM GAS  /tmp/cc0ViGgn.s 			page 222


 5556 00ce DCE7     		b	.L409
 5557              	.L419:
4429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5558              		.loc 1 4429 0
 5559 00d0 2268     		ldr	r2, [r4]
 5560 00d2 D369     		ldr	r3, [r2, #28]
 5561 00d4 23F08003 		bic	r3, r3, #128
 5562 00d8 D361     		str	r3, [r2, #28]
 5563 00da D6E7     		b	.L409
 5564              	.L414:
4435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 5565              		.loc 1 4435 0
 5566 00dc 2B68     		ldr	r3, [r5]
 5567 00de 2BB1     		cbz	r3, .L420
4438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5568              		.loc 1 4438 0
 5569 00e0 2268     		ldr	r2, [r4]
 5570 00e2 D369     		ldr	r3, [r2, #28]
 5571 00e4 43F40043 		orr	r3, r3, #32768
 5572 00e8 D361     		str	r3, [r2, #28]
 5573 00ea CEE7     		b	.L409
 5574              	.L420:
4443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5575              		.loc 1 4443 0
 5576 00ec 2268     		ldr	r2, [r4]
 5577 00ee D369     		ldr	r3, [r2, #28]
 5578 00f0 23F40043 		bic	r3, r3, #32768
 5579 00f4 D361     		str	r3, [r2, #28]
 5580 00f6 C8E7     		b	.L409
 5581              	.L415:
4449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 5582              		.loc 1 4449 0
 5583 00f8 2B68     		ldr	r3, [r5]
 5584 00fa 2BB1     		cbz	r3, .L421
4452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5585              		.loc 1 4452 0
 5586 00fc 2268     		ldr	r2, [r4]
 5587 00fe 536D     		ldr	r3, [r2, #84]
 5588 0100 43F08003 		orr	r3, r3, #128
 5589 0104 5365     		str	r3, [r2, #84]
 5590 0106 C0E7     		b	.L409
 5591              	.L421:
4457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5592              		.loc 1 4457 0
 5593 0108 2268     		ldr	r2, [r4]
 5594 010a 536D     		ldr	r3, [r2, #84]
 5595 010c 23F08003 		bic	r3, r3, #128
 5596 0110 5365     		str	r3, [r2, #84]
 5597 0112 BAE7     		b	.L409
 5598              	.L416:
4463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 5599              		.loc 1 4463 0
 5600 0114 2B68     		ldr	r3, [r5]
 5601 0116 2BB1     		cbz	r3, .L422
4466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5602              		.loc 1 4466 0
 5603 0118 2268     		ldr	r2, [r4]
ARM GAS  /tmp/cc0ViGgn.s 			page 223


 5604 011a 536D     		ldr	r3, [r2, #84]
 5605 011c 43F40043 		orr	r3, r3, #32768
 5606 0120 5365     		str	r3, [r2, #84]
 5607 0122 B2E7     		b	.L409
 5608              	.L422:
4471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 5609              		.loc 1 4471 0
 5610 0124 2268     		ldr	r2, [r4]
 5611 0126 536D     		ldr	r3, [r2, #84]
 5612 0128 23F40043 		bic	r3, r3, #32768
 5613 012c 5365     		str	r3, [r2, #84]
 5614 012e ACE7     		b	.L409
 5615              	.LVL611:
 5616              	.L423:
 5617              	.LCFI69:
 5618              		.cfi_def_cfa_offset 0
 5619              		.cfi_restore 4
 5620              		.cfi_restore 5
 5621              		.cfi_restore 6
 5622              		.cfi_restore 14
4349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5623              		.loc 1 4349 0
 5624 0130 0220     		movs	r0, #2
 5625              	.LVL612:
 5626 0132 7047     		bx	lr
 5627              		.cfi_endproc
 5628              	.LFE191:
 5630              		.section	.text.HAL_TIM_ConfigClockSource,"ax",%progbits
 5631              		.align	1
 5632              		.global	HAL_TIM_ConfigClockSource
 5633              		.syntax unified
 5634              		.thumb
 5635              		.thumb_func
 5636              		.fpu fpv4-sp-d16
 5638              	HAL_TIM_ConfigClockSource:
 5639              	.LFB192:
4494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
 5640              		.loc 1 4494 0
 5641              		.cfi_startproc
 5642              		@ args = 0, pretend = 0, frame = 0
 5643              		@ frame_needed = 0, uses_anonymous_args = 0
 5644              	.LVL613:
4498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5645              		.loc 1 4498 0
 5646 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 5647 0004 012B     		cmp	r3, #1
 5648 0006 73D0     		beq	.L441
4494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
 5649              		.loc 1 4494 0 discriminator 2
 5650 0008 10B5     		push	{r4, lr}
 5651              	.LCFI70:
 5652              		.cfi_def_cfa_offset 8
 5653              		.cfi_offset 4, -8
 5654              		.cfi_offset 14, -4
 5655 000a 0446     		mov	r4, r0
4498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5656              		.loc 1 4498 0 discriminator 2
ARM GAS  /tmp/cc0ViGgn.s 			page 224


 5657 000c 0123     		movs	r3, #1
 5658 000e 80F83C30 		strb	r3, [r0, #60]
4500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5659              		.loc 1 4500 0 discriminator 2
 5660 0012 0223     		movs	r3, #2
 5661 0014 80F83D30 		strb	r3, [r0, #61]
4506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 5662              		.loc 1 4506 0 discriminator 2
 5663 0018 0268     		ldr	r2, [r0]
 5664 001a 9068     		ldr	r0, [r2, #8]
 5665              	.LVL614:
4508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   htim->Instance->SMCR = tmpsmcr;
 5666              		.loc 1 4508 0 discriminator 2
 5667 001c 354B     		ldr	r3, .L448
 5668 001e 0340     		ands	r3, r3, r0
 5669              	.LVL615:
4509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5670              		.loc 1 4509 0 discriminator 2
 5671 0020 9360     		str	r3, [r2, #8]
4511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5672              		.loc 1 4511 0 discriminator 2
 5673 0022 0B68     		ldr	r3, [r1]
 5674              	.LVL616:
 5675 0024 402B     		cmp	r3, #64
 5676 0026 59D0     		beq	.L431
 5677 0028 10D9     		bls	.L446
 5678 002a 702B     		cmp	r3, #112
 5679 002c 3CD0     		beq	.L435
 5680 002e 1BD8     		bhi	.L436
 5681 0030 502B     		cmp	r3, #80
 5682 0032 49D0     		beq	.L437
 5683 0034 602B     		cmp	r3, #96
 5684 0036 30D1     		bne	.L430
4592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
 5685              		.loc 1 4592 0
 5686 0038 CA68     		ldr	r2, [r1, #12]
 5687              	.LVL617:
 5688 003a 4968     		ldr	r1, [r1, #4]
 5689              	.LVL618:
 5690 003c 2068     		ldr	r0, [r4]
 5691              	.LVL619:
 5692 003e FFF7FEFF 		bl	TIM_TI2_ConfigInputStage
 5693              	.LVL620:
4595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5694              		.loc 1 4595 0
 5695 0042 6021     		movs	r1, #96
 5696 0044 2068     		ldr	r0, [r4]
 5697 0046 FFF7FEFF 		bl	TIM_ITRx_SetConfig
 5698              	.LVL621:
4596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5699              		.loc 1 4596 0
 5700 004a 26E0     		b	.L430
 5701              	.LVL622:
 5702              	.L446:
4511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5703              		.loc 1 4511 0 discriminator 2
 5704 004c 102B     		cmp	r3, #16
ARM GAS  /tmp/cc0ViGgn.s 			page 225


 5705 004e 06D0     		beq	.L433
 5706 0050 04D9     		bls	.L447
 5707 0052 202B     		cmp	r3, #32
 5708 0054 03D0     		beq	.L433
 5709 0056 302B     		cmp	r3, #48
 5710 0058 01D0     		beq	.L433
 5711 005a 1EE0     		b	.L430
 5712              	.L447:
 5713 005c EBB9     		cbnz	r3, .L430
 5714              	.L433:
4623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5715              		.loc 1 4623 0
 5716 005e 1946     		mov	r1, r3
 5717              	.LVL623:
 5718 0060 2068     		ldr	r0, [r4]
 5719 0062 FFF7FEFF 		bl	TIM_ITRx_SetConfig
 5720              	.LVL624:
4624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5721              		.loc 1 4624 0
 5722 0066 18E0     		b	.L430
 5723              	.LVL625:
 5724              	.L436:
4511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5725              		.loc 1 4511 0 discriminator 2
 5726 0068 B3F5805F 		cmp	r3, #4096
 5727 006c 0ED0     		beq	.L439
 5728 006e B3F5005F 		cmp	r3, #8192
 5729 0072 12D1     		bne	.L430
4558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
 5730              		.loc 1 4558 0
 5731 0074 CB68     		ldr	r3, [r1, #12]
 5732 0076 4A68     		ldr	r2, [r1, #4]
 5733              	.LVL626:
 5734 0078 8968     		ldr	r1, [r1, #8]
 5735              	.LVL627:
 5736 007a 2068     		ldr	r0, [r4]
 5737              	.LVL628:
 5738 007c FFF7FEFF 		bl	TIM_ETR_SetConfig
 5739              	.LVL629:
4563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5740              		.loc 1 4563 0
 5741 0080 2268     		ldr	r2, [r4]
 5742 0082 9368     		ldr	r3, [r2, #8]
 5743 0084 43F48043 		orr	r3, r3, #16384
 5744 0088 9360     		str	r3, [r2, #8]
4564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5745              		.loc 1 4564 0
 5746 008a 06E0     		b	.L430
 5747              	.LVL630:
 5748              	.L439:
4517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5749              		.loc 1 4517 0
 5750 008c 2268     		ldr	r2, [r4]
 5751              	.LVL631:
 5752 008e 9368     		ldr	r3, [r2, #8]
 5753 0090 23F48033 		bic	r3, r3, #65536
 5754 0094 23F00703 		bic	r3, r3, #7
ARM GAS  /tmp/cc0ViGgn.s 			page 226


 5755 0098 9360     		str	r3, [r2, #8]
 5756              	.LVL632:
 5757              	.L430:
4630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5758              		.loc 1 4630 0
 5759 009a 0123     		movs	r3, #1
 5760 009c 84F83D30 		strb	r3, [r4, #61]
4632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5761              		.loc 1 4632 0
 5762 00a0 0020     		movs	r0, #0
 5763 00a2 84F83C00 		strb	r0, [r4, #60]
4634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 5764              		.loc 1 4634 0
 5765 00a6 10BD     		pop	{r4, pc}
 5766              	.LVL633:
 5767              	.L435:
4532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sClockSourceConfig->ClockPrescaler,
 5768              		.loc 1 4532 0
 5769 00a8 CB68     		ldr	r3, [r1, #12]
 5770 00aa 4A68     		ldr	r2, [r1, #4]
 5771              	.LVL634:
 5772 00ac 8968     		ldr	r1, [r1, #8]
 5773              	.LVL635:
 5774 00ae 2068     		ldr	r0, [r4]
 5775              	.LVL636:
 5776 00b0 FFF7FEFF 		bl	TIM_ETR_SetConfig
 5777              	.LVL637:
4537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Reset the SMS and TS Bits */
 5778              		.loc 1 4537 0
 5779 00b4 2268     		ldr	r2, [r4]
 5780 00b6 9368     		ldr	r3, [r2, #8]
 5781              	.LVL638:
4539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Select the External clock mode1 and the ETRF trigger */
 5782              		.loc 1 4539 0
 5783 00b8 23F48033 		bic	r3, r3, #65536
 5784              	.LVL639:
 5785 00bc 23F07703 		bic	r3, r3, #119
 5786              	.LVL640:
4541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Write to TIMx SMCR */
 5787              		.loc 1 4541 0
 5788 00c0 43F07703 		orr	r3, r3, #119
 5789              	.LVL641:
4543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5790              		.loc 1 4543 0
 5791 00c4 9360     		str	r3, [r2, #8]
4544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5792              		.loc 1 4544 0
 5793 00c6 E8E7     		b	.L430
 5794              	.LVL642:
 5795              	.L437:
4576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
 5796              		.loc 1 4576 0
 5797 00c8 CA68     		ldr	r2, [r1, #12]
 5798              	.LVL643:
 5799 00ca 4968     		ldr	r1, [r1, #4]
 5800              	.LVL644:
 5801 00cc 2068     		ldr	r0, [r4]
ARM GAS  /tmp/cc0ViGgn.s 			page 227


 5802              	.LVL645:
 5803 00ce FFF7FEFF 		bl	TIM_TI1_ConfigInputStage
 5804              	.LVL646:
4579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5805              		.loc 1 4579 0
 5806 00d2 5021     		movs	r1, #80
 5807 00d4 2068     		ldr	r0, [r4]
 5808 00d6 FFF7FEFF 		bl	TIM_ITRx_SetConfig
 5809              	.LVL647:
4580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5810              		.loc 1 4580 0
 5811 00da DEE7     		b	.L430
 5812              	.LVL648:
 5813              	.L431:
4608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sClockSourceConfig->ClockPolarity,
 5814              		.loc 1 4608 0
 5815 00dc CA68     		ldr	r2, [r1, #12]
 5816              	.LVL649:
 5817 00de 4968     		ldr	r1, [r1, #4]
 5818              	.LVL650:
 5819 00e0 2068     		ldr	r0, [r4]
 5820              	.LVL651:
 5821 00e2 FFF7FEFF 		bl	TIM_TI1_ConfigInputStage
 5822              	.LVL652:
4611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5823              		.loc 1 4611 0
 5824 00e6 4021     		movs	r1, #64
 5825 00e8 2068     		ldr	r0, [r4]
 5826 00ea FFF7FEFF 		bl	TIM_ITRx_SetConfig
 5827              	.LVL653:
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5828              		.loc 1 4612 0
 5829 00ee D4E7     		b	.L430
 5830              	.LVL654:
 5831              	.L441:
 5832              	.LCFI71:
 5833              		.cfi_def_cfa_offset 0
 5834              		.cfi_restore 4
 5835              		.cfi_restore 14
4498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5836              		.loc 1 4498 0
 5837 00f0 0220     		movs	r0, #2
 5838              	.LVL655:
 5839 00f2 7047     		bx	lr
 5840              	.L449:
 5841              		.align	2
 5842              	.L448:
 5843 00f4 8800FEFF 		.word	-130936
 5844              		.cfi_endproc
 5845              	.LFE192:
 5847              		.section	.text.TIM_SlaveTimer_SetConfig,"ax",%progbits
 5848              		.align	1
 5849              		.syntax unified
 5850              		.thumb
 5851              		.thumb_func
 5852              		.fpu fpv4-sp-d16
 5854              	TIM_SlaveTimer_SetConfig:
ARM GAS  /tmp/cc0ViGgn.s 			page 228


 5855              	.LFB221:
6040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmpsmcr;
 5856              		.loc 1 6040 0
 5857              		.cfi_startproc
 5858              		@ args = 0, pretend = 0, frame = 0
 5859              		@ frame_needed = 0, uses_anonymous_args = 0
 5860              	.LVL656:
 5861 0000 10B5     		push	{r4, lr}
 5862              	.LCFI72:
 5863              		.cfi_def_cfa_offset 8
 5864              		.cfi_offset 4, -8
 5865              		.cfi_offset 14, -4
6046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5866              		.loc 1 6046 0
 5867 0002 0268     		ldr	r2, [r0]
 5868 0004 9368     		ldr	r3, [r2, #8]
 5869              	.LVL657:
6049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the Input Trigger source */
 5870              		.loc 1 6049 0
 5871 0006 23F07003 		bic	r3, r3, #112
 5872              	.LVL658:
6051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5873              		.loc 1 6051 0
 5874 000a 4C68     		ldr	r4, [r1, #4]
 5875 000c 2343     		orrs	r3, r3, r4
 5876              	.LVL659:
6054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set the slave mode */
 5877              		.loc 1 6054 0
 5878 000e 23F48033 		bic	r3, r3, #65536
 5879              	.LVL660:
 5880 0012 23F00703 		bic	r3, r3, #7
 5881              	.LVL661:
6056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5882              		.loc 1 6056 0
 5883 0016 0C68     		ldr	r4, [r1]
 5884 0018 2343     		orrs	r3, r3, r4
 5885              	.LVL662:
6059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5886              		.loc 1 6059 0
 5887 001a 9360     		str	r3, [r2, #8]
6062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5888              		.loc 1 6062 0
 5889 001c 4B68     		ldr	r3, [r1, #4]
 5890              	.LVL663:
 5891 001e 502B     		cmp	r3, #80
 5892 0020 1FD0     		beq	.L452
 5893 0022 0AD9     		bls	.L458
 5894 0024 602B     		cmp	r3, #96
 5895 0026 22D0     		beq	.L455
 5896 0028 702B     		cmp	r3, #112
 5897 002a 25D1     		bne	.L450
6072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                         sSlaveConfig->TriggerPrescaler,
 5898              		.loc 1 6072 0
 5899 002c 0B69     		ldr	r3, [r1, #16]
 5900 002e 8A68     		ldr	r2, [r1, #8]
 5901              	.LVL664:
 5902 0030 C968     		ldr	r1, [r1, #12]
ARM GAS  /tmp/cc0ViGgn.s 			page 229


 5903              	.LVL665:
 5904 0032 0068     		ldr	r0, [r0]
 5905              	.LVL666:
 5906 0034 FFF7FEFF 		bl	TIM_ETR_SetConfig
 5907              	.LVL667:
6076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5908              		.loc 1 6076 0
 5909 0038 10BD     		pop	{r4, pc}
 5910              	.LVL668:
 5911              	.L458:
6062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 5912              		.loc 1 6062 0
 5913 003a 402B     		cmp	r3, #64
 5914 003c 10D1     		bne	.L459
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCER &= ~TIM_CCER_CC1E;
 5915              		.loc 1 6086 0
 5916 003e 0368     		ldr	r3, [r0]
 5917 0040 1C6A     		ldr	r4, [r3, #32]
 5918              	.LVL669:
6087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpccmr1 = htim->Instance->CCMR1;
 5919              		.loc 1 6087 0
 5920 0042 1A6A     		ldr	r2, [r3, #32]
 5921              	.LVL670:
 5922 0044 22F00102 		bic	r2, r2, #1
 5923 0048 1A62     		str	r2, [r3, #32]
6088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5924              		.loc 1 6088 0
 5925 004a 0268     		ldr	r2, [r0]
 5926 004c 9369     		ldr	r3, [r2, #24]
 5927              	.LVL671:
6091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 5928              		.loc 1 6091 0
 5929 004e 23F0F003 		bic	r3, r3, #240
 5930              	.LVL672:
6092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5931              		.loc 1 6092 0
 5932 0052 0969     		ldr	r1, [r1, #16]
 5933              	.LVL673:
 5934 0054 43EA0113 		orr	r3, r3, r1, lsl #4
 5935              	.LVL674:
6095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       htim->Instance->CCER = tmpccer;
 5936              		.loc 1 6095 0
 5937 0058 9361     		str	r3, [r2, #24]
6096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 5938              		.loc 1 6096 0
 5939 005a 0368     		ldr	r3, [r0]
 5940              	.LVL675:
 5941 005c 1C62     		str	r4, [r3, #32]
 5942              	.LVL676:
6097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5943              		.loc 1 6097 0
 5944 005e 10BD     		pop	{r4, pc}
 5945              	.LVL677:
 5946              	.L459:
 5947 0060 10BD     		pop	{r4, pc}
 5948              	.L452:
6108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
ARM GAS  /tmp/cc0ViGgn.s 			page 230


 5949              		.loc 1 6108 0
 5950 0062 0A69     		ldr	r2, [r1, #16]
 5951              	.LVL678:
 5952 0064 8968     		ldr	r1, [r1, #8]
 5953              	.LVL679:
 5954 0066 0068     		ldr	r0, [r0]
 5955              	.LVL680:
 5956 0068 FFF7FEFF 		bl	TIM_TI1_ConfigInputStage
 5957              	.LVL681:
6111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 5958              		.loc 1 6111 0
 5959 006c 10BD     		pop	{r4, pc}
 5960              	.LVL682:
 5961              	.L455:
6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****                                sSlaveConfig->TriggerPolarity,
 5962              		.loc 1 6122 0
 5963 006e 0A69     		ldr	r2, [r1, #16]
 5964              	.LVL683:
 5965 0070 8968     		ldr	r1, [r1, #8]
 5966              	.LVL684:
 5967 0072 0068     		ldr	r0, [r0]
 5968              	.LVL685:
 5969 0074 FFF7FEFF 		bl	TIM_TI2_ConfigInputStage
 5970              	.LVL686:
 5971              	.L450:
 5972 0078 10BD     		pop	{r4, pc}
 5973              		.cfi_endproc
 5974              	.LFE221:
 5976              		.section	.text.HAL_TIM_SlaveConfigSynchronization,"ax",%progbits
 5977              		.align	1
 5978              		.global	HAL_TIM_SlaveConfigSynchronization
 5979              		.syntax unified
 5980              		.thumb
 5981              		.thumb_func
 5982              		.fpu fpv4-sp-d16
 5984              	HAL_TIM_SlaveConfigSynchronization:
 5985              	.LFB194:
4682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 5986              		.loc 1 4682 0
 5987              		.cfi_startproc
 5988              		@ args = 0, pretend = 0, frame = 0
 5989              		@ frame_needed = 0, uses_anonymous_args = 0
 5990              	.LVL687:
 5991 0000 38B5     		push	{r3, r4, r5, lr}
 5992              	.LCFI73:
 5993              		.cfi_def_cfa_offset 16
 5994              		.cfi_offset 3, -16
 5995              		.cfi_offset 4, -12
 5996              		.cfi_offset 5, -8
 5997              		.cfi_offset 14, -4
4688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 5998              		.loc 1 4688 0
 5999 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 6000 0006 012B     		cmp	r3, #1
 6001 0008 01D1     		bne	.L464
 6002 000a 0220     		movs	r0, #2
 6003              	.LVL688:
ARM GAS  /tmp/cc0ViGgn.s 			page 231


4705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6004              		.loc 1 4705 0
 6005 000c 38BD     		pop	{r3, r4, r5, pc}
 6006              	.LVL689:
 6007              	.L464:
 6008 000e 0446     		mov	r4, r0
4688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6009              		.loc 1 4688 0 discriminator 2
 6010 0010 0125     		movs	r5, #1
 6011 0012 80F83C50 		strb	r5, [r0, #60]
4690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6012              		.loc 1 4690 0 discriminator 2
 6013 0016 0223     		movs	r3, #2
 6014 0018 80F83D30 		strb	r3, [r0, #61]
4692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6015              		.loc 1 4692 0 discriminator 2
 6016 001c FFF7FEFF 		bl	TIM_SlaveTimer_SetConfig
 6017              	.LVL690:
4695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6018              		.loc 1 4695 0 discriminator 2
 6019 0020 2268     		ldr	r2, [r4]
 6020 0022 D368     		ldr	r3, [r2, #12]
 6021 0024 23F04003 		bic	r3, r3, #64
 6022 0028 D360     		str	r3, [r2, #12]
4698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6023              		.loc 1 4698 0 discriminator 2
 6024 002a 2268     		ldr	r2, [r4]
 6025 002c D368     		ldr	r3, [r2, #12]
 6026 002e 23F48043 		bic	r3, r3, #16384
 6027 0032 D360     		str	r3, [r2, #12]
4700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6028              		.loc 1 4700 0 discriminator 2
 6029 0034 84F83D50 		strb	r5, [r4, #61]
4702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6030              		.loc 1 4702 0 discriminator 2
 6031 0038 0020     		movs	r0, #0
 6032 003a 84F83C00 		strb	r0, [r4, #60]
4704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 6033              		.loc 1 4704 0 discriminator 2
 6034 003e 38BD     		pop	{r3, r4, r5, pc}
 6035              		.cfi_endproc
 6036              	.LFE194:
 6038              		.section	.text.HAL_TIM_SlaveConfigSynchronization_IT,"ax",%progbits
 6039              		.align	1
 6040              		.global	HAL_TIM_SlaveConfigSynchronization_IT
 6041              		.syntax unified
 6042              		.thumb
 6043              		.thumb_func
 6044              		.fpu fpv4-sp-d16
 6046              	HAL_TIM_SlaveConfigSynchronization_IT:
 6047              	.LFB195:
4718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 6048              		.loc 1 4718 0
 6049              		.cfi_startproc
 6050              		@ args = 0, pretend = 0, frame = 0
 6051              		@ frame_needed = 0, uses_anonymous_args = 0
 6052              	.LVL691:
ARM GAS  /tmp/cc0ViGgn.s 			page 232


 6053 0000 38B5     		push	{r3, r4, r5, lr}
 6054              	.LCFI74:
 6055              		.cfi_def_cfa_offset 16
 6056              		.cfi_offset 3, -16
 6057              		.cfi_offset 4, -12
 6058              		.cfi_offset 5, -8
 6059              		.cfi_offset 14, -4
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6060              		.loc 1 4724 0
 6061 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 6062 0006 012B     		cmp	r3, #1
 6063 0008 01D1     		bne	.L469
 6064 000a 0220     		movs	r0, #2
 6065              	.LVL692:
4741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6066              		.loc 1 4741 0
 6067 000c 38BD     		pop	{r3, r4, r5, pc}
 6068              	.LVL693:
 6069              	.L469:
 6070 000e 0446     		mov	r4, r0
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6071              		.loc 1 4724 0 discriminator 2
 6072 0010 0125     		movs	r5, #1
 6073 0012 80F83C50 		strb	r5, [r0, #60]
4726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6074              		.loc 1 4726 0 discriminator 2
 6075 0016 0223     		movs	r3, #2
 6076 0018 80F83D30 		strb	r3, [r0, #61]
4728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6077              		.loc 1 4728 0 discriminator 2
 6078 001c FFF7FEFF 		bl	TIM_SlaveTimer_SetConfig
 6079              	.LVL694:
4731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6080              		.loc 1 4731 0 discriminator 2
 6081 0020 2268     		ldr	r2, [r4]
 6082 0022 D368     		ldr	r3, [r2, #12]
 6083 0024 43F04003 		orr	r3, r3, #64
 6084 0028 D360     		str	r3, [r2, #12]
4734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6085              		.loc 1 4734 0 discriminator 2
 6086 002a 2268     		ldr	r2, [r4]
 6087 002c D368     		ldr	r3, [r2, #12]
 6088 002e 23F48043 		bic	r3, r3, #16384
 6089 0032 D360     		str	r3, [r2, #12]
4736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6090              		.loc 1 4736 0 discriminator 2
 6091 0034 84F83D50 		strb	r5, [r4, #61]
4738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6092              		.loc 1 4738 0 discriminator 2
 6093 0038 0020     		movs	r0, #0
 6094 003a 84F83C00 		strb	r0, [r4, #60]
4740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 6095              		.loc 1 4740 0 discriminator 2
 6096 003e 38BD     		pop	{r3, r4, r5, pc}
 6097              		.cfi_endproc
 6098              	.LFE195:
 6100              		.section	.text.TIM_CCxChannelCmd,"ax",%progbits
ARM GAS  /tmp/cc0ViGgn.s 			page 233


 6101              		.align	1
 6102              		.global	TIM_CCxChannelCmd
 6103              		.syntax unified
 6104              		.thumb
 6105              		.thumb_func
 6106              		.fpu fpv4-sp-d16
 6108              	TIM_CCxChannelCmd:
 6109              	.LFB230:
6473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
6475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
6476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  TIMx to select the TIM peripheral
6477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  Channel specifies the TIM Channel
6478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be one of the following values:
6479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_1: TIM Channel 1
6480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_2: TIM Channel 2
6481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_3: TIM Channel 3
6482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_4: TIM Channel 4
6483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
6484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
6485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @param  ChannelState specifies the TIM Channel CCxE bit new state.
6486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
6487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   * @retval None
6488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   */
6489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
6490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** {
 6110              		.loc 1 6490 0
 6111              		.cfi_startproc
 6112              		@ args = 0, pretend = 0, frame = 0
 6113              		@ frame_needed = 0, uses_anonymous_args = 0
 6114              		@ link register save eliminated.
 6115              	.LVL695:
 6116 0000 10B4     		push	{r4}
 6117              	.LCFI75:
 6118              		.cfi_def_cfa_offset 4
 6119              		.cfi_offset 4, -4
6491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   uint32_t tmp;
6492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
6494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(TIMx));
6495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   assert_param(IS_TIM_CHANNELS(Channel));
6496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 6120              		.loc 1 6497 0
 6121 0002 01F01F01 		and	r1, r1, #31
 6122              	.LVL696:
 6123 0006 0123     		movs	r3, #1
 6124 0008 03FA01F4 		lsl	r4, r3, r1
 6125              	.LVL697:
6498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
6499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Reset the CCxE Bit */
6500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER &= ~tmp;
 6126              		.loc 1 6500 0
 6127 000c 036A     		ldr	r3, [r0, #32]
 6128 000e 23EA0403 		bic	r3, r3, r4
 6129 0012 0362     		str	r3, [r0, #32]
6501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 234


6502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Set or reset the CCxE Bit */
6503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 6130              		.loc 1 6503 0
 6131 0014 036A     		ldr	r3, [r0, #32]
 6132 0016 8A40     		lsls	r2, r2, r1
 6133              	.LVL698:
 6134 0018 1343     		orrs	r3, r3, r2
 6135 001a 0362     		str	r3, [r0, #32]
6504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 6136              		.loc 1 6504 0
 6137 001c 5DF8044B 		ldr	r4, [sp], #4
 6138              	.LCFI76:
 6139              		.cfi_restore 4
 6140              		.cfi_def_cfa_offset 0
 6141              	.LVL699:
 6142 0020 7047     		bx	lr
 6143              		.cfi_endproc
 6144              	.LFE230:
 6146              		.section	.text.HAL_TIM_OC_Start,"ax",%progbits
 6147              		.align	1
 6148              		.global	HAL_TIM_OC_Start
 6149              		.syntax unified
 6150              		.thumb
 6151              		.thumb_func
 6152              		.fpu fpv4-sp-d16
 6154              	HAL_TIM_OC_Start:
 6155              	.LFB137:
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 6156              		.loc 1 709 0
 6157              		.cfi_startproc
 6158              		@ args = 0, pretend = 0, frame = 0
 6159              		@ frame_needed = 0, uses_anonymous_args = 0
 6160              	.LVL700:
 6161 0000 10B5     		push	{r4, lr}
 6162              	.LCFI77:
 6163              		.cfi_def_cfa_offset 8
 6164              		.cfi_offset 4, -8
 6165              		.cfi_offset 14, -4
 6166 0002 0446     		mov	r4, r0
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6167              		.loc 1 714 0
 6168 0004 0122     		movs	r2, #1
 6169 0006 0068     		ldr	r0, [r0]
 6170              	.LVL701:
 6171 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 6172              	.LVL702:
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6173              		.loc 1 716 0
 6174 000c 2368     		ldr	r3, [r4]
 6175 000e 1A4A     		ldr	r2, .L483
 6176 0010 9342     		cmp	r3, r2
 6177 0012 29D0     		beq	.L476
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6178              		.loc 1 716 0 is_stmt 0 discriminator 2
 6179 0014 02F50062 		add	r2, r2, #2048
 6180 0018 9342     		cmp	r3, r2
 6181 001a 27D0     		beq	.L477
ARM GAS  /tmp/cc0ViGgn.s 			page 235


 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6182              		.loc 1 716 0 discriminator 4
 6183 001c 02F54062 		add	r2, r2, #3072
 6184 0020 9342     		cmp	r3, r2
 6185 0022 25D0     		beq	.L478
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6186              		.loc 1 716 0 discriminator 6
 6187 0024 02F58062 		add	r2, r2, #1024
 6188 0028 9342     		cmp	r3, r2
 6189 002a 23D0     		beq	.L479
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6190              		.loc 1 716 0 discriminator 8
 6191 002c 02F58062 		add	r2, r2, #1024
 6192 0030 9342     		cmp	r3, r2
 6193 0032 17D0     		beq	.L482
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6194              		.loc 1 716 0
 6195 0034 0022     		movs	r2, #0
 6196              	.L473:
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6197              		.loc 1 716 0 discriminator 12
 6198 0036 1AB1     		cbz	r2, .L474
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6199              		.loc 1 719 0 is_stmt 1
 6200 0038 5A6C     		ldr	r2, [r3, #68]
 6201 003a 42F40042 		orr	r2, r2, #32768
 6202 003e 5A64     		str	r2, [r3, #68]
 6203              	.L474:
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6204              		.loc 1 723 0
 6205 0040 2368     		ldr	r3, [r4]
 6206 0042 9968     		ldr	r1, [r3, #8]
 6207 0044 0D4A     		ldr	r2, .L483+4
 6208 0046 0A40     		ands	r2, r2, r1
 6209 0048 062A     		cmp	r2, #6
 6210 004a 09D0     		beq	.L475
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6211              		.loc 1 723 0 is_stmt 0 discriminator 1
 6212 004c 9968     		ldr	r1, [r3, #8]
 6213 004e 0B4A     		ldr	r2, .L483+4
 6214 0050 0A40     		ands	r2, r2, r1
 6215 0052 B2F5803F 		cmp	r2, #65536
 6216 0056 03D0     		beq	.L475
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6217              		.loc 1 725 0 is_stmt 1
 6218 0058 1A68     		ldr	r2, [r3]
 6219 005a 42F00102 		orr	r2, r2, #1
 6220 005e 1A60     		str	r2, [r3]
 6221              	.L475:
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6222              		.loc 1 730 0
 6223 0060 0020     		movs	r0, #0
 6224 0062 10BD     		pop	{r4, pc}
 6225              	.LVL703:
 6226              	.L482:
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6227              		.loc 1 716 0
ARM GAS  /tmp/cc0ViGgn.s 			page 236


 6228 0064 0122     		movs	r2, #1
 6229 0066 E6E7     		b	.L473
 6230              	.L476:
 6231 0068 0122     		movs	r2, #1
 6232 006a E4E7     		b	.L473
 6233              	.L477:
 6234 006c 0122     		movs	r2, #1
 6235 006e E2E7     		b	.L473
 6236              	.L478:
 6237 0070 0122     		movs	r2, #1
 6238 0072 E0E7     		b	.L473
 6239              	.L479:
 6240 0074 0122     		movs	r2, #1
 6241 0076 DEE7     		b	.L473
 6242              	.L484:
 6243              		.align	2
 6244              	.L483:
 6245 0078 002C0140 		.word	1073818624
 6246 007c 07000100 		.word	65543
 6247              		.cfi_endproc
 6248              	.LFE137:
 6250              		.section	.text.HAL_TIM_OC_Stop,"ax",%progbits
 6251              		.align	1
 6252              		.global	HAL_TIM_OC_Stop
 6253              		.syntax unified
 6254              		.thumb
 6255              		.thumb_func
 6256              		.fpu fpv4-sp-d16
 6258              	HAL_TIM_OC_Stop:
 6259              	.LFB138:
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 6260              		.loc 1 746 0
 6261              		.cfi_startproc
 6262              		@ args = 0, pretend = 0, frame = 0
 6263              		@ frame_needed = 0, uses_anonymous_args = 0
 6264              	.LVL704:
 6265 0000 10B5     		push	{r4, lr}
 6266              	.LCFI78:
 6267              		.cfi_def_cfa_offset 8
 6268              		.cfi_offset 4, -8
 6269              		.cfi_offset 14, -4
 6270 0002 0446     		mov	r4, r0
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6271              		.loc 1 751 0
 6272 0004 0022     		movs	r2, #0
 6273 0006 0068     		ldr	r0, [r0]
 6274              	.LVL705:
 6275 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 6276              	.LVL706:
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6277              		.loc 1 753 0
 6278 000c 2368     		ldr	r3, [r4]
 6279 000e 1F4A     		ldr	r2, .L496
 6280 0010 9342     		cmp	r3, r2
 6281 0012 32D0     		beq	.L489
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6282              		.loc 1 753 0 is_stmt 0 discriminator 2
ARM GAS  /tmp/cc0ViGgn.s 			page 237


 6283 0014 02F50062 		add	r2, r2, #2048
 6284 0018 9342     		cmp	r3, r2
 6285 001a 30D0     		beq	.L490
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6286              		.loc 1 753 0 discriminator 4
 6287 001c 02F54062 		add	r2, r2, #3072
 6288 0020 9342     		cmp	r3, r2
 6289 0022 2ED0     		beq	.L491
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6290              		.loc 1 753 0 discriminator 6
 6291 0024 02F58062 		add	r2, r2, #1024
 6292 0028 9342     		cmp	r3, r2
 6293 002a 2CD0     		beq	.L492
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6294              		.loc 1 753 0 discriminator 8
 6295 002c 02F58062 		add	r2, r2, #1024
 6296 0030 9342     		cmp	r3, r2
 6297 0032 20D0     		beq	.L495
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6298              		.loc 1 753 0
 6299 0034 0022     		movs	r2, #0
 6300              	.L486:
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6301              		.loc 1 753 0 discriminator 12
 6302 0036 6AB1     		cbz	r2, .L487
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6303              		.loc 1 756 0 is_stmt 1
 6304 0038 196A     		ldr	r1, [r3, #32]
 6305 003a 41F21112 		movw	r2, #4369
 6306 003e 1142     		tst	r1, r2
 6307 0040 08D1     		bne	.L487
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6308              		.loc 1 756 0 is_stmt 0 discriminator 1
 6309 0042 196A     		ldr	r1, [r3, #32]
 6310 0044 40F24442 		movw	r2, #1092
 6311 0048 1142     		tst	r1, r2
 6312 004a 03D1     		bne	.L487
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6313              		.loc 1 756 0 discriminator 2
 6314 004c 5A6C     		ldr	r2, [r3, #68]
 6315 004e 22F40042 		bic	r2, r2, #32768
 6316 0052 5A64     		str	r2, [r3, #68]
 6317              	.L487:
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6318              		.loc 1 760 0 is_stmt 1
 6319 0054 2368     		ldr	r3, [r4]
 6320 0056 196A     		ldr	r1, [r3, #32]
 6321 0058 41F21112 		movw	r2, #4369
 6322 005c 1142     		tst	r1, r2
 6323 005e 08D1     		bne	.L488
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6324              		.loc 1 760 0 is_stmt 0 discriminator 1
 6325 0060 196A     		ldr	r1, [r3, #32]
 6326 0062 40F24442 		movw	r2, #1092
 6327 0066 1142     		tst	r1, r2
 6328 0068 03D1     		bne	.L488
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 238


 6329              		.loc 1 760 0 discriminator 2
 6330 006a 1A68     		ldr	r2, [r3]
 6331 006c 22F00102 		bic	r2, r2, #1
 6332 0070 1A60     		str	r2, [r3]
 6333              	.L488:
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6334              		.loc 1 764 0 is_stmt 1
 6335 0072 0020     		movs	r0, #0
 6336 0074 10BD     		pop	{r4, pc}
 6337              	.LVL707:
 6338              	.L495:
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6339              		.loc 1 753 0
 6340 0076 0122     		movs	r2, #1
 6341 0078 DDE7     		b	.L486
 6342              	.L489:
 6343 007a 0122     		movs	r2, #1
 6344 007c DBE7     		b	.L486
 6345              	.L490:
 6346 007e 0122     		movs	r2, #1
 6347 0080 D9E7     		b	.L486
 6348              	.L491:
 6349 0082 0122     		movs	r2, #1
 6350 0084 D7E7     		b	.L486
 6351              	.L492:
 6352 0086 0122     		movs	r2, #1
 6353 0088 D5E7     		b	.L486
 6354              	.L497:
 6355 008a 00BF     		.align	2
 6356              	.L496:
 6357 008c 002C0140 		.word	1073818624
 6358              		.cfi_endproc
 6359              	.LFE138:
 6361              		.section	.text.HAL_TIM_OC_Start_IT,"ax",%progbits
 6362              		.align	1
 6363              		.global	HAL_TIM_OC_Start_IT
 6364              		.syntax unified
 6365              		.thumb
 6366              		.thumb_func
 6367              		.fpu fpv4-sp-d16
 6369              	HAL_TIM_OC_Start_IT:
 6370              	.LFB139:
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 6371              		.loc 1 778 0
 6372              		.cfi_startproc
 6373              		@ args = 0, pretend = 0, frame = 0
 6374              		@ frame_needed = 0, uses_anonymous_args = 0
 6375              	.LVL708:
 6376 0000 10B5     		push	{r4, lr}
 6377              	.LCFI79:
 6378              		.cfi_def_cfa_offset 8
 6379              		.cfi_offset 4, -8
 6380              		.cfi_offset 14, -4
 6381 0002 0446     		mov	r4, r0
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6382              		.loc 1 782 0
 6383 0004 0C29     		cmp	r1, #12
ARM GAS  /tmp/cc0ViGgn.s 			page 239


 6384 0006 0DD8     		bhi	.L499
 6385 0008 DFE801F0 		tbb	[pc, r1]
 6386              	.L501:
 6387 000c 07       		.byte	(.L500-.L501)/2
 6388 000d 0C       		.byte	(.L499-.L501)/2
 6389 000e 0C       		.byte	(.L499-.L501)/2
 6390 000f 0C       		.byte	(.L499-.L501)/2
 6391 0010 3C       		.byte	(.L502-.L501)/2
 6392 0011 0C       		.byte	(.L499-.L501)/2
 6393 0012 0C       		.byte	(.L499-.L501)/2
 6394 0013 0C       		.byte	(.L499-.L501)/2
 6395 0014 42       		.byte	(.L503-.L501)/2
 6396 0015 0C       		.byte	(.L499-.L501)/2
 6397 0016 0C       		.byte	(.L499-.L501)/2
 6398 0017 0C       		.byte	(.L499-.L501)/2
 6399 0018 48       		.byte	(.L504-.L501)/2
 6400 0019 00       		.p2align 1
 6401              	.L500:
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6402              		.loc 1 787 0
 6403 001a 0268     		ldr	r2, [r0]
 6404 001c D368     		ldr	r3, [r2, #12]
 6405 001e 43F00203 		orr	r3, r3, #2
 6406 0022 D360     		str	r3, [r2, #12]
 6407              	.L499:
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6408              		.loc 1 817 0
 6409 0024 0122     		movs	r2, #1
 6410 0026 2068     		ldr	r0, [r4]
 6411              	.LVL709:
 6412 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 6413              	.LVL710:
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6414              		.loc 1 819 0
 6415 002c 2368     		ldr	r3, [r4]
 6416 002e 234A     		ldr	r2, .L515
 6417 0030 9342     		cmp	r3, r2
 6418 0032 3BD0     		beq	.L508
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6419              		.loc 1 819 0 is_stmt 0 discriminator 2
 6420 0034 02F50062 		add	r2, r2, #2048
 6421 0038 9342     		cmp	r3, r2
 6422 003a 39D0     		beq	.L509
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6423              		.loc 1 819 0 discriminator 4
 6424 003c 02F54062 		add	r2, r2, #3072
 6425 0040 9342     		cmp	r3, r2
 6426 0042 37D0     		beq	.L510
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6427              		.loc 1 819 0 discriminator 6
 6428 0044 02F58062 		add	r2, r2, #1024
 6429 0048 9342     		cmp	r3, r2
 6430 004a 35D0     		beq	.L511
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6431              		.loc 1 819 0 discriminator 8
 6432 004c 02F58062 		add	r2, r2, #1024
 6433 0050 9342     		cmp	r3, r2
ARM GAS  /tmp/cc0ViGgn.s 			page 240


 6434 0052 29D0     		beq	.L514
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6435              		.loc 1 819 0
 6436 0054 0022     		movs	r2, #0
 6437              	.L505:
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6438              		.loc 1 819 0 discriminator 12
 6439 0056 1AB1     		cbz	r2, .L506
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6440              		.loc 1 822 0 is_stmt 1
 6441 0058 5A6C     		ldr	r2, [r3, #68]
 6442 005a 42F40042 		orr	r2, r2, #32768
 6443 005e 5A64     		str	r2, [r3, #68]
 6444              	.L506:
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6445              		.loc 1 826 0
 6446 0060 2368     		ldr	r3, [r4]
 6447 0062 9968     		ldr	r1, [r3, #8]
 6448 0064 164A     		ldr	r2, .L515+4
 6449 0066 0A40     		ands	r2, r2, r1
 6450 0068 062A     		cmp	r2, #6
 6451 006a 09D0     		beq	.L507
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6452              		.loc 1 826 0 is_stmt 0 discriminator 1
 6453 006c 9968     		ldr	r1, [r3, #8]
 6454 006e 144A     		ldr	r2, .L515+4
 6455 0070 0A40     		ands	r2, r2, r1
 6456 0072 B2F5803F 		cmp	r2, #65536
 6457 0076 03D0     		beq	.L507
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6458              		.loc 1 828 0 is_stmt 1
 6459 0078 1A68     		ldr	r2, [r3]
 6460 007a 42F00102 		orr	r2, r2, #1
 6461 007e 1A60     		str	r2, [r3]
 6462              	.L507:
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6463              		.loc 1 833 0
 6464 0080 0020     		movs	r0, #0
 6465 0082 10BD     		pop	{r4, pc}
 6466              	.LVL711:
 6467              	.L502:
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6468              		.loc 1 794 0
 6469 0084 0268     		ldr	r2, [r0]
 6470 0086 D368     		ldr	r3, [r2, #12]
 6471 0088 43F00403 		orr	r3, r3, #4
 6472 008c D360     		str	r3, [r2, #12]
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6473              		.loc 1 795 0
 6474 008e C9E7     		b	.L499
 6475              	.L503:
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6476              		.loc 1 801 0
 6477 0090 0268     		ldr	r2, [r0]
 6478 0092 D368     		ldr	r3, [r2, #12]
 6479 0094 43F00803 		orr	r3, r3, #8
 6480 0098 D360     		str	r3, [r2, #12]
ARM GAS  /tmp/cc0ViGgn.s 			page 241


 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6481              		.loc 1 802 0
 6482 009a C3E7     		b	.L499
 6483              	.L504:
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6484              		.loc 1 808 0
 6485 009c 0268     		ldr	r2, [r0]
 6486 009e D368     		ldr	r3, [r2, #12]
 6487 00a0 43F01003 		orr	r3, r3, #16
 6488 00a4 D360     		str	r3, [r2, #12]
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6489              		.loc 1 809 0
 6490 00a6 BDE7     		b	.L499
 6491              	.LVL712:
 6492              	.L514:
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6493              		.loc 1 819 0
 6494 00a8 0122     		movs	r2, #1
 6495 00aa D4E7     		b	.L505
 6496              	.L508:
 6497 00ac 0122     		movs	r2, #1
 6498 00ae D2E7     		b	.L505
 6499              	.L509:
 6500 00b0 0122     		movs	r2, #1
 6501 00b2 D0E7     		b	.L505
 6502              	.L510:
 6503 00b4 0122     		movs	r2, #1
 6504 00b6 CEE7     		b	.L505
 6505              	.L511:
 6506 00b8 0122     		movs	r2, #1
 6507 00ba CCE7     		b	.L505
 6508              	.L516:
 6509              		.align	2
 6510              	.L515:
 6511 00bc 002C0140 		.word	1073818624
 6512 00c0 07000100 		.word	65543
 6513              		.cfi_endproc
 6514              	.LFE139:
 6516              		.section	.text.HAL_TIM_OC_Stop_IT,"ax",%progbits
 6517              		.align	1
 6518              		.global	HAL_TIM_OC_Stop_IT
 6519              		.syntax unified
 6520              		.thumb
 6521              		.thumb_func
 6522              		.fpu fpv4-sp-d16
 6524              	HAL_TIM_OC_Stop_IT:
 6525              	.LFB140:
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 6526              		.loc 1 847 0
 6527              		.cfi_startproc
 6528              		@ args = 0, pretend = 0, frame = 0
 6529              		@ frame_needed = 0, uses_anonymous_args = 0
 6530              	.LVL713:
 6531 0000 10B5     		push	{r4, lr}
 6532              	.LCFI80:
 6533              		.cfi_def_cfa_offset 8
 6534              		.cfi_offset 4, -8
ARM GAS  /tmp/cc0ViGgn.s 			page 242


 6535              		.cfi_offset 14, -4
 6536 0002 0446     		mov	r4, r0
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6537              		.loc 1 851 0
 6538 0004 0C29     		cmp	r1, #12
 6539 0006 0DD8     		bhi	.L518
 6540 0008 DFE801F0 		tbb	[pc, r1]
 6541              	.L520:
 6542 000c 07       		.byte	(.L519-.L520)/2
 6543 000d 0C       		.byte	(.L518-.L520)/2
 6544 000e 0C       		.byte	(.L518-.L520)/2
 6545 000f 0C       		.byte	(.L518-.L520)/2
 6546 0010 45       		.byte	(.L521-.L520)/2
 6547 0011 0C       		.byte	(.L518-.L520)/2
 6548 0012 0C       		.byte	(.L518-.L520)/2
 6549 0013 0C       		.byte	(.L518-.L520)/2
 6550 0014 4B       		.byte	(.L522-.L520)/2
 6551 0015 0C       		.byte	(.L518-.L520)/2
 6552 0016 0C       		.byte	(.L518-.L520)/2
 6553 0017 0C       		.byte	(.L518-.L520)/2
 6554 0018 51       		.byte	(.L523-.L520)/2
 6555 0019 00       		.p2align 1
 6556              	.L519:
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6557              		.loc 1 856 0
 6558 001a 0268     		ldr	r2, [r0]
 6559 001c D368     		ldr	r3, [r2, #12]
 6560 001e 23F00203 		bic	r3, r3, #2
 6561 0022 D360     		str	r3, [r2, #12]
 6562              	.L518:
 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6563              		.loc 1 886 0
 6564 0024 0022     		movs	r2, #0
 6565 0026 2068     		ldr	r0, [r4]
 6566              	.LVL714:
 6567 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 6568              	.LVL715:
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6569              		.loc 1 888 0
 6570 002c 2368     		ldr	r3, [r4]
 6571 002e 284A     		ldr	r2, .L534
 6572 0030 9342     		cmp	r3, r2
 6573 0032 44D0     		beq	.L527
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6574              		.loc 1 888 0 is_stmt 0 discriminator 2
 6575 0034 02F50062 		add	r2, r2, #2048
 6576 0038 9342     		cmp	r3, r2
 6577 003a 42D0     		beq	.L528
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6578              		.loc 1 888 0 discriminator 4
 6579 003c 02F54062 		add	r2, r2, #3072
 6580 0040 9342     		cmp	r3, r2
 6581 0042 40D0     		beq	.L529
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6582              		.loc 1 888 0 discriminator 6
 6583 0044 02F58062 		add	r2, r2, #1024
 6584 0048 9342     		cmp	r3, r2
ARM GAS  /tmp/cc0ViGgn.s 			page 243


 6585 004a 3ED0     		beq	.L530
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6586              		.loc 1 888 0 discriminator 8
 6587 004c 02F58062 		add	r2, r2, #1024
 6588 0050 9342     		cmp	r3, r2
 6589 0052 32D0     		beq	.L533
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6590              		.loc 1 888 0
 6591 0054 0022     		movs	r2, #0
 6592              	.L524:
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6593              		.loc 1 888 0 discriminator 12
 6594 0056 6AB1     		cbz	r2, .L525
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6595              		.loc 1 891 0 is_stmt 1
 6596 0058 196A     		ldr	r1, [r3, #32]
 6597 005a 41F21112 		movw	r2, #4369
 6598 005e 1142     		tst	r1, r2
 6599 0060 08D1     		bne	.L525
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6600              		.loc 1 891 0 is_stmt 0 discriminator 1
 6601 0062 196A     		ldr	r1, [r3, #32]
 6602 0064 40F24442 		movw	r2, #1092
 6603 0068 1142     		tst	r1, r2
 6604 006a 03D1     		bne	.L525
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6605              		.loc 1 891 0 discriminator 2
 6606 006c 5A6C     		ldr	r2, [r3, #68]
 6607 006e 22F40042 		bic	r2, r2, #32768
 6608 0072 5A64     		str	r2, [r3, #68]
 6609              	.L525:
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6610              		.loc 1 895 0 is_stmt 1
 6611 0074 2368     		ldr	r3, [r4]
 6612 0076 196A     		ldr	r1, [r3, #32]
 6613 0078 41F21112 		movw	r2, #4369
 6614 007c 1142     		tst	r1, r2
 6615 007e 08D1     		bne	.L526
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6616              		.loc 1 895 0 is_stmt 0 discriminator 1
 6617 0080 196A     		ldr	r1, [r3, #32]
 6618 0082 40F24442 		movw	r2, #1092
 6619 0086 1142     		tst	r1, r2
 6620 0088 03D1     		bne	.L526
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6621              		.loc 1 895 0 discriminator 2
 6622 008a 1A68     		ldr	r2, [r3]
 6623 008c 22F00102 		bic	r2, r2, #1
 6624 0090 1A60     		str	r2, [r3]
 6625              	.L526:
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6626              		.loc 1 899 0 is_stmt 1
 6627 0092 0020     		movs	r0, #0
 6628 0094 10BD     		pop	{r4, pc}
 6629              	.LVL716:
 6630              	.L521:
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
ARM GAS  /tmp/cc0ViGgn.s 			page 244


 6631              		.loc 1 863 0
 6632 0096 0268     		ldr	r2, [r0]
 6633 0098 D368     		ldr	r3, [r2, #12]
 6634 009a 23F00403 		bic	r3, r3, #4
 6635 009e D360     		str	r3, [r2, #12]
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6636              		.loc 1 864 0
 6637 00a0 C0E7     		b	.L518
 6638              	.L522:
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6639              		.loc 1 870 0
 6640 00a2 0268     		ldr	r2, [r0]
 6641 00a4 D368     		ldr	r3, [r2, #12]
 6642 00a6 23F00803 		bic	r3, r3, #8
 6643 00aa D360     		str	r3, [r2, #12]
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6644              		.loc 1 871 0
 6645 00ac BAE7     		b	.L518
 6646              	.L523:
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6647              		.loc 1 877 0
 6648 00ae 0268     		ldr	r2, [r0]
 6649 00b0 D368     		ldr	r3, [r2, #12]
 6650 00b2 23F01003 		bic	r3, r3, #16
 6651 00b6 D360     		str	r3, [r2, #12]
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6652              		.loc 1 878 0
 6653 00b8 B4E7     		b	.L518
 6654              	.LVL717:
 6655              	.L533:
 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6656              		.loc 1 888 0
 6657 00ba 0122     		movs	r2, #1
 6658 00bc CBE7     		b	.L524
 6659              	.L527:
 6660 00be 0122     		movs	r2, #1
 6661 00c0 C9E7     		b	.L524
 6662              	.L528:
 6663 00c2 0122     		movs	r2, #1
 6664 00c4 C7E7     		b	.L524
 6665              	.L529:
 6666 00c6 0122     		movs	r2, #1
 6667 00c8 C5E7     		b	.L524
 6668              	.L530:
 6669 00ca 0122     		movs	r2, #1
 6670 00cc C3E7     		b	.L524
 6671              	.L535:
 6672 00ce 00BF     		.align	2
 6673              	.L534:
 6674 00d0 002C0140 		.word	1073818624
 6675              		.cfi_endproc
 6676              	.LFE140:
 6678              		.section	.text.HAL_TIM_OC_Start_DMA,"ax",%progbits
 6679              		.align	1
 6680              		.global	HAL_TIM_OC_Start_DMA
 6681              		.syntax unified
 6682              		.thumb
ARM GAS  /tmp/cc0ViGgn.s 			page 245


 6683              		.thumb_func
 6684              		.fpu fpv4-sp-d16
 6686              	HAL_TIM_OC_Start_DMA:
 6687              	.LFB141:
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 6688              		.loc 1 915 0
 6689              		.cfi_startproc
 6690              		@ args = 0, pretend = 0, frame = 0
 6691              		@ frame_needed = 0, uses_anonymous_args = 0
 6692              	.LVL718:
 6693 0000 70B5     		push	{r4, r5, r6, lr}
 6694              	.LCFI81:
 6695              		.cfi_def_cfa_offset 16
 6696              		.cfi_offset 4, -16
 6697              		.cfi_offset 5, -12
 6698              		.cfi_offset 6, -8
 6699              		.cfi_offset 14, -4
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6700              		.loc 1 919 0
 6701 0002 90F83D50 		ldrb	r5, [r0, #61]	@ zero_extendqisi2
 6702 0006 EDB2     		uxtb	r5, r5
 6703 0008 022D     		cmp	r5, #2
 6704 000a 00F0A480 		beq	.L548
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6705              		.loc 1 923 0
 6706 000e 90F83D60 		ldrb	r6, [r0, #61]	@ zero_extendqisi2
 6707 0012 F6B2     		uxtb	r6, r6
 6708 0014 012E     		cmp	r6, #1
 6709 0016 0DD0     		beq	.L562
 6710              	.L538:
 6711 0018 1646     		mov	r6, r2
 6712 001a 0D46     		mov	r5, r1
 6713 001c 0446     		mov	r4, r0
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6714              		.loc 1 939 0
 6715 001e 0C29     		cmp	r1, #12
 6716 0020 24D8     		bhi	.L540
 6717 0022 DFE801F0 		tbb	[pc, r1]
 6718              	.LVL719:
 6719              	.L542:
 6720 0026 10       		.byte	(.L541-.L542)/2
 6721 0027 23       		.byte	(.L540-.L542)/2
 6722 0028 23       		.byte	(.L540-.L542)/2
 6723 0029 23       		.byte	(.L540-.L542)/2
 6724 002a 54       		.byte	(.L543-.L542)/2
 6725 002b 23       		.byte	(.L540-.L542)/2
 6726 002c 23       		.byte	(.L540-.L542)/2
 6727 002d 23       		.byte	(.L540-.L542)/2
 6728 002e 68       		.byte	(.L544-.L542)/2
 6729 002f 23       		.byte	(.L540-.L542)/2
 6730 0030 23       		.byte	(.L540-.L542)/2
 6731 0031 23       		.byte	(.L540-.L542)/2
 6732 0032 7B       		.byte	(.L545-.L542)/2
 6733 0033 00       		.p2align 1
 6734              	.L562:
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 6735              		.loc 1 925 0
ARM GAS  /tmp/cc0ViGgn.s 			page 246


 6736 0034 1AB1     		cbz	r2, .L563
 6737              	.L539:
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6738              		.loc 1 931 0
 6739 0036 0224     		movs	r4, #2
 6740 0038 80F83D40 		strb	r4, [r0, #61]
 6741 003c ECE7     		b	.L538
 6742              	.L563:
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 6743              		.loc 1 925 0 discriminator 1
 6744 003e 002B     		cmp	r3, #0
 6745 0040 F9D0     		beq	.L539
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6746              		.loc 1 927 0
 6747 0042 0120     		movs	r0, #1
 6748              	.LVL720:
 6749 0044 70BD     		pop	{r4, r5, r6, pc}
 6750              	.LVL721:
 6751              	.L541:
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6752              		.loc 1 944 0
 6753 0046 426A     		ldr	r2, [r0, #36]
 6754 0048 4A49     		ldr	r1, .L565
 6755              	.LVL722:
 6756 004a D162     		str	r1, [r2, #44]
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6757              		.loc 1 947 0
 6758 004c 426A     		ldr	r2, [r0, #36]
 6759 004e 4A49     		ldr	r1, .L565+4
 6760 0050 5163     		str	r1, [r2, #52]
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 6761              		.loc 1 950 0
 6762 0052 0268     		ldr	r2, [r0]
 6763 0054 3432     		adds	r2, r2, #52
 6764 0056 3146     		mov	r1, r6
 6765 0058 406A     		ldr	r0, [r0, #36]
 6766              	.LVL723:
 6767 005a FFF7FEFF 		bl	HAL_DMA_Start_IT
 6768              	.LVL724:
 6769 005e 0028     		cmp	r0, #0
 6770 0060 7BD1     		bne	.L550
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6771              		.loc 1 956 0
 6772 0062 2268     		ldr	r2, [r4]
 6773 0064 D368     		ldr	r3, [r2, #12]
 6774 0066 43F40073 		orr	r3, r3, #512
 6775 006a D360     		str	r3, [r2, #12]
 6776              	.L540:
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6777              		.loc 1 1020 0
 6778 006c 0122     		movs	r2, #1
 6779 006e 2946     		mov	r1, r5
 6780 0070 2068     		ldr	r0, [r4]
 6781 0072 FFF7FEFF 		bl	TIM_CCxChannelCmd
 6782              	.LVL725:
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6783              		.loc 1 1022 0
ARM GAS  /tmp/cc0ViGgn.s 			page 247


 6784 0076 2368     		ldr	r3, [r4]
 6785 0078 404A     		ldr	r2, .L565+8
 6786 007a 9342     		cmp	r3, r2
 6787 007c 63D0     		beq	.L554
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6788              		.loc 1 1022 0 is_stmt 0 discriminator 2
 6789 007e 02F50062 		add	r2, r2, #2048
 6790 0082 9342     		cmp	r3, r2
 6791 0084 61D0     		beq	.L555
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6792              		.loc 1 1022 0 discriminator 4
 6793 0086 02F54062 		add	r2, r2, #3072
 6794 008a 9342     		cmp	r3, r2
 6795 008c 5FD0     		beq	.L556
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6796              		.loc 1 1022 0 discriminator 6
 6797 008e 02F58062 		add	r2, r2, #1024
 6798 0092 9342     		cmp	r3, r2
 6799 0094 5DD0     		beq	.L557
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6800              		.loc 1 1022 0 discriminator 8
 6801 0096 02F58062 		add	r2, r2, #1024
 6802 009a 9342     		cmp	r3, r2
 6803 009c 51D0     		beq	.L564
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6804              		.loc 1 1022 0
 6805 009e 0022     		movs	r2, #0
 6806              	.L546:
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6807              		.loc 1 1022 0 discriminator 12
 6808 00a0 1AB1     		cbz	r2, .L547
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6809              		.loc 1 1025 0 is_stmt 1
 6810 00a2 5A6C     		ldr	r2, [r3, #68]
 6811 00a4 42F40042 		orr	r2, r2, #32768
 6812 00a8 5A64     		str	r2, [r3, #68]
 6813              	.L547:
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6814              		.loc 1 1029 0
 6815 00aa 2368     		ldr	r3, [r4]
 6816 00ac 9968     		ldr	r1, [r3, #8]
 6817 00ae 344A     		ldr	r2, .L565+12
 6818 00b0 0A40     		ands	r2, r2, r1
 6819 00b2 062A     		cmp	r2, #6
 6820 00b4 59D0     		beq	.L559
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6821              		.loc 1 1029 0 is_stmt 0 discriminator 1
 6822 00b6 9968     		ldr	r1, [r3, #8]
 6823 00b8 314A     		ldr	r2, .L565+12
 6824 00ba 0A40     		ands	r2, r2, r1
 6825 00bc B2F5803F 		cmp	r2, #65536
 6826 00c0 55D0     		beq	.L560
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6827              		.loc 1 1031 0 is_stmt 1
 6828 00c2 1A68     		ldr	r2, [r3]
 6829 00c4 42F00102 		orr	r2, r2, #1
 6830 00c8 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc0ViGgn.s 			page 248


1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 6831              		.loc 1 1035 0
 6832 00ca 0020     		movs	r0, #0
 6833 00cc 70BD     		pop	{r4, r5, r6, pc}
 6834              	.LVL726:
 6835              	.L543:
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6836              		.loc 1 963 0
 6837 00ce 826A     		ldr	r2, [r0, #40]
 6838 00d0 2849     		ldr	r1, .L565
 6839              	.LVL727:
 6840 00d2 D162     		str	r1, [r2, #44]
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6841              		.loc 1 966 0
 6842 00d4 826A     		ldr	r2, [r0, #40]
 6843 00d6 2849     		ldr	r1, .L565+4
 6844 00d8 5163     		str	r1, [r2, #52]
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 6845              		.loc 1 969 0
 6846 00da 0268     		ldr	r2, [r0]
 6847 00dc 3832     		adds	r2, r2, #56
 6848 00de 3146     		mov	r1, r6
 6849 00e0 806A     		ldr	r0, [r0, #40]
 6850              	.LVL728:
 6851 00e2 FFF7FEFF 		bl	HAL_DMA_Start_IT
 6852              	.LVL729:
 6853 00e6 0028     		cmp	r0, #0
 6854 00e8 39D1     		bne	.L551
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6855              		.loc 1 975 0
 6856 00ea 2268     		ldr	r2, [r4]
 6857 00ec D368     		ldr	r3, [r2, #12]
 6858 00ee 43F48063 		orr	r3, r3, #1024
 6859 00f2 D360     		str	r3, [r2, #12]
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6860              		.loc 1 976 0
 6861 00f4 BAE7     		b	.L540
 6862              	.LVL730:
 6863              	.L544:
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6864              		.loc 1 982 0
 6865 00f6 C26A     		ldr	r2, [r0, #44]
 6866 00f8 1E49     		ldr	r1, .L565
 6867              	.LVL731:
 6868 00fa D162     		str	r1, [r2, #44]
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6869              		.loc 1 985 0
 6870 00fc C26A     		ldr	r2, [r0, #44]
 6871 00fe 1E49     		ldr	r1, .L565+4
 6872 0100 5163     		str	r1, [r2, #52]
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 6873              		.loc 1 988 0
 6874 0102 0268     		ldr	r2, [r0]
 6875 0104 3C32     		adds	r2, r2, #60
 6876 0106 3146     		mov	r1, r6
 6877 0108 C06A     		ldr	r0, [r0, #44]
 6878              	.LVL732:
ARM GAS  /tmp/cc0ViGgn.s 			page 249


 6879 010a FFF7FEFF 		bl	HAL_DMA_Start_IT
 6880              	.LVL733:
 6881 010e 40BB     		cbnz	r0, .L552
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6882              		.loc 1 993 0
 6883 0110 2268     		ldr	r2, [r4]
 6884 0112 D368     		ldr	r3, [r2, #12]
 6885 0114 43F40063 		orr	r3, r3, #2048
 6886 0118 D360     		str	r3, [r2, #12]
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6887              		.loc 1 994 0
 6888 011a A7E7     		b	.L540
 6889              	.LVL734:
 6890              	.L545:
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6891              		.loc 1 1000 0
 6892 011c 026B     		ldr	r2, [r0, #48]
 6893 011e 1549     		ldr	r1, .L565
 6894              	.LVL735:
 6895 0120 D162     		str	r1, [r2, #44]
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6896              		.loc 1 1003 0
 6897 0122 026B     		ldr	r2, [r0, #48]
 6898 0124 1449     		ldr	r1, .L565+4
 6899 0126 5163     		str	r1, [r2, #52]
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 6900              		.loc 1 1006 0
 6901 0128 0268     		ldr	r2, [r0]
 6902 012a 4032     		adds	r2, r2, #64
 6903 012c 3146     		mov	r1, r6
 6904 012e 006B     		ldr	r0, [r0, #48]
 6905              	.LVL736:
 6906 0130 FFF7FEFF 		bl	HAL_DMA_Start_IT
 6907              	.LVL737:
 6908 0134 B8B9     		cbnz	r0, .L553
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 6909              		.loc 1 1011 0
 6910 0136 2268     		ldr	r2, [r4]
 6911 0138 D368     		ldr	r3, [r2, #12]
 6912 013a 43F48053 		orr	r3, r3, #4096
 6913 013e D360     		str	r3, [r2, #12]
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 6914              		.loc 1 1012 0
 6915 0140 94E7     		b	.L540
 6916              	.L564:
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 6917              		.loc 1 1022 0
 6918 0142 0122     		movs	r2, #1
 6919 0144 ACE7     		b	.L546
 6920              	.L554:
 6921 0146 0122     		movs	r2, #1
 6922 0148 AAE7     		b	.L546
 6923              	.L555:
 6924 014a 0122     		movs	r2, #1
 6925 014c A8E7     		b	.L546
 6926              	.L556:
 6927 014e 0122     		movs	r2, #1
ARM GAS  /tmp/cc0ViGgn.s 			page 250


 6928 0150 A6E7     		b	.L546
 6929              	.L557:
 6930 0152 0122     		movs	r2, #1
 6931 0154 A4E7     		b	.L546
 6932              	.LVL738:
 6933              	.L548:
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 6934              		.loc 1 921 0
 6935 0156 0220     		movs	r0, #2
 6936              	.LVL739:
 6937 0158 70BD     		pop	{r4, r5, r6, pc}
 6938              	.LVL740:
 6939              	.L550:
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 6940              		.loc 1 952 0
 6941 015a 0120     		movs	r0, #1
 6942 015c 70BD     		pop	{r4, r5, r6, pc}
 6943              	.LVL741:
 6944              	.L551:
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 6945              		.loc 1 971 0
 6946 015e 0120     		movs	r0, #1
 6947 0160 70BD     		pop	{r4, r5, r6, pc}
 6948              	.LVL742:
 6949              	.L552:
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 6950              		.loc 1 990 0
 6951 0162 0120     		movs	r0, #1
 6952 0164 70BD     		pop	{r4, r5, r6, pc}
 6953              	.LVL743:
 6954              	.L553:
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 6955              		.loc 1 1008 0
 6956 0166 0120     		movs	r0, #1
 6957 0168 70BD     		pop	{r4, r5, r6, pc}
 6958              	.LVL744:
 6959              	.L559:
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 6960              		.loc 1 1035 0
 6961 016a 0020     		movs	r0, #0
 6962 016c 70BD     		pop	{r4, r5, r6, pc}
 6963              	.LVL745:
 6964              	.L560:
 6965 016e 0020     		movs	r0, #0
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 6966              		.loc 1 1036 0
 6967 0170 70BD     		pop	{r4, r5, r6, pc}
 6968              	.LVL746:
 6969              	.L566:
 6970 0172 00BF     		.align	2
 6971              	.L565:
 6972 0174 00000000 		.word	TIM_DMADelayPulseCplt
 6973 0178 00000000 		.word	TIM_DMAError
 6974 017c 002C0140 		.word	1073818624
 6975 0180 07000100 		.word	65543
 6976              		.cfi_endproc
 6977              	.LFE141:
ARM GAS  /tmp/cc0ViGgn.s 			page 251


 6979              		.section	.text.HAL_TIM_OC_Stop_DMA,"ax",%progbits
 6980              		.align	1
 6981              		.global	HAL_TIM_OC_Stop_DMA
 6982              		.syntax unified
 6983              		.thumb
 6984              		.thumb_func
 6985              		.fpu fpv4-sp-d16
 6987              	HAL_TIM_OC_Stop_DMA:
 6988              	.LFB142:
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 6989              		.loc 1 1050 0
 6990              		.cfi_startproc
 6991              		@ args = 0, pretend = 0, frame = 0
 6992              		@ frame_needed = 0, uses_anonymous_args = 0
 6993              	.LVL747:
 6994 0000 10B5     		push	{r4, lr}
 6995              	.LCFI82:
 6996              		.cfi_def_cfa_offset 8
 6997              		.cfi_offset 4, -8
 6998              		.cfi_offset 14, -4
 6999 0002 0446     		mov	r4, r0
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7000              		.loc 1 1054 0
 7001 0004 0C29     		cmp	r1, #12
 7002 0006 0DD8     		bhi	.L568
 7003 0008 DFE801F0 		tbb	[pc, r1]
 7004              	.L570:
 7005 000c 07       		.byte	(.L569-.L570)/2
 7006 000d 0C       		.byte	(.L568-.L570)/2
 7007 000e 0C       		.byte	(.L568-.L570)/2
 7008 000f 0C       		.byte	(.L568-.L570)/2
 7009 0010 48       		.byte	(.L571-.L570)/2
 7010 0011 0C       		.byte	(.L568-.L570)/2
 7011 0012 0C       		.byte	(.L568-.L570)/2
 7012 0013 0C       		.byte	(.L568-.L570)/2
 7013 0014 4E       		.byte	(.L572-.L570)/2
 7014 0015 0C       		.byte	(.L568-.L570)/2
 7015 0016 0C       		.byte	(.L568-.L570)/2
 7016 0017 0C       		.byte	(.L568-.L570)/2
 7017 0018 54       		.byte	(.L573-.L570)/2
 7018 0019 00       		.p2align 1
 7019              	.L569:
1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7020              		.loc 1 1059 0
 7021 001a 0268     		ldr	r2, [r0]
 7022 001c D368     		ldr	r3, [r2, #12]
 7023 001e 23F40073 		bic	r3, r3, #512
 7024 0022 D360     		str	r3, [r2, #12]
 7025              	.L568:
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7026              		.loc 1 1089 0
 7027 0024 0022     		movs	r2, #0
 7028 0026 2068     		ldr	r0, [r4]
 7029              	.LVL748:
 7030 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 7031              	.LVL749:
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
ARM GAS  /tmp/cc0ViGgn.s 			page 252


 7032              		.loc 1 1091 0
 7033 002c 2368     		ldr	r3, [r4]
 7034 002e 294A     		ldr	r2, .L584
 7035 0030 9342     		cmp	r3, r2
 7036 0032 47D0     		beq	.L577
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7037              		.loc 1 1091 0 is_stmt 0 discriminator 2
 7038 0034 02F50062 		add	r2, r2, #2048
 7039 0038 9342     		cmp	r3, r2
 7040 003a 45D0     		beq	.L578
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7041              		.loc 1 1091 0 discriminator 4
 7042 003c 02F54062 		add	r2, r2, #3072
 7043 0040 9342     		cmp	r3, r2
 7044 0042 43D0     		beq	.L579
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7045              		.loc 1 1091 0 discriminator 6
 7046 0044 02F58062 		add	r2, r2, #1024
 7047 0048 9342     		cmp	r3, r2
 7048 004a 41D0     		beq	.L580
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7049              		.loc 1 1091 0 discriminator 8
 7050 004c 02F58062 		add	r2, r2, #1024
 7051 0050 9342     		cmp	r3, r2
 7052 0052 35D0     		beq	.L583
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7053              		.loc 1 1091 0
 7054 0054 0022     		movs	r2, #0
 7055              	.L574:
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7056              		.loc 1 1091 0 discriminator 12
 7057 0056 6AB1     		cbz	r2, .L575
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7058              		.loc 1 1094 0 is_stmt 1
 7059 0058 196A     		ldr	r1, [r3, #32]
 7060 005a 41F21112 		movw	r2, #4369
 7061 005e 1142     		tst	r1, r2
 7062 0060 08D1     		bne	.L575
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7063              		.loc 1 1094 0 is_stmt 0 discriminator 1
 7064 0062 196A     		ldr	r1, [r3, #32]
 7065 0064 40F24442 		movw	r2, #1092
 7066 0068 1142     		tst	r1, r2
 7067 006a 03D1     		bne	.L575
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7068              		.loc 1 1094 0 discriminator 2
 7069 006c 5A6C     		ldr	r2, [r3, #68]
 7070 006e 22F40042 		bic	r2, r2, #32768
 7071 0072 5A64     		str	r2, [r3, #68]
 7072              	.L575:
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7073              		.loc 1 1098 0 is_stmt 1
 7074 0074 2368     		ldr	r3, [r4]
 7075 0076 196A     		ldr	r1, [r3, #32]
 7076 0078 41F21112 		movw	r2, #4369
 7077 007c 1142     		tst	r1, r2
 7078 007e 08D1     		bne	.L576
ARM GAS  /tmp/cc0ViGgn.s 			page 253


1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7079              		.loc 1 1098 0 is_stmt 0 discriminator 1
 7080 0080 196A     		ldr	r1, [r3, #32]
 7081 0082 40F24442 		movw	r2, #1092
 7082 0086 1142     		tst	r1, r2
 7083 0088 03D1     		bne	.L576
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7084              		.loc 1 1098 0 discriminator 2
 7085 008a 1A68     		ldr	r2, [r3]
 7086 008c 22F00102 		bic	r2, r2, #1
 7087 0090 1A60     		str	r2, [r3]
 7088              	.L576:
1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7089              		.loc 1 1101 0 is_stmt 1
 7090 0092 0123     		movs	r3, #1
 7091 0094 84F83D30 		strb	r3, [r4, #61]
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7092              		.loc 1 1105 0
 7093 0098 0020     		movs	r0, #0
 7094 009a 10BD     		pop	{r4, pc}
 7095              	.LVL750:
 7096              	.L571:
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7097              		.loc 1 1066 0
 7098 009c 0268     		ldr	r2, [r0]
 7099 009e D368     		ldr	r3, [r2, #12]
 7100 00a0 23F48063 		bic	r3, r3, #1024
 7101 00a4 D360     		str	r3, [r2, #12]
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7102              		.loc 1 1067 0
 7103 00a6 BDE7     		b	.L568
 7104              	.L572:
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7105              		.loc 1 1073 0
 7106 00a8 0268     		ldr	r2, [r0]
 7107 00aa D368     		ldr	r3, [r2, #12]
 7108 00ac 23F40063 		bic	r3, r3, #2048
 7109 00b0 D360     		str	r3, [r2, #12]
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7110              		.loc 1 1074 0
 7111 00b2 B7E7     		b	.L568
 7112              	.L573:
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7113              		.loc 1 1080 0
 7114 00b4 0268     		ldr	r2, [r0]
 7115 00b6 D368     		ldr	r3, [r2, #12]
 7116 00b8 23F48053 		bic	r3, r3, #4096
 7117 00bc D360     		str	r3, [r2, #12]
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7118              		.loc 1 1081 0
 7119 00be B1E7     		b	.L568
 7120              	.LVL751:
 7121              	.L583:
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7122              		.loc 1 1091 0
 7123 00c0 0122     		movs	r2, #1
 7124 00c2 C8E7     		b	.L574
ARM GAS  /tmp/cc0ViGgn.s 			page 254


 7125              	.L577:
 7126 00c4 0122     		movs	r2, #1
 7127 00c6 C6E7     		b	.L574
 7128              	.L578:
 7129 00c8 0122     		movs	r2, #1
 7130 00ca C4E7     		b	.L574
 7131              	.L579:
 7132 00cc 0122     		movs	r2, #1
 7133 00ce C2E7     		b	.L574
 7134              	.L580:
 7135 00d0 0122     		movs	r2, #1
 7136 00d2 C0E7     		b	.L574
 7137              	.L585:
 7138              		.align	2
 7139              	.L584:
 7140 00d4 002C0140 		.word	1073818624
 7141              		.cfi_endproc
 7142              	.LFE142:
 7144              		.section	.text.HAL_TIM_PWM_Start,"ax",%progbits
 7145              		.align	1
 7146              		.global	HAL_TIM_PWM_Start
 7147              		.syntax unified
 7148              		.thumb
 7149              		.thumb_func
 7150              		.fpu fpv4-sp-d16
 7152              	HAL_TIM_PWM_Start:
 7153              	.LFB147:
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 7154              		.loc 1 1269 0
 7155              		.cfi_startproc
 7156              		@ args = 0, pretend = 0, frame = 0
 7157              		@ frame_needed = 0, uses_anonymous_args = 0
 7158              	.LVL752:
 7159 0000 10B5     		push	{r4, lr}
 7160              	.LCFI83:
 7161              		.cfi_def_cfa_offset 8
 7162              		.cfi_offset 4, -8
 7163              		.cfi_offset 14, -4
 7164 0002 0446     		mov	r4, r0
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7165              		.loc 1 1274 0
 7166 0004 0122     		movs	r2, #1
 7167 0006 0068     		ldr	r0, [r0]
 7168              	.LVL753:
 7169 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 7170              	.LVL754:
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7171              		.loc 1 1276 0
 7172 000c 2368     		ldr	r3, [r4]
 7173 000e 1A4A     		ldr	r2, .L597
 7174 0010 9342     		cmp	r3, r2
 7175 0012 29D0     		beq	.L590
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7176              		.loc 1 1276 0 is_stmt 0 discriminator 2
 7177 0014 02F50062 		add	r2, r2, #2048
 7178 0018 9342     		cmp	r3, r2
 7179 001a 27D0     		beq	.L591
ARM GAS  /tmp/cc0ViGgn.s 			page 255


1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7180              		.loc 1 1276 0 discriminator 4
 7181 001c 02F54062 		add	r2, r2, #3072
 7182 0020 9342     		cmp	r3, r2
 7183 0022 25D0     		beq	.L592
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7184              		.loc 1 1276 0 discriminator 6
 7185 0024 02F58062 		add	r2, r2, #1024
 7186 0028 9342     		cmp	r3, r2
 7187 002a 23D0     		beq	.L593
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7188              		.loc 1 1276 0 discriminator 8
 7189 002c 02F58062 		add	r2, r2, #1024
 7190 0030 9342     		cmp	r3, r2
 7191 0032 17D0     		beq	.L596
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7192              		.loc 1 1276 0
 7193 0034 0022     		movs	r2, #0
 7194              	.L587:
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7195              		.loc 1 1276 0 discriminator 12
 7196 0036 1AB1     		cbz	r2, .L588
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7197              		.loc 1 1279 0 is_stmt 1
 7198 0038 5A6C     		ldr	r2, [r3, #68]
 7199 003a 42F40042 		orr	r2, r2, #32768
 7200 003e 5A64     		str	r2, [r3, #68]
 7201              	.L588:
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7202              		.loc 1 1283 0
 7203 0040 2368     		ldr	r3, [r4]
 7204 0042 9968     		ldr	r1, [r3, #8]
 7205 0044 0D4A     		ldr	r2, .L597+4
 7206 0046 0A40     		ands	r2, r2, r1
 7207 0048 062A     		cmp	r2, #6
 7208 004a 09D0     		beq	.L589
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7209              		.loc 1 1283 0 is_stmt 0 discriminator 1
 7210 004c 9968     		ldr	r1, [r3, #8]
 7211 004e 0B4A     		ldr	r2, .L597+4
 7212 0050 0A40     		ands	r2, r2, r1
 7213 0052 B2F5803F 		cmp	r2, #65536
 7214 0056 03D0     		beq	.L589
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7215              		.loc 1 1285 0 is_stmt 1
 7216 0058 1A68     		ldr	r2, [r3]
 7217 005a 42F00102 		orr	r2, r2, #1
 7218 005e 1A60     		str	r2, [r3]
 7219              	.L589:
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7220              		.loc 1 1290 0
 7221 0060 0020     		movs	r0, #0
 7222 0062 10BD     		pop	{r4, pc}
 7223              	.LVL755:
 7224              	.L596:
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7225              		.loc 1 1276 0
ARM GAS  /tmp/cc0ViGgn.s 			page 256


 7226 0064 0122     		movs	r2, #1
 7227 0066 E6E7     		b	.L587
 7228              	.L590:
 7229 0068 0122     		movs	r2, #1
 7230 006a E4E7     		b	.L587
 7231              	.L591:
 7232 006c 0122     		movs	r2, #1
 7233 006e E2E7     		b	.L587
 7234              	.L592:
 7235 0070 0122     		movs	r2, #1
 7236 0072 E0E7     		b	.L587
 7237              	.L593:
 7238 0074 0122     		movs	r2, #1
 7239 0076 DEE7     		b	.L587
 7240              	.L598:
 7241              		.align	2
 7242              	.L597:
 7243 0078 002C0140 		.word	1073818624
 7244 007c 07000100 		.word	65543
 7245              		.cfi_endproc
 7246              	.LFE147:
 7248              		.section	.text.HAL_TIM_PWM_Stop,"ax",%progbits
 7249              		.align	1
 7250              		.global	HAL_TIM_PWM_Stop
 7251              		.syntax unified
 7252              		.thumb
 7253              		.thumb_func
 7254              		.fpu fpv4-sp-d16
 7256              	HAL_TIM_PWM_Stop:
 7257              	.LFB148:
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 7258              		.loc 1 1306 0
 7259              		.cfi_startproc
 7260              		@ args = 0, pretend = 0, frame = 0
 7261              		@ frame_needed = 0, uses_anonymous_args = 0
 7262              	.LVL756:
 7263 0000 10B5     		push	{r4, lr}
 7264              	.LCFI84:
 7265              		.cfi_def_cfa_offset 8
 7266              		.cfi_offset 4, -8
 7267              		.cfi_offset 14, -4
 7268 0002 0446     		mov	r4, r0
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7269              		.loc 1 1311 0
 7270 0004 0022     		movs	r2, #0
 7271 0006 0068     		ldr	r0, [r0]
 7272              	.LVL757:
 7273 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 7274              	.LVL758:
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7275              		.loc 1 1313 0
 7276 000c 2368     		ldr	r3, [r4]
 7277 000e 204A     		ldr	r2, .L610
 7278 0010 9342     		cmp	r3, r2
 7279 0012 35D0     		beq	.L603
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7280              		.loc 1 1313 0 is_stmt 0 discriminator 2
ARM GAS  /tmp/cc0ViGgn.s 			page 257


 7281 0014 02F50062 		add	r2, r2, #2048
 7282 0018 9342     		cmp	r3, r2
 7283 001a 33D0     		beq	.L604
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7284              		.loc 1 1313 0 discriminator 4
 7285 001c 02F54062 		add	r2, r2, #3072
 7286 0020 9342     		cmp	r3, r2
 7287 0022 31D0     		beq	.L605
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7288              		.loc 1 1313 0 discriminator 6
 7289 0024 02F58062 		add	r2, r2, #1024
 7290 0028 9342     		cmp	r3, r2
 7291 002a 2FD0     		beq	.L606
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7292              		.loc 1 1313 0 discriminator 8
 7293 002c 02F58062 		add	r2, r2, #1024
 7294 0030 9342     		cmp	r3, r2
 7295 0032 23D0     		beq	.L609
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7296              		.loc 1 1313 0
 7297 0034 0022     		movs	r2, #0
 7298              	.L600:
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7299              		.loc 1 1313 0 discriminator 12
 7300 0036 6AB1     		cbz	r2, .L601
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7301              		.loc 1 1316 0 is_stmt 1
 7302 0038 196A     		ldr	r1, [r3, #32]
 7303 003a 41F21112 		movw	r2, #4369
 7304 003e 1142     		tst	r1, r2
 7305 0040 08D1     		bne	.L601
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7306              		.loc 1 1316 0 is_stmt 0 discriminator 1
 7307 0042 196A     		ldr	r1, [r3, #32]
 7308 0044 40F24442 		movw	r2, #1092
 7309 0048 1142     		tst	r1, r2
 7310 004a 03D1     		bne	.L601
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7311              		.loc 1 1316 0 discriminator 2
 7312 004c 5A6C     		ldr	r2, [r3, #68]
 7313 004e 22F40042 		bic	r2, r2, #32768
 7314 0052 5A64     		str	r2, [r3, #68]
 7315              	.L601:
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7316              		.loc 1 1320 0 is_stmt 1
 7317 0054 2368     		ldr	r3, [r4]
 7318 0056 196A     		ldr	r1, [r3, #32]
 7319 0058 41F21112 		movw	r2, #4369
 7320 005c 1142     		tst	r1, r2
 7321 005e 08D1     		bne	.L602
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7322              		.loc 1 1320 0 is_stmt 0 discriminator 1
 7323 0060 196A     		ldr	r1, [r3, #32]
 7324 0062 40F24442 		movw	r2, #1092
 7325 0066 1142     		tst	r1, r2
 7326 0068 03D1     		bne	.L602
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 258


 7327              		.loc 1 1320 0 discriminator 2
 7328 006a 1A68     		ldr	r2, [r3]
 7329 006c 22F00102 		bic	r2, r2, #1
 7330 0070 1A60     		str	r2, [r3]
 7331              	.L602:
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7332              		.loc 1 1323 0 is_stmt 1
 7333 0072 0123     		movs	r3, #1
 7334 0074 84F83D30 		strb	r3, [r4, #61]
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7335              		.loc 1 1327 0
 7336 0078 0020     		movs	r0, #0
 7337 007a 10BD     		pop	{r4, pc}
 7338              	.LVL759:
 7339              	.L609:
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7340              		.loc 1 1313 0
 7341 007c 0122     		movs	r2, #1
 7342 007e DAE7     		b	.L600
 7343              	.L603:
 7344 0080 0122     		movs	r2, #1
 7345 0082 D8E7     		b	.L600
 7346              	.L604:
 7347 0084 0122     		movs	r2, #1
 7348 0086 D6E7     		b	.L600
 7349              	.L605:
 7350 0088 0122     		movs	r2, #1
 7351 008a D4E7     		b	.L600
 7352              	.L606:
 7353 008c 0122     		movs	r2, #1
 7354 008e D2E7     		b	.L600
 7355              	.L611:
 7356              		.align	2
 7357              	.L610:
 7358 0090 002C0140 		.word	1073818624
 7359              		.cfi_endproc
 7360              	.LFE148:
 7362              		.section	.text.HAL_TIM_PWM_Start_IT,"ax",%progbits
 7363              		.align	1
 7364              		.global	HAL_TIM_PWM_Start_IT
 7365              		.syntax unified
 7366              		.thumb
 7367              		.thumb_func
 7368              		.fpu fpv4-sp-d16
 7370              	HAL_TIM_PWM_Start_IT:
 7371              	.LFB149:
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 7372              		.loc 1 1341 0
 7373              		.cfi_startproc
 7374              		@ args = 0, pretend = 0, frame = 0
 7375              		@ frame_needed = 0, uses_anonymous_args = 0
 7376              	.LVL760:
 7377 0000 10B5     		push	{r4, lr}
 7378              	.LCFI85:
 7379              		.cfi_def_cfa_offset 8
 7380              		.cfi_offset 4, -8
 7381              		.cfi_offset 14, -4
ARM GAS  /tmp/cc0ViGgn.s 			page 259


 7382 0002 0446     		mov	r4, r0
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7383              		.loc 1 1345 0
 7384 0004 0C29     		cmp	r1, #12
 7385 0006 0DD8     		bhi	.L613
 7386 0008 DFE801F0 		tbb	[pc, r1]
 7387              	.L615:
 7388 000c 07       		.byte	(.L614-.L615)/2
 7389 000d 0C       		.byte	(.L613-.L615)/2
 7390 000e 0C       		.byte	(.L613-.L615)/2
 7391 000f 0C       		.byte	(.L613-.L615)/2
 7392 0010 3C       		.byte	(.L616-.L615)/2
 7393 0011 0C       		.byte	(.L613-.L615)/2
 7394 0012 0C       		.byte	(.L613-.L615)/2
 7395 0013 0C       		.byte	(.L613-.L615)/2
 7396 0014 42       		.byte	(.L617-.L615)/2
 7397 0015 0C       		.byte	(.L613-.L615)/2
 7398 0016 0C       		.byte	(.L613-.L615)/2
 7399 0017 0C       		.byte	(.L613-.L615)/2
 7400 0018 48       		.byte	(.L618-.L615)/2
 7401 0019 00       		.p2align 1
 7402              	.L614:
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7403              		.loc 1 1350 0
 7404 001a 0268     		ldr	r2, [r0]
 7405 001c D368     		ldr	r3, [r2, #12]
 7406 001e 43F00203 		orr	r3, r3, #2
 7407 0022 D360     		str	r3, [r2, #12]
 7408              	.L613:
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7409              		.loc 1 1380 0
 7410 0024 0122     		movs	r2, #1
 7411 0026 2068     		ldr	r0, [r4]
 7412              	.LVL761:
 7413 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 7414              	.LVL762:
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7415              		.loc 1 1382 0
 7416 002c 2368     		ldr	r3, [r4]
 7417 002e 234A     		ldr	r2, .L629
 7418 0030 9342     		cmp	r3, r2
 7419 0032 3BD0     		beq	.L622
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7420              		.loc 1 1382 0 is_stmt 0 discriminator 2
 7421 0034 02F50062 		add	r2, r2, #2048
 7422 0038 9342     		cmp	r3, r2
 7423 003a 39D0     		beq	.L623
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7424              		.loc 1 1382 0 discriminator 4
 7425 003c 02F54062 		add	r2, r2, #3072
 7426 0040 9342     		cmp	r3, r2
 7427 0042 37D0     		beq	.L624
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7428              		.loc 1 1382 0 discriminator 6
 7429 0044 02F58062 		add	r2, r2, #1024
 7430 0048 9342     		cmp	r3, r2
 7431 004a 35D0     		beq	.L625
ARM GAS  /tmp/cc0ViGgn.s 			page 260


1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7432              		.loc 1 1382 0 discriminator 8
 7433 004c 02F58062 		add	r2, r2, #1024
 7434 0050 9342     		cmp	r3, r2
 7435 0052 29D0     		beq	.L628
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7436              		.loc 1 1382 0
 7437 0054 0022     		movs	r2, #0
 7438              	.L619:
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7439              		.loc 1 1382 0 discriminator 12
 7440 0056 1AB1     		cbz	r2, .L620
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7441              		.loc 1 1385 0 is_stmt 1
 7442 0058 5A6C     		ldr	r2, [r3, #68]
 7443 005a 42F40042 		orr	r2, r2, #32768
 7444 005e 5A64     		str	r2, [r3, #68]
 7445              	.L620:
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7446              		.loc 1 1389 0
 7447 0060 2368     		ldr	r3, [r4]
 7448 0062 9968     		ldr	r1, [r3, #8]
 7449 0064 164A     		ldr	r2, .L629+4
 7450 0066 0A40     		ands	r2, r2, r1
 7451 0068 062A     		cmp	r2, #6
 7452 006a 09D0     		beq	.L621
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7453              		.loc 1 1389 0 is_stmt 0 discriminator 1
 7454 006c 9968     		ldr	r1, [r3, #8]
 7455 006e 144A     		ldr	r2, .L629+4
 7456 0070 0A40     		ands	r2, r2, r1
 7457 0072 B2F5803F 		cmp	r2, #65536
 7458 0076 03D0     		beq	.L621
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7459              		.loc 1 1391 0 is_stmt 1
 7460 0078 1A68     		ldr	r2, [r3]
 7461 007a 42F00102 		orr	r2, r2, #1
 7462 007e 1A60     		str	r2, [r3]
 7463              	.L621:
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7464              		.loc 1 1396 0
 7465 0080 0020     		movs	r0, #0
 7466 0082 10BD     		pop	{r4, pc}
 7467              	.LVL763:
 7468              	.L616:
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7469              		.loc 1 1357 0
 7470 0084 0268     		ldr	r2, [r0]
 7471 0086 D368     		ldr	r3, [r2, #12]
 7472 0088 43F00403 		orr	r3, r3, #4
 7473 008c D360     		str	r3, [r2, #12]
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7474              		.loc 1 1358 0
 7475 008e C9E7     		b	.L613
 7476              	.L617:
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7477              		.loc 1 1364 0
ARM GAS  /tmp/cc0ViGgn.s 			page 261


 7478 0090 0268     		ldr	r2, [r0]
 7479 0092 D368     		ldr	r3, [r2, #12]
 7480 0094 43F00803 		orr	r3, r3, #8
 7481 0098 D360     		str	r3, [r2, #12]
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7482              		.loc 1 1365 0
 7483 009a C3E7     		b	.L613
 7484              	.L618:
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7485              		.loc 1 1371 0
 7486 009c 0268     		ldr	r2, [r0]
 7487 009e D368     		ldr	r3, [r2, #12]
 7488 00a0 43F01003 		orr	r3, r3, #16
 7489 00a4 D360     		str	r3, [r2, #12]
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7490              		.loc 1 1372 0
 7491 00a6 BDE7     		b	.L613
 7492              	.LVL764:
 7493              	.L628:
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7494              		.loc 1 1382 0
 7495 00a8 0122     		movs	r2, #1
 7496 00aa D4E7     		b	.L619
 7497              	.L622:
 7498 00ac 0122     		movs	r2, #1
 7499 00ae D2E7     		b	.L619
 7500              	.L623:
 7501 00b0 0122     		movs	r2, #1
 7502 00b2 D0E7     		b	.L619
 7503              	.L624:
 7504 00b4 0122     		movs	r2, #1
 7505 00b6 CEE7     		b	.L619
 7506              	.L625:
 7507 00b8 0122     		movs	r2, #1
 7508 00ba CCE7     		b	.L619
 7509              	.L630:
 7510              		.align	2
 7511              	.L629:
 7512 00bc 002C0140 		.word	1073818624
 7513 00c0 07000100 		.word	65543
 7514              		.cfi_endproc
 7515              	.LFE149:
 7517              		.section	.text.HAL_TIM_PWM_Stop_IT,"ax",%progbits
 7518              		.align	1
 7519              		.global	HAL_TIM_PWM_Stop_IT
 7520              		.syntax unified
 7521              		.thumb
 7522              		.thumb_func
 7523              		.fpu fpv4-sp-d16
 7525              	HAL_TIM_PWM_Stop_IT:
 7526              	.LFB150:
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 7527              		.loc 1 1410 0
 7528              		.cfi_startproc
 7529              		@ args = 0, pretend = 0, frame = 0
 7530              		@ frame_needed = 0, uses_anonymous_args = 0
 7531              	.LVL765:
ARM GAS  /tmp/cc0ViGgn.s 			page 262


 7532 0000 10B5     		push	{r4, lr}
 7533              	.LCFI86:
 7534              		.cfi_def_cfa_offset 8
 7535              		.cfi_offset 4, -8
 7536              		.cfi_offset 14, -4
 7537 0002 0446     		mov	r4, r0
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7538              		.loc 1 1414 0
 7539 0004 0C29     		cmp	r1, #12
 7540 0006 0DD8     		bhi	.L632
 7541 0008 DFE801F0 		tbb	[pc, r1]
 7542              	.L634:
 7543 000c 07       		.byte	(.L633-.L634)/2
 7544 000d 0C       		.byte	(.L632-.L634)/2
 7545 000e 0C       		.byte	(.L632-.L634)/2
 7546 000f 0C       		.byte	(.L632-.L634)/2
 7547 0010 45       		.byte	(.L635-.L634)/2
 7548 0011 0C       		.byte	(.L632-.L634)/2
 7549 0012 0C       		.byte	(.L632-.L634)/2
 7550 0013 0C       		.byte	(.L632-.L634)/2
 7551 0014 4B       		.byte	(.L636-.L634)/2
 7552 0015 0C       		.byte	(.L632-.L634)/2
 7553 0016 0C       		.byte	(.L632-.L634)/2
 7554 0017 0C       		.byte	(.L632-.L634)/2
 7555 0018 51       		.byte	(.L637-.L634)/2
 7556 0019 00       		.p2align 1
 7557              	.L633:
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7558              		.loc 1 1419 0
 7559 001a 0268     		ldr	r2, [r0]
 7560 001c D368     		ldr	r3, [r2, #12]
 7561 001e 23F00203 		bic	r3, r3, #2
 7562 0022 D360     		str	r3, [r2, #12]
 7563              	.L632:
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7564              		.loc 1 1449 0
 7565 0024 0022     		movs	r2, #0
 7566 0026 2068     		ldr	r0, [r4]
 7567              	.LVL766:
 7568 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 7569              	.LVL767:
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7570              		.loc 1 1451 0
 7571 002c 2368     		ldr	r3, [r4]
 7572 002e 284A     		ldr	r2, .L648
 7573 0030 9342     		cmp	r3, r2
 7574 0032 44D0     		beq	.L641
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7575              		.loc 1 1451 0 is_stmt 0 discriminator 2
 7576 0034 02F50062 		add	r2, r2, #2048
 7577 0038 9342     		cmp	r3, r2
 7578 003a 42D0     		beq	.L642
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7579              		.loc 1 1451 0 discriminator 4
 7580 003c 02F54062 		add	r2, r2, #3072
 7581 0040 9342     		cmp	r3, r2
 7582 0042 40D0     		beq	.L643
ARM GAS  /tmp/cc0ViGgn.s 			page 263


1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7583              		.loc 1 1451 0 discriminator 6
 7584 0044 02F58062 		add	r2, r2, #1024
 7585 0048 9342     		cmp	r3, r2
 7586 004a 3ED0     		beq	.L644
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7587              		.loc 1 1451 0 discriminator 8
 7588 004c 02F58062 		add	r2, r2, #1024
 7589 0050 9342     		cmp	r3, r2
 7590 0052 32D0     		beq	.L647
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7591              		.loc 1 1451 0
 7592 0054 0022     		movs	r2, #0
 7593              	.L638:
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7594              		.loc 1 1451 0 discriminator 12
 7595 0056 6AB1     		cbz	r2, .L639
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7596              		.loc 1 1454 0 is_stmt 1
 7597 0058 196A     		ldr	r1, [r3, #32]
 7598 005a 41F21112 		movw	r2, #4369
 7599 005e 1142     		tst	r1, r2
 7600 0060 08D1     		bne	.L639
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7601              		.loc 1 1454 0 is_stmt 0 discriminator 1
 7602 0062 196A     		ldr	r1, [r3, #32]
 7603 0064 40F24442 		movw	r2, #1092
 7604 0068 1142     		tst	r1, r2
 7605 006a 03D1     		bne	.L639
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7606              		.loc 1 1454 0 discriminator 2
 7607 006c 5A6C     		ldr	r2, [r3, #68]
 7608 006e 22F40042 		bic	r2, r2, #32768
 7609 0072 5A64     		str	r2, [r3, #68]
 7610              	.L639:
1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7611              		.loc 1 1458 0 is_stmt 1
 7612 0074 2368     		ldr	r3, [r4]
 7613 0076 196A     		ldr	r1, [r3, #32]
 7614 0078 41F21112 		movw	r2, #4369
 7615 007c 1142     		tst	r1, r2
 7616 007e 08D1     		bne	.L640
1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7617              		.loc 1 1458 0 is_stmt 0 discriminator 1
 7618 0080 196A     		ldr	r1, [r3, #32]
 7619 0082 40F24442 		movw	r2, #1092
 7620 0086 1142     		tst	r1, r2
 7621 0088 03D1     		bne	.L640
1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7622              		.loc 1 1458 0 discriminator 2
 7623 008a 1A68     		ldr	r2, [r3]
 7624 008c 22F00102 		bic	r2, r2, #1
 7625 0090 1A60     		str	r2, [r3]
 7626              	.L640:
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7627              		.loc 1 1462 0 is_stmt 1
 7628 0092 0020     		movs	r0, #0
ARM GAS  /tmp/cc0ViGgn.s 			page 264


 7629 0094 10BD     		pop	{r4, pc}
 7630              	.LVL768:
 7631              	.L635:
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7632              		.loc 1 1426 0
 7633 0096 0268     		ldr	r2, [r0]
 7634 0098 D368     		ldr	r3, [r2, #12]
 7635 009a 23F00403 		bic	r3, r3, #4
 7636 009e D360     		str	r3, [r2, #12]
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7637              		.loc 1 1427 0
 7638 00a0 C0E7     		b	.L632
 7639              	.L636:
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7640              		.loc 1 1433 0
 7641 00a2 0268     		ldr	r2, [r0]
 7642 00a4 D368     		ldr	r3, [r2, #12]
 7643 00a6 23F00803 		bic	r3, r3, #8
 7644 00aa D360     		str	r3, [r2, #12]
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7645              		.loc 1 1434 0
 7646 00ac BAE7     		b	.L632
 7647              	.L637:
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7648              		.loc 1 1440 0
 7649 00ae 0268     		ldr	r2, [r0]
 7650 00b0 D368     		ldr	r3, [r2, #12]
 7651 00b2 23F01003 		bic	r3, r3, #16
 7652 00b6 D360     		str	r3, [r2, #12]
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7653              		.loc 1 1441 0
 7654 00b8 B4E7     		b	.L632
 7655              	.LVL769:
 7656              	.L647:
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7657              		.loc 1 1451 0
 7658 00ba 0122     		movs	r2, #1
 7659 00bc CBE7     		b	.L638
 7660              	.L641:
 7661 00be 0122     		movs	r2, #1
 7662 00c0 C9E7     		b	.L638
 7663              	.L642:
 7664 00c2 0122     		movs	r2, #1
 7665 00c4 C7E7     		b	.L638
 7666              	.L643:
 7667 00c6 0122     		movs	r2, #1
 7668 00c8 C5E7     		b	.L638
 7669              	.L644:
 7670 00ca 0122     		movs	r2, #1
 7671 00cc C3E7     		b	.L638
 7672              	.L649:
 7673 00ce 00BF     		.align	2
 7674              	.L648:
 7675 00d0 002C0140 		.word	1073818624
 7676              		.cfi_endproc
 7677              	.LFE150:
 7679              		.section	.text.HAL_TIM_PWM_Start_DMA,"ax",%progbits
ARM GAS  /tmp/cc0ViGgn.s 			page 265


 7680              		.align	1
 7681              		.global	HAL_TIM_PWM_Start_DMA
 7682              		.syntax unified
 7683              		.thumb
 7684              		.thumb_func
 7685              		.fpu fpv4-sp-d16
 7687              	HAL_TIM_PWM_Start_DMA:
 7688              	.LFB151:
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 7689              		.loc 1 1478 0
 7690              		.cfi_startproc
 7691              		@ args = 0, pretend = 0, frame = 0
 7692              		@ frame_needed = 0, uses_anonymous_args = 0
 7693              	.LVL770:
 7694 0000 70B5     		push	{r4, r5, r6, lr}
 7695              	.LCFI87:
 7696              		.cfi_def_cfa_offset 16
 7697              		.cfi_offset 4, -16
 7698              		.cfi_offset 5, -12
 7699              		.cfi_offset 6, -8
 7700              		.cfi_offset 14, -4
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7701              		.loc 1 1482 0
 7702 0002 90F83D50 		ldrb	r5, [r0, #61]	@ zero_extendqisi2
 7703 0006 EDB2     		uxtb	r5, r5
 7704 0008 022D     		cmp	r5, #2
 7705 000a 00F0A480 		beq	.L662
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7706              		.loc 1 1486 0
 7707 000e 90F83D60 		ldrb	r6, [r0, #61]	@ zero_extendqisi2
 7708 0012 F6B2     		uxtb	r6, r6
 7709 0014 012E     		cmp	r6, #1
 7710 0016 0DD0     		beq	.L676
 7711              	.L652:
 7712 0018 1646     		mov	r6, r2
 7713 001a 0D46     		mov	r5, r1
 7714 001c 0446     		mov	r4, r0
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7715              		.loc 1 1502 0
 7716 001e 0C29     		cmp	r1, #12
 7717 0020 24D8     		bhi	.L654
 7718 0022 DFE801F0 		tbb	[pc, r1]
 7719              	.LVL771:
 7720              	.L656:
 7721 0026 10       		.byte	(.L655-.L656)/2
 7722 0027 23       		.byte	(.L654-.L656)/2
 7723 0028 23       		.byte	(.L654-.L656)/2
 7724 0029 23       		.byte	(.L654-.L656)/2
 7725 002a 54       		.byte	(.L657-.L656)/2
 7726 002b 23       		.byte	(.L654-.L656)/2
 7727 002c 23       		.byte	(.L654-.L656)/2
 7728 002d 23       		.byte	(.L654-.L656)/2
 7729 002e 68       		.byte	(.L658-.L656)/2
 7730 002f 23       		.byte	(.L654-.L656)/2
 7731 0030 23       		.byte	(.L654-.L656)/2
 7732 0031 23       		.byte	(.L654-.L656)/2
 7733 0032 7B       		.byte	(.L659-.L656)/2
ARM GAS  /tmp/cc0ViGgn.s 			page 266


 7734 0033 00       		.p2align 1
 7735              	.L676:
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 7736              		.loc 1 1488 0
 7737 0034 1AB1     		cbz	r2, .L677
 7738              	.L653:
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7739              		.loc 1 1494 0
 7740 0036 0224     		movs	r4, #2
 7741 0038 80F83D40 		strb	r4, [r0, #61]
 7742 003c ECE7     		b	.L652
 7743              	.L677:
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 7744              		.loc 1 1488 0 discriminator 1
 7745 003e 002B     		cmp	r3, #0
 7746 0040 F9D0     		beq	.L653
1490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7747              		.loc 1 1490 0
 7748 0042 0120     		movs	r0, #1
 7749              	.LVL772:
 7750 0044 70BD     		pop	{r4, r5, r6, pc}
 7751              	.LVL773:
 7752              	.L655:
1507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7753              		.loc 1 1507 0
 7754 0046 426A     		ldr	r2, [r0, #36]
 7755 0048 4A49     		ldr	r1, .L679
 7756              	.LVL774:
 7757 004a D162     		str	r1, [r2, #44]
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7758              		.loc 1 1510 0
 7759 004c 426A     		ldr	r2, [r0, #36]
 7760 004e 4A49     		ldr	r1, .L679+4
 7761 0050 5163     		str	r1, [r2, #52]
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 7762              		.loc 1 1513 0
 7763 0052 0268     		ldr	r2, [r0]
 7764 0054 3432     		adds	r2, r2, #52
 7765 0056 3146     		mov	r1, r6
 7766 0058 406A     		ldr	r0, [r0, #36]
 7767              	.LVL775:
 7768 005a FFF7FEFF 		bl	HAL_DMA_Start_IT
 7769              	.LVL776:
 7770 005e 0028     		cmp	r0, #0
 7771 0060 7BD1     		bne	.L664
1519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7772              		.loc 1 1519 0
 7773 0062 2268     		ldr	r2, [r4]
 7774 0064 D368     		ldr	r3, [r2, #12]
 7775 0066 43F40073 		orr	r3, r3, #512
 7776 006a D360     		str	r3, [r2, #12]
 7777              	.L654:
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7778              		.loc 1 1582 0
 7779 006c 0122     		movs	r2, #1
 7780 006e 2946     		mov	r1, r5
 7781 0070 2068     		ldr	r0, [r4]
ARM GAS  /tmp/cc0ViGgn.s 			page 267


 7782 0072 FFF7FEFF 		bl	TIM_CCxChannelCmd
 7783              	.LVL777:
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7784              		.loc 1 1584 0
 7785 0076 2368     		ldr	r3, [r4]
 7786 0078 404A     		ldr	r2, .L679+8
 7787 007a 9342     		cmp	r3, r2
 7788 007c 63D0     		beq	.L668
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7789              		.loc 1 1584 0 is_stmt 0 discriminator 2
 7790 007e 02F50062 		add	r2, r2, #2048
 7791 0082 9342     		cmp	r3, r2
 7792 0084 61D0     		beq	.L669
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7793              		.loc 1 1584 0 discriminator 4
 7794 0086 02F54062 		add	r2, r2, #3072
 7795 008a 9342     		cmp	r3, r2
 7796 008c 5FD0     		beq	.L670
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7797              		.loc 1 1584 0 discriminator 6
 7798 008e 02F58062 		add	r2, r2, #1024
 7799 0092 9342     		cmp	r3, r2
 7800 0094 5DD0     		beq	.L671
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7801              		.loc 1 1584 0 discriminator 8
 7802 0096 02F58062 		add	r2, r2, #1024
 7803 009a 9342     		cmp	r3, r2
 7804 009c 51D0     		beq	.L678
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7805              		.loc 1 1584 0
 7806 009e 0022     		movs	r2, #0
 7807              	.L660:
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7808              		.loc 1 1584 0 discriminator 12
 7809 00a0 1AB1     		cbz	r2, .L661
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7810              		.loc 1 1587 0 is_stmt 1
 7811 00a2 5A6C     		ldr	r2, [r3, #68]
 7812 00a4 42F40042 		orr	r2, r2, #32768
 7813 00a8 5A64     		str	r2, [r3, #68]
 7814              	.L661:
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7815              		.loc 1 1591 0
 7816 00aa 2368     		ldr	r3, [r4]
 7817 00ac 9968     		ldr	r1, [r3, #8]
 7818 00ae 344A     		ldr	r2, .L679+12
 7819 00b0 0A40     		ands	r2, r2, r1
 7820 00b2 062A     		cmp	r2, #6
 7821 00b4 59D0     		beq	.L673
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7822              		.loc 1 1591 0 is_stmt 0 discriminator 1
 7823 00b6 9968     		ldr	r1, [r3, #8]
 7824 00b8 314A     		ldr	r2, .L679+12
 7825 00ba 0A40     		ands	r2, r2, r1
 7826 00bc B2F5803F 		cmp	r2, #65536
 7827 00c0 55D0     		beq	.L674
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
ARM GAS  /tmp/cc0ViGgn.s 			page 268


 7828              		.loc 1 1593 0 is_stmt 1
 7829 00c2 1A68     		ldr	r2, [r3]
 7830 00c4 42F00102 		orr	r2, r2, #1
 7831 00c8 1A60     		str	r2, [r3]
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 7832              		.loc 1 1597 0
 7833 00ca 0020     		movs	r0, #0
 7834 00cc 70BD     		pop	{r4, r5, r6, pc}
 7835              	.LVL778:
 7836              	.L657:
1526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7837              		.loc 1 1526 0
 7838 00ce 826A     		ldr	r2, [r0, #40]
 7839 00d0 2849     		ldr	r1, .L679
 7840              	.LVL779:
 7841 00d2 D162     		str	r1, [r2, #44]
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7842              		.loc 1 1529 0
 7843 00d4 826A     		ldr	r2, [r0, #40]
 7844 00d6 2849     		ldr	r1, .L679+4
 7845 00d8 5163     		str	r1, [r2, #52]
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 7846              		.loc 1 1532 0
 7847 00da 0268     		ldr	r2, [r0]
 7848 00dc 3832     		adds	r2, r2, #56
 7849 00de 3146     		mov	r1, r6
 7850 00e0 806A     		ldr	r0, [r0, #40]
 7851              	.LVL780:
 7852 00e2 FFF7FEFF 		bl	HAL_DMA_Start_IT
 7853              	.LVL781:
 7854 00e6 0028     		cmp	r0, #0
 7855 00e8 39D1     		bne	.L665
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7856              		.loc 1 1537 0
 7857 00ea 2268     		ldr	r2, [r4]
 7858 00ec D368     		ldr	r3, [r2, #12]
 7859 00ee 43F48063 		orr	r3, r3, #1024
 7860 00f2 D360     		str	r3, [r2, #12]
1538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7861              		.loc 1 1538 0
 7862 00f4 BAE7     		b	.L654
 7863              	.LVL782:
 7864              	.L658:
1544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7865              		.loc 1 1544 0
 7866 00f6 C26A     		ldr	r2, [r0, #44]
 7867 00f8 1E49     		ldr	r1, .L679
 7868              	.LVL783:
 7869 00fa D162     		str	r1, [r2, #44]
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7870              		.loc 1 1547 0
 7871 00fc C26A     		ldr	r2, [r0, #44]
 7872 00fe 1E49     		ldr	r1, .L679+4
 7873 0100 5163     		str	r1, [r2, #52]
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 7874              		.loc 1 1550 0
 7875 0102 0268     		ldr	r2, [r0]
ARM GAS  /tmp/cc0ViGgn.s 			page 269


 7876 0104 3C32     		adds	r2, r2, #60
 7877 0106 3146     		mov	r1, r6
 7878 0108 C06A     		ldr	r0, [r0, #44]
 7879              	.LVL784:
 7880 010a FFF7FEFF 		bl	HAL_DMA_Start_IT
 7881              	.LVL785:
 7882 010e 40BB     		cbnz	r0, .L666
1555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7883              		.loc 1 1555 0
 7884 0110 2268     		ldr	r2, [r4]
 7885 0112 D368     		ldr	r3, [r2, #12]
 7886 0114 43F40063 		orr	r3, r3, #2048
 7887 0118 D360     		str	r3, [r2, #12]
1556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7888              		.loc 1 1556 0
 7889 011a A7E7     		b	.L654
 7890              	.LVL786:
 7891              	.L659:
1562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7892              		.loc 1 1562 0
 7893 011c 026B     		ldr	r2, [r0, #48]
 7894 011e 1549     		ldr	r1, .L679
 7895              	.LVL787:
 7896 0120 D162     		str	r1, [r2, #44]
1565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7897              		.loc 1 1565 0
 7898 0122 026B     		ldr	r2, [r0, #48]
 7899 0124 1449     		ldr	r1, .L679+4
 7900 0126 5163     		str	r1, [r2, #52]
1568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 7901              		.loc 1 1568 0
 7902 0128 0268     		ldr	r2, [r0]
 7903 012a 4032     		adds	r2, r2, #64
 7904 012c 3146     		mov	r1, r6
 7905 012e 006B     		ldr	r0, [r0, #48]
 7906              	.LVL788:
 7907 0130 FFF7FEFF 		bl	HAL_DMA_Start_IT
 7908              	.LVL789:
 7909 0134 B8B9     		cbnz	r0, .L667
1573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 7910              		.loc 1 1573 0
 7911 0136 2268     		ldr	r2, [r4]
 7912 0138 D368     		ldr	r3, [r2, #12]
 7913 013a 43F48053 		orr	r3, r3, #4096
 7914 013e D360     		str	r3, [r2, #12]
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 7915              		.loc 1 1574 0
 7916 0140 94E7     		b	.L654
 7917              	.L678:
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 7918              		.loc 1 1584 0
 7919 0142 0122     		movs	r2, #1
 7920 0144 ACE7     		b	.L660
 7921              	.L668:
 7922 0146 0122     		movs	r2, #1
 7923 0148 AAE7     		b	.L660
 7924              	.L669:
ARM GAS  /tmp/cc0ViGgn.s 			page 270


 7925 014a 0122     		movs	r2, #1
 7926 014c A8E7     		b	.L660
 7927              	.L670:
 7928 014e 0122     		movs	r2, #1
 7929 0150 A6E7     		b	.L660
 7930              	.L671:
 7931 0152 0122     		movs	r2, #1
 7932 0154 A4E7     		b	.L660
 7933              	.LVL790:
 7934              	.L662:
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 7935              		.loc 1 1484 0
 7936 0156 0220     		movs	r0, #2
 7937              	.LVL791:
 7938 0158 70BD     		pop	{r4, r5, r6, pc}
 7939              	.LVL792:
 7940              	.L664:
1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 7941              		.loc 1 1515 0
 7942 015a 0120     		movs	r0, #1
 7943 015c 70BD     		pop	{r4, r5, r6, pc}
 7944              	.LVL793:
 7945              	.L665:
1534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 7946              		.loc 1 1534 0
 7947 015e 0120     		movs	r0, #1
 7948 0160 70BD     		pop	{r4, r5, r6, pc}
 7949              	.LVL794:
 7950              	.L666:
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 7951              		.loc 1 1552 0
 7952 0162 0120     		movs	r0, #1
 7953 0164 70BD     		pop	{r4, r5, r6, pc}
 7954              	.LVL795:
 7955              	.L667:
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 7956              		.loc 1 1570 0
 7957 0166 0120     		movs	r0, #1
 7958 0168 70BD     		pop	{r4, r5, r6, pc}
 7959              	.LVL796:
 7960              	.L673:
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 7961              		.loc 1 1597 0
 7962 016a 0020     		movs	r0, #0
 7963 016c 70BD     		pop	{r4, r5, r6, pc}
 7964              	.LVL797:
 7965              	.L674:
 7966 016e 0020     		movs	r0, #0
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 7967              		.loc 1 1598 0
 7968 0170 70BD     		pop	{r4, r5, r6, pc}
 7969              	.LVL798:
 7970              	.L680:
 7971 0172 00BF     		.align	2
 7972              	.L679:
 7973 0174 00000000 		.word	TIM_DMADelayPulseCplt
 7974 0178 00000000 		.word	TIM_DMAError
ARM GAS  /tmp/cc0ViGgn.s 			page 271


 7975 017c 002C0140 		.word	1073818624
 7976 0180 07000100 		.word	65543
 7977              		.cfi_endproc
 7978              	.LFE151:
 7980              		.section	.text.HAL_TIM_PWM_Stop_DMA,"ax",%progbits
 7981              		.align	1
 7982              		.global	HAL_TIM_PWM_Stop_DMA
 7983              		.syntax unified
 7984              		.thumb
 7985              		.thumb_func
 7986              		.fpu fpv4-sp-d16
 7988              	HAL_TIM_PWM_Stop_DMA:
 7989              	.LFB152:
1612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 7990              		.loc 1 1612 0
 7991              		.cfi_startproc
 7992              		@ args = 0, pretend = 0, frame = 0
 7993              		@ frame_needed = 0, uses_anonymous_args = 0
 7994              	.LVL799:
 7995 0000 10B5     		push	{r4, lr}
 7996              	.LCFI88:
 7997              		.cfi_def_cfa_offset 8
 7998              		.cfi_offset 4, -8
 7999              		.cfi_offset 14, -4
 8000 0002 0446     		mov	r4, r0
1616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8001              		.loc 1 1616 0
 8002 0004 0C29     		cmp	r1, #12
 8003 0006 0DD8     		bhi	.L682
 8004 0008 DFE801F0 		tbb	[pc, r1]
 8005              	.L684:
 8006 000c 07       		.byte	(.L683-.L684)/2
 8007 000d 0C       		.byte	(.L682-.L684)/2
 8008 000e 0C       		.byte	(.L682-.L684)/2
 8009 000f 0C       		.byte	(.L682-.L684)/2
 8010 0010 48       		.byte	(.L685-.L684)/2
 8011 0011 0C       		.byte	(.L682-.L684)/2
 8012 0012 0C       		.byte	(.L682-.L684)/2
 8013 0013 0C       		.byte	(.L682-.L684)/2
 8014 0014 4E       		.byte	(.L686-.L684)/2
 8015 0015 0C       		.byte	(.L682-.L684)/2
 8016 0016 0C       		.byte	(.L682-.L684)/2
 8017 0017 0C       		.byte	(.L682-.L684)/2
 8018 0018 54       		.byte	(.L687-.L684)/2
 8019 0019 00       		.p2align 1
 8020              	.L683:
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8021              		.loc 1 1621 0
 8022 001a 0268     		ldr	r2, [r0]
 8023 001c D368     		ldr	r3, [r2, #12]
 8024 001e 23F40073 		bic	r3, r3, #512
 8025 0022 D360     		str	r3, [r2, #12]
 8026              	.L682:
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8027              		.loc 1 1651 0
 8028 0024 0022     		movs	r2, #0
 8029 0026 2068     		ldr	r0, [r4]
ARM GAS  /tmp/cc0ViGgn.s 			page 272


 8030              	.LVL800:
 8031 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8032              	.LVL801:
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8033              		.loc 1 1653 0
 8034 002c 2368     		ldr	r3, [r4]
 8035 002e 294A     		ldr	r2, .L698
 8036 0030 9342     		cmp	r3, r2
 8037 0032 47D0     		beq	.L691
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8038              		.loc 1 1653 0 is_stmt 0 discriminator 2
 8039 0034 02F50062 		add	r2, r2, #2048
 8040 0038 9342     		cmp	r3, r2
 8041 003a 45D0     		beq	.L692
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8042              		.loc 1 1653 0 discriminator 4
 8043 003c 02F54062 		add	r2, r2, #3072
 8044 0040 9342     		cmp	r3, r2
 8045 0042 43D0     		beq	.L693
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8046              		.loc 1 1653 0 discriminator 6
 8047 0044 02F58062 		add	r2, r2, #1024
 8048 0048 9342     		cmp	r3, r2
 8049 004a 41D0     		beq	.L694
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8050              		.loc 1 1653 0 discriminator 8
 8051 004c 02F58062 		add	r2, r2, #1024
 8052 0050 9342     		cmp	r3, r2
 8053 0052 35D0     		beq	.L697
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8054              		.loc 1 1653 0
 8055 0054 0022     		movs	r2, #0
 8056              	.L688:
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8057              		.loc 1 1653 0 discriminator 12
 8058 0056 6AB1     		cbz	r2, .L689
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8059              		.loc 1 1656 0 is_stmt 1
 8060 0058 196A     		ldr	r1, [r3, #32]
 8061 005a 41F21112 		movw	r2, #4369
 8062 005e 1142     		tst	r1, r2
 8063 0060 08D1     		bne	.L689
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8064              		.loc 1 1656 0 is_stmt 0 discriminator 1
 8065 0062 196A     		ldr	r1, [r3, #32]
 8066 0064 40F24442 		movw	r2, #1092
 8067 0068 1142     		tst	r1, r2
 8068 006a 03D1     		bne	.L689
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8069              		.loc 1 1656 0 discriminator 2
 8070 006c 5A6C     		ldr	r2, [r3, #68]
 8071 006e 22F40042 		bic	r2, r2, #32768
 8072 0072 5A64     		str	r2, [r3, #68]
 8073              	.L689:
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8074              		.loc 1 1660 0 is_stmt 1
 8075 0074 2368     		ldr	r3, [r4]
ARM GAS  /tmp/cc0ViGgn.s 			page 273


 8076 0076 196A     		ldr	r1, [r3, #32]
 8077 0078 41F21112 		movw	r2, #4369
 8078 007c 1142     		tst	r1, r2
 8079 007e 08D1     		bne	.L690
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8080              		.loc 1 1660 0 is_stmt 0 discriminator 1
 8081 0080 196A     		ldr	r1, [r3, #32]
 8082 0082 40F24442 		movw	r2, #1092
 8083 0086 1142     		tst	r1, r2
 8084 0088 03D1     		bne	.L690
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8085              		.loc 1 1660 0 discriminator 2
 8086 008a 1A68     		ldr	r2, [r3]
 8087 008c 22F00102 		bic	r2, r2, #1
 8088 0090 1A60     		str	r2, [r3]
 8089              	.L690:
1663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8090              		.loc 1 1663 0 is_stmt 1
 8091 0092 0123     		movs	r3, #1
 8092 0094 84F83D30 		strb	r3, [r4, #61]
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8093              		.loc 1 1667 0
 8094 0098 0020     		movs	r0, #0
 8095 009a 10BD     		pop	{r4, pc}
 8096              	.LVL802:
 8097              	.L685:
1628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8098              		.loc 1 1628 0
 8099 009c 0268     		ldr	r2, [r0]
 8100 009e D368     		ldr	r3, [r2, #12]
 8101 00a0 23F48063 		bic	r3, r3, #1024
 8102 00a4 D360     		str	r3, [r2, #12]
1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8103              		.loc 1 1629 0
 8104 00a6 BDE7     		b	.L682
 8105              	.L686:
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8106              		.loc 1 1635 0
 8107 00a8 0268     		ldr	r2, [r0]
 8108 00aa D368     		ldr	r3, [r2, #12]
 8109 00ac 23F40063 		bic	r3, r3, #2048
 8110 00b0 D360     		str	r3, [r2, #12]
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8111              		.loc 1 1636 0
 8112 00b2 B7E7     		b	.L682
 8113              	.L687:
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8114              		.loc 1 1642 0
 8115 00b4 0268     		ldr	r2, [r0]
 8116 00b6 D368     		ldr	r3, [r2, #12]
 8117 00b8 23F48053 		bic	r3, r3, #4096
 8118 00bc D360     		str	r3, [r2, #12]
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8119              		.loc 1 1643 0
 8120 00be B1E7     		b	.L682
 8121              	.LVL803:
 8122              	.L697:
ARM GAS  /tmp/cc0ViGgn.s 			page 274


1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8123              		.loc 1 1653 0
 8124 00c0 0122     		movs	r2, #1
 8125 00c2 C8E7     		b	.L688
 8126              	.L691:
 8127 00c4 0122     		movs	r2, #1
 8128 00c6 C6E7     		b	.L688
 8129              	.L692:
 8130 00c8 0122     		movs	r2, #1
 8131 00ca C4E7     		b	.L688
 8132              	.L693:
 8133 00cc 0122     		movs	r2, #1
 8134 00ce C2E7     		b	.L688
 8135              	.L694:
 8136 00d0 0122     		movs	r2, #1
 8137 00d2 C0E7     		b	.L688
 8138              	.L699:
 8139              		.align	2
 8140              	.L698:
 8141 00d4 002C0140 		.word	1073818624
 8142              		.cfi_endproc
 8143              	.LFE152:
 8145              		.section	.text.HAL_TIM_IC_Start,"ax",%progbits
 8146              		.align	1
 8147              		.global	HAL_TIM_IC_Start
 8148              		.syntax unified
 8149              		.thumb
 8150              		.thumb_func
 8151              		.fpu fpv4-sp-d16
 8153              	HAL_TIM_IC_Start:
 8154              	.LFB157:
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 8155              		.loc 1 1829 0
 8156              		.cfi_startproc
 8157              		@ args = 0, pretend = 0, frame = 0
 8158              		@ frame_needed = 0, uses_anonymous_args = 0
 8159              	.LVL804:
 8160 0000 10B5     		push	{r4, lr}
 8161              	.LCFI89:
 8162              		.cfi_def_cfa_offset 8
 8163              		.cfi_offset 4, -8
 8164              		.cfi_offset 14, -4
 8165 0002 0446     		mov	r4, r0
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8166              		.loc 1 1834 0
 8167 0004 0122     		movs	r2, #1
 8168 0006 0068     		ldr	r0, [r0]
 8169              	.LVL805:
 8170 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8171              	.LVL806:
1837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8172              		.loc 1 1837 0
 8173 000c 2368     		ldr	r3, [r4]
 8174 000e 9968     		ldr	r1, [r3, #8]
 8175 0010 074A     		ldr	r2, .L703
 8176 0012 0A40     		ands	r2, r2, r1
 8177 0014 062A     		cmp	r2, #6
ARM GAS  /tmp/cc0ViGgn.s 			page 275


 8178 0016 09D0     		beq	.L701
1837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8179              		.loc 1 1837 0 is_stmt 0 discriminator 1
 8180 0018 9968     		ldr	r1, [r3, #8]
 8181 001a 054A     		ldr	r2, .L703
 8182 001c 0A40     		ands	r2, r2, r1
 8183 001e B2F5803F 		cmp	r2, #65536
 8184 0022 03D0     		beq	.L701
1839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8185              		.loc 1 1839 0 is_stmt 1
 8186 0024 1A68     		ldr	r2, [r3]
 8187 0026 42F00102 		orr	r2, r2, #1
 8188 002a 1A60     		str	r2, [r3]
 8189              	.L701:
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8190              		.loc 1 1844 0
 8191 002c 0020     		movs	r0, #0
 8192 002e 10BD     		pop	{r4, pc}
 8193              	.LVL807:
 8194              	.L704:
 8195              		.align	2
 8196              	.L703:
 8197 0030 07000100 		.word	65543
 8198              		.cfi_endproc
 8199              	.LFE157:
 8201              		.section	.text.HAL_TIM_IC_Stop,"ax",%progbits
 8202              		.align	1
 8203              		.global	HAL_TIM_IC_Stop
 8204              		.syntax unified
 8205              		.thumb
 8206              		.thumb_func
 8207              		.fpu fpv4-sp-d16
 8209              	HAL_TIM_IC_Stop:
 8210              	.LFB158:
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 8211              		.loc 1 1858 0
 8212              		.cfi_startproc
 8213              		@ args = 0, pretend = 0, frame = 0
 8214              		@ frame_needed = 0, uses_anonymous_args = 0
 8215              	.LVL808:
 8216 0000 10B5     		push	{r4, lr}
 8217              	.LCFI90:
 8218              		.cfi_def_cfa_offset 8
 8219              		.cfi_offset 4, -8
 8220              		.cfi_offset 14, -4
 8221 0002 0446     		mov	r4, r0
1863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8222              		.loc 1 1863 0
 8223 0004 0022     		movs	r2, #0
 8224 0006 0068     		ldr	r0, [r0]
 8225              	.LVL809:
 8226 0008 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8227              	.LVL810:
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8228              		.loc 1 1866 0
 8229 000c 2368     		ldr	r3, [r4]
 8230 000e 196A     		ldr	r1, [r3, #32]
ARM GAS  /tmp/cc0ViGgn.s 			page 276


 8231 0010 41F21112 		movw	r2, #4369
 8232 0014 1142     		tst	r1, r2
 8233 0016 08D1     		bne	.L706
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8234              		.loc 1 1866 0 is_stmt 0 discriminator 1
 8235 0018 196A     		ldr	r1, [r3, #32]
 8236 001a 40F24442 		movw	r2, #1092
 8237 001e 1142     		tst	r1, r2
 8238 0020 03D1     		bne	.L706
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8239              		.loc 1 1866 0 discriminator 2
 8240 0022 1A68     		ldr	r2, [r3]
 8241 0024 22F00102 		bic	r2, r2, #1
 8242 0028 1A60     		str	r2, [r3]
 8243              	.L706:
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8244              		.loc 1 1870 0 is_stmt 1
 8245 002a 0020     		movs	r0, #0
 8246 002c 10BD     		pop	{r4, pc}
 8247              		.cfi_endproc
 8248              	.LFE158:
 8250              		.section	.text.HAL_TIM_IC_Start_IT,"ax",%progbits
 8251              		.align	1
 8252              		.global	HAL_TIM_IC_Start_IT
 8253              		.syntax unified
 8254              		.thumb
 8255              		.thumb_func
 8256              		.fpu fpv4-sp-d16
 8258              	HAL_TIM_IC_Start_IT:
 8259              	.LFB159:
1884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 8260              		.loc 1 1884 0
 8261              		.cfi_startproc
 8262              		@ args = 0, pretend = 0, frame = 0
 8263              		@ frame_needed = 0, uses_anonymous_args = 0
 8264              	.LVL811:
 8265 0000 10B5     		push	{r4, lr}
 8266              	.LCFI91:
 8267              		.cfi_def_cfa_offset 8
 8268              		.cfi_offset 4, -8
 8269              		.cfi_offset 14, -4
 8270 0002 0446     		mov	r4, r0
1888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8271              		.loc 1 1888 0
 8272 0004 0C29     		cmp	r1, #12
 8273 0006 0DD8     		bhi	.L709
 8274 0008 DFE801F0 		tbb	[pc, r1]
 8275              	.L711:
 8276 000c 07       		.byte	(.L710-.L711)/2
 8277 000d 0C       		.byte	(.L709-.L711)/2
 8278 000e 0C       		.byte	(.L709-.L711)/2
 8279 000f 0C       		.byte	(.L709-.L711)/2
 8280 0010 22       		.byte	(.L712-.L711)/2
 8281 0011 0C       		.byte	(.L709-.L711)/2
 8282 0012 0C       		.byte	(.L709-.L711)/2
 8283 0013 0C       		.byte	(.L709-.L711)/2
 8284 0014 28       		.byte	(.L713-.L711)/2
ARM GAS  /tmp/cc0ViGgn.s 			page 277


 8285 0015 0C       		.byte	(.L709-.L711)/2
 8286 0016 0C       		.byte	(.L709-.L711)/2
 8287 0017 0C       		.byte	(.L709-.L711)/2
 8288 0018 2E       		.byte	(.L714-.L711)/2
 8289 0019 00       		.p2align 1
 8290              	.L710:
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8291              		.loc 1 1893 0
 8292 001a 0268     		ldr	r2, [r0]
 8293 001c D368     		ldr	r3, [r2, #12]
 8294 001e 43F00203 		orr	r3, r3, #2
 8295 0022 D360     		str	r3, [r2, #12]
 8296              	.L709:
1922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8297              		.loc 1 1922 0
 8298 0024 0122     		movs	r2, #1
 8299 0026 2068     		ldr	r0, [r4]
 8300              	.LVL812:
 8301 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8302              	.LVL813:
1925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8303              		.loc 1 1925 0
 8304 002c 2368     		ldr	r3, [r4]
 8305 002e 9968     		ldr	r1, [r3, #8]
 8306 0030 104A     		ldr	r2, .L717
 8307 0032 0A40     		ands	r2, r2, r1
 8308 0034 062A     		cmp	r2, #6
 8309 0036 09D0     		beq	.L715
1925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8310              		.loc 1 1925 0 is_stmt 0 discriminator 1
 8311 0038 9968     		ldr	r1, [r3, #8]
 8312 003a 0E4A     		ldr	r2, .L717
 8313 003c 0A40     		ands	r2, r2, r1
 8314 003e B2F5803F 		cmp	r2, #65536
 8315 0042 03D0     		beq	.L715
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8316              		.loc 1 1927 0 is_stmt 1
 8317 0044 1A68     		ldr	r2, [r3]
 8318 0046 42F00102 		orr	r2, r2, #1
 8319 004a 1A60     		str	r2, [r3]
 8320              	.L715:
1932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8321              		.loc 1 1932 0
 8322 004c 0020     		movs	r0, #0
 8323 004e 10BD     		pop	{r4, pc}
 8324              	.LVL814:
 8325              	.L712:
1900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8326              		.loc 1 1900 0
 8327 0050 0268     		ldr	r2, [r0]
 8328 0052 D368     		ldr	r3, [r2, #12]
 8329 0054 43F00403 		orr	r3, r3, #4
 8330 0058 D360     		str	r3, [r2, #12]
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8331              		.loc 1 1901 0
 8332 005a E3E7     		b	.L709
 8333              	.L713:
ARM GAS  /tmp/cc0ViGgn.s 			page 278


1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8334              		.loc 1 1907 0
 8335 005c 0268     		ldr	r2, [r0]
 8336 005e D368     		ldr	r3, [r2, #12]
 8337 0060 43F00803 		orr	r3, r3, #8
 8338 0064 D360     		str	r3, [r2, #12]
1908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8339              		.loc 1 1908 0
 8340 0066 DDE7     		b	.L709
 8341              	.L714:
1914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8342              		.loc 1 1914 0
 8343 0068 0268     		ldr	r2, [r0]
 8344 006a D368     		ldr	r3, [r2, #12]
 8345 006c 43F01003 		orr	r3, r3, #16
 8346 0070 D360     		str	r3, [r2, #12]
1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8347              		.loc 1 1915 0
 8348 0072 D7E7     		b	.L709
 8349              	.L718:
 8350              		.align	2
 8351              	.L717:
 8352 0074 07000100 		.word	65543
 8353              		.cfi_endproc
 8354              	.LFE159:
 8356              		.section	.text.HAL_TIM_IC_Stop_IT,"ax",%progbits
 8357              		.align	1
 8358              		.global	HAL_TIM_IC_Stop_IT
 8359              		.syntax unified
 8360              		.thumb
 8361              		.thumb_func
 8362              		.fpu fpv4-sp-d16
 8364              	HAL_TIM_IC_Stop_IT:
 8365              	.LFB160:
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 8366              		.loc 1 1946 0
 8367              		.cfi_startproc
 8368              		@ args = 0, pretend = 0, frame = 0
 8369              		@ frame_needed = 0, uses_anonymous_args = 0
 8370              	.LVL815:
 8371 0000 10B5     		push	{r4, lr}
 8372              	.LCFI92:
 8373              		.cfi_def_cfa_offset 8
 8374              		.cfi_offset 4, -8
 8375              		.cfi_offset 14, -4
 8376 0002 0446     		mov	r4, r0
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8377              		.loc 1 1950 0
 8378 0004 0C29     		cmp	r1, #12
 8379 0006 0DD8     		bhi	.L720
 8380 0008 DFE801F0 		tbb	[pc, r1]
 8381              	.L722:
 8382 000c 07       		.byte	(.L721-.L722)/2
 8383 000d 0C       		.byte	(.L720-.L722)/2
 8384 000e 0C       		.byte	(.L720-.L722)/2
 8385 000f 0C       		.byte	(.L720-.L722)/2
 8386 0010 21       		.byte	(.L723-.L722)/2
ARM GAS  /tmp/cc0ViGgn.s 			page 279


 8387 0011 0C       		.byte	(.L720-.L722)/2
 8388 0012 0C       		.byte	(.L720-.L722)/2
 8389 0013 0C       		.byte	(.L720-.L722)/2
 8390 0014 27       		.byte	(.L724-.L722)/2
 8391 0015 0C       		.byte	(.L720-.L722)/2
 8392 0016 0C       		.byte	(.L720-.L722)/2
 8393 0017 0C       		.byte	(.L720-.L722)/2
 8394 0018 2D       		.byte	(.L725-.L722)/2
 8395 0019 00       		.p2align 1
 8396              	.L721:
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8397              		.loc 1 1955 0
 8398 001a 0268     		ldr	r2, [r0]
 8399 001c D368     		ldr	r3, [r2, #12]
 8400 001e 23F00203 		bic	r3, r3, #2
 8401 0022 D360     		str	r3, [r2, #12]
 8402              	.L720:
1985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8403              		.loc 1 1985 0
 8404 0024 0022     		movs	r2, #0
 8405 0026 2068     		ldr	r0, [r4]
 8406              	.LVL816:
 8407 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8408              	.LVL817:
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8409              		.loc 1 1988 0
 8410 002c 2368     		ldr	r3, [r4]
 8411 002e 196A     		ldr	r1, [r3, #32]
 8412 0030 41F21112 		movw	r2, #4369
 8413 0034 1142     		tst	r1, r2
 8414 0036 08D1     		bne	.L726
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8415              		.loc 1 1988 0 is_stmt 0 discriminator 1
 8416 0038 196A     		ldr	r1, [r3, #32]
 8417 003a 40F24442 		movw	r2, #1092
 8418 003e 1142     		tst	r1, r2
 8419 0040 03D1     		bne	.L726
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8420              		.loc 1 1988 0 discriminator 2
 8421 0042 1A68     		ldr	r2, [r3]
 8422 0044 22F00102 		bic	r2, r2, #1
 8423 0048 1A60     		str	r2, [r3]
 8424              	.L726:
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8425              		.loc 1 1992 0 is_stmt 1
 8426 004a 0020     		movs	r0, #0
 8427 004c 10BD     		pop	{r4, pc}
 8428              	.LVL818:
 8429              	.L723:
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8430              		.loc 1 1962 0
 8431 004e 0268     		ldr	r2, [r0]
 8432 0050 D368     		ldr	r3, [r2, #12]
 8433 0052 23F00403 		bic	r3, r3, #4
 8434 0056 D360     		str	r3, [r2, #12]
1963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8435              		.loc 1 1963 0
ARM GAS  /tmp/cc0ViGgn.s 			page 280


 8436 0058 E4E7     		b	.L720
 8437              	.L724:
1969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8438              		.loc 1 1969 0
 8439 005a 0268     		ldr	r2, [r0]
 8440 005c D368     		ldr	r3, [r2, #12]
 8441 005e 23F00803 		bic	r3, r3, #8
 8442 0062 D360     		str	r3, [r2, #12]
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8443              		.loc 1 1970 0
 8444 0064 DEE7     		b	.L720
 8445              	.L725:
1976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8446              		.loc 1 1976 0
 8447 0066 0268     		ldr	r2, [r0]
 8448 0068 D368     		ldr	r3, [r2, #12]
 8449 006a 23F01003 		bic	r3, r3, #16
 8450 006e D360     		str	r3, [r2, #12]
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8451              		.loc 1 1977 0
 8452 0070 D8E7     		b	.L720
 8453              		.cfi_endproc
 8454              	.LFE160:
 8456              		.section	.text.HAL_TIM_IC_Start_DMA,"ax",%progbits
 8457              		.align	1
 8458              		.global	HAL_TIM_IC_Start_DMA
 8459              		.syntax unified
 8460              		.thumb
 8461              		.thumb_func
 8462              		.fpu fpv4-sp-d16
 8464              	HAL_TIM_IC_Start_DMA:
 8465              	.LFB161:
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 8466              		.loc 1 2008 0
 8467              		.cfi_startproc
 8468              		@ args = 0, pretend = 0, frame = 0
 8469              		@ frame_needed = 0, uses_anonymous_args = 0
 8470              	.LVL819:
 8471 0000 38B5     		push	{r3, r4, r5, lr}
 8472              	.LCFI93:
 8473              		.cfi_def_cfa_offset 16
 8474              		.cfi_offset 3, -16
 8475              		.cfi_offset 4, -12
 8476              		.cfi_offset 5, -8
 8477              		.cfi_offset 14, -4
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8478              		.loc 1 2013 0
 8479 0002 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 8480 0006 E4B2     		uxtb	r4, r4
 8481 0008 022C     		cmp	r4, #2
 8482 000a 7AD0     		beq	.L738
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8483              		.loc 1 2017 0
 8484 000c 90F83D50 		ldrb	r5, [r0, #61]	@ zero_extendqisi2
 8485 0010 EDB2     		uxtb	r5, r5
 8486 0012 012D     		cmp	r5, #1
 8487 0014 0CD0     		beq	.L747
ARM GAS  /tmp/cc0ViGgn.s 			page 281


 8488              	.L730:
 8489 0016 0C46     		mov	r4, r1
 8490 0018 0546     		mov	r5, r0
2033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8491              		.loc 1 2033 0
 8492 001a 0C2C     		cmp	r4, #12
 8493 001c 23D8     		bhi	.L732
 8494 001e DFE804F0 		tbb	[pc, r4]
 8495              	.LVL820:
 8496              	.L734:
 8497 0022 10       		.byte	(.L733-.L734)/2
 8498 0023 22       		.byte	(.L732-.L734)/2
 8499 0024 22       		.byte	(.L732-.L734)/2
 8500 0025 22       		.byte	(.L732-.L734)/2
 8501 0026 39       		.byte	(.L735-.L734)/2
 8502 0027 22       		.byte	(.L732-.L734)/2
 8503 0028 22       		.byte	(.L732-.L734)/2
 8504 0029 22       		.byte	(.L732-.L734)/2
 8505 002a 4C       		.byte	(.L736-.L734)/2
 8506 002b 22       		.byte	(.L732-.L734)/2
 8507 002c 22       		.byte	(.L732-.L734)/2
 8508 002d 22       		.byte	(.L732-.L734)/2
 8509 002e 5E       		.byte	(.L737-.L734)/2
 8510 002f 00       		.p2align 1
 8511              	.L747:
2019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 8512              		.loc 1 2019 0
 8513 0030 1AB1     		cbz	r2, .L748
 8514              	.L731:
2025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8515              		.loc 1 2025 0
 8516 0032 0224     		movs	r4, #2
 8517 0034 80F83D40 		strb	r4, [r0, #61]
 8518 0038 EDE7     		b	.L730
 8519              	.L748:
2019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 8520              		.loc 1 2019 0 discriminator 1
 8521 003a 002B     		cmp	r3, #0
 8522 003c F9D0     		beq	.L731
2021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8523              		.loc 1 2021 0
 8524 003e 0120     		movs	r0, #1
 8525              	.LVL821:
 8526 0040 38BD     		pop	{r3, r4, r5, pc}
 8527              	.LVL822:
 8528              	.L733:
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8529              		.loc 1 2038 0
 8530 0042 416A     		ldr	r1, [r0, #36]
 8531 0044 3648     		ldr	r0, .L749
 8532              	.LVL823:
 8533 0046 C862     		str	r0, [r1, #44]
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8534              		.loc 1 2041 0
 8535 0048 696A     		ldr	r1, [r5, #36]
 8536 004a 3648     		ldr	r0, .L749+4
 8537 004c 4863     		str	r0, [r1, #52]
ARM GAS  /tmp/cc0ViGgn.s 			page 282


2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 8538              		.loc 1 2044 0
 8539 004e 2968     		ldr	r1, [r5]
 8540 0050 3431     		adds	r1, r1, #52
 8541 0052 686A     		ldr	r0, [r5, #36]
 8542 0054 FFF7FEFF 		bl	HAL_DMA_Start_IT
 8543              	.LVL824:
 8544 0058 0028     		cmp	r0, #0
 8545 005a 54D1     		bne	.L740
2049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8546              		.loc 1 2049 0
 8547 005c 2A68     		ldr	r2, [r5]
 8548 005e D368     		ldr	r3, [r2, #12]
 8549 0060 43F40073 		orr	r3, r3, #512
 8550 0064 D360     		str	r3, [r2, #12]
 8551              	.L732:
2112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8552              		.loc 1 2112 0
 8553 0066 0122     		movs	r2, #1
 8554 0068 2146     		mov	r1, r4
 8555 006a 2868     		ldr	r0, [r5]
 8556 006c FFF7FEFF 		bl	TIM_CCxChannelCmd
 8557              	.LVL825:
2115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8558              		.loc 1 2115 0
 8559 0070 2B68     		ldr	r3, [r5]
 8560 0072 9968     		ldr	r1, [r3, #8]
 8561 0074 2C4A     		ldr	r2, .L749+8
 8562 0076 0A40     		ands	r2, r2, r1
 8563 0078 062A     		cmp	r2, #6
 8564 007a 4CD0     		beq	.L744
2115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8565              		.loc 1 2115 0 is_stmt 0 discriminator 1
 8566 007c 9968     		ldr	r1, [r3, #8]
 8567 007e 2A4A     		ldr	r2, .L749+8
 8568 0080 0A40     		ands	r2, r2, r1
 8569 0082 B2F5803F 		cmp	r2, #65536
 8570 0086 48D0     		beq	.L745
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8571              		.loc 1 2117 0 is_stmt 1
 8572 0088 1A68     		ldr	r2, [r3]
 8573 008a 42F00102 		orr	r2, r2, #1
 8574 008e 1A60     		str	r2, [r3]
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 8575              		.loc 1 2121 0
 8576 0090 0020     		movs	r0, #0
 8577 0092 38BD     		pop	{r3, r4, r5, pc}
 8578              	.LVL826:
 8579              	.L735:
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8580              		.loc 1 2056 0
 8581 0094 816A     		ldr	r1, [r0, #40]
 8582 0096 2248     		ldr	r0, .L749
 8583              	.LVL827:
 8584 0098 C862     		str	r0, [r1, #44]
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8585              		.loc 1 2059 0
ARM GAS  /tmp/cc0ViGgn.s 			page 283


 8586 009a A96A     		ldr	r1, [r5, #40]
 8587 009c 2148     		ldr	r0, .L749+4
 8588 009e 4863     		str	r0, [r1, #52]
2062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 8589              		.loc 1 2062 0
 8590 00a0 2968     		ldr	r1, [r5]
 8591 00a2 3831     		adds	r1, r1, #56
 8592 00a4 A86A     		ldr	r0, [r5, #40]
 8593 00a6 FFF7FEFF 		bl	HAL_DMA_Start_IT
 8594              	.LVL828:
 8595 00aa 0028     		cmp	r0, #0
 8596 00ac 2DD1     		bne	.L741
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8597              		.loc 1 2067 0
 8598 00ae 2A68     		ldr	r2, [r5]
 8599 00b0 D368     		ldr	r3, [r2, #12]
 8600 00b2 43F48063 		orr	r3, r3, #1024
 8601 00b6 D360     		str	r3, [r2, #12]
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8602              		.loc 1 2068 0
 8603 00b8 D5E7     		b	.L732
 8604              	.LVL829:
 8605              	.L736:
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8606              		.loc 1 2074 0
 8607 00ba C16A     		ldr	r1, [r0, #44]
 8608 00bc 1848     		ldr	r0, .L749
 8609              	.LVL830:
 8610 00be C862     		str	r0, [r1, #44]
2077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8611              		.loc 1 2077 0
 8612 00c0 E96A     		ldr	r1, [r5, #44]
 8613 00c2 1848     		ldr	r0, .L749+4
 8614 00c4 4863     		str	r0, [r1, #52]
2080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 8615              		.loc 1 2080 0
 8616 00c6 2968     		ldr	r1, [r5]
 8617 00c8 3C31     		adds	r1, r1, #60
 8618 00ca E86A     		ldr	r0, [r5, #44]
 8619 00cc FFF7FEFF 		bl	HAL_DMA_Start_IT
 8620              	.LVL831:
 8621 00d0 E8B9     		cbnz	r0, .L742
2085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8622              		.loc 1 2085 0
 8623 00d2 2A68     		ldr	r2, [r5]
 8624 00d4 D368     		ldr	r3, [r2, #12]
 8625 00d6 43F40063 		orr	r3, r3, #2048
 8626 00da D360     		str	r3, [r2, #12]
2086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8627              		.loc 1 2086 0
 8628 00dc C3E7     		b	.L732
 8629              	.LVL832:
 8630              	.L737:
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8631              		.loc 1 2092 0
 8632 00de 016B     		ldr	r1, [r0, #48]
 8633 00e0 0F48     		ldr	r0, .L749
ARM GAS  /tmp/cc0ViGgn.s 			page 284


 8634              	.LVL833:
 8635 00e2 C862     		str	r0, [r1, #44]
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8636              		.loc 1 2095 0
 8637 00e4 296B     		ldr	r1, [r5, #48]
 8638 00e6 0F48     		ldr	r0, .L749+4
 8639 00e8 4863     		str	r0, [r1, #52]
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 8640              		.loc 1 2098 0
 8641 00ea 2968     		ldr	r1, [r5]
 8642 00ec 4031     		adds	r1, r1, #64
 8643 00ee 286B     		ldr	r0, [r5, #48]
 8644 00f0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 8645              	.LVL834:
 8646 00f4 68B9     		cbnz	r0, .L743
2103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8647              		.loc 1 2103 0
 8648 00f6 2A68     		ldr	r2, [r5]
 8649 00f8 D368     		ldr	r3, [r2, #12]
 8650 00fa 43F48053 		orr	r3, r3, #4096
 8651 00fe D360     		str	r3, [r2, #12]
2104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8652              		.loc 1 2104 0
 8653 0100 B1E7     		b	.L732
 8654              	.LVL835:
 8655              	.L738:
2015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8656              		.loc 1 2015 0
 8657 0102 0220     		movs	r0, #2
 8658              	.LVL836:
 8659 0104 38BD     		pop	{r3, r4, r5, pc}
 8660              	.LVL837:
 8661              	.L740:
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 8662              		.loc 1 2046 0
 8663 0106 0120     		movs	r0, #1
 8664 0108 38BD     		pop	{r3, r4, r5, pc}
 8665              	.LVL838:
 8666              	.L741:
2064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 8667              		.loc 1 2064 0
 8668 010a 0120     		movs	r0, #1
 8669 010c 38BD     		pop	{r3, r4, r5, pc}
 8670              	.LVL839:
 8671              	.L742:
2082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 8672              		.loc 1 2082 0
 8673 010e 0120     		movs	r0, #1
 8674 0110 38BD     		pop	{r3, r4, r5, pc}
 8675              	.LVL840:
 8676              	.L743:
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 8677              		.loc 1 2100 0
 8678 0112 0120     		movs	r0, #1
 8679 0114 38BD     		pop	{r3, r4, r5, pc}
 8680              	.LVL841:
 8681              	.L744:
ARM GAS  /tmp/cc0ViGgn.s 			page 285


2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 8682              		.loc 1 2121 0
 8683 0116 0020     		movs	r0, #0
 8684 0118 38BD     		pop	{r3, r4, r5, pc}
 8685              	.LVL842:
 8686              	.L745:
 8687 011a 0020     		movs	r0, #0
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8688              		.loc 1 2122 0
 8689 011c 38BD     		pop	{r3, r4, r5, pc}
 8690              	.LVL843:
 8691              	.L750:
 8692 011e 00BF     		.align	2
 8693              	.L749:
 8694 0120 00000000 		.word	TIM_DMACaptureCplt
 8695 0124 00000000 		.word	TIM_DMAError
 8696 0128 07000100 		.word	65543
 8697              		.cfi_endproc
 8698              	.LFE161:
 8700              		.section	.text.HAL_TIM_IC_Stop_DMA,"ax",%progbits
 8701              		.align	1
 8702              		.global	HAL_TIM_IC_Stop_DMA
 8703              		.syntax unified
 8704              		.thumb
 8705              		.thumb_func
 8706              		.fpu fpv4-sp-d16
 8708              	HAL_TIM_IC_Stop_DMA:
 8709              	.LFB162:
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 8710              		.loc 1 2136 0
 8711              		.cfi_startproc
 8712              		@ args = 0, pretend = 0, frame = 0
 8713              		@ frame_needed = 0, uses_anonymous_args = 0
 8714              	.LVL844:
 8715 0000 10B5     		push	{r4, lr}
 8716              	.LCFI94:
 8717              		.cfi_def_cfa_offset 8
 8718              		.cfi_offset 4, -8
 8719              		.cfi_offset 14, -4
 8720 0002 0446     		mov	r4, r0
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8721              		.loc 1 2141 0
 8722 0004 0C29     		cmp	r1, #12
 8723 0006 0DD8     		bhi	.L752
 8724 0008 DFE801F0 		tbb	[pc, r1]
 8725              	.L754:
 8726 000c 07       		.byte	(.L753-.L754)/2
 8727 000d 0C       		.byte	(.L752-.L754)/2
 8728 000e 0C       		.byte	(.L752-.L754)/2
 8729 000f 0C       		.byte	(.L752-.L754)/2
 8730 0010 24       		.byte	(.L755-.L754)/2
 8731 0011 0C       		.byte	(.L752-.L754)/2
 8732 0012 0C       		.byte	(.L752-.L754)/2
 8733 0013 0C       		.byte	(.L752-.L754)/2
 8734 0014 2A       		.byte	(.L756-.L754)/2
 8735 0015 0C       		.byte	(.L752-.L754)/2
 8736 0016 0C       		.byte	(.L752-.L754)/2
ARM GAS  /tmp/cc0ViGgn.s 			page 286


 8737 0017 0C       		.byte	(.L752-.L754)/2
 8738 0018 30       		.byte	(.L757-.L754)/2
 8739 0019 00       		.p2align 1
 8740              	.L753:
2146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8741              		.loc 1 2146 0
 8742 001a 0268     		ldr	r2, [r0]
 8743 001c D368     		ldr	r3, [r2, #12]
 8744 001e 23F40073 		bic	r3, r3, #512
 8745 0022 D360     		str	r3, [r2, #12]
 8746              	.L752:
2176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8747              		.loc 1 2176 0
 8748 0024 0022     		movs	r2, #0
 8749 0026 2068     		ldr	r0, [r4]
 8750              	.LVL845:
 8751 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8752              	.LVL846:
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8753              		.loc 1 2179 0
 8754 002c 2368     		ldr	r3, [r4]
 8755 002e 196A     		ldr	r1, [r3, #32]
 8756 0030 41F21112 		movw	r2, #4369
 8757 0034 1142     		tst	r1, r2
 8758 0036 08D1     		bne	.L758
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8759              		.loc 1 2179 0 is_stmt 0 discriminator 1
 8760 0038 196A     		ldr	r1, [r3, #32]
 8761 003a 40F24442 		movw	r2, #1092
 8762 003e 1142     		tst	r1, r2
 8763 0040 03D1     		bne	.L758
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8764              		.loc 1 2179 0 discriminator 2
 8765 0042 1A68     		ldr	r2, [r3]
 8766 0044 22F00102 		bic	r2, r2, #1
 8767 0048 1A60     		str	r2, [r3]
 8768              	.L758:
2182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8769              		.loc 1 2182 0 is_stmt 1
 8770 004a 0123     		movs	r3, #1
 8771 004c 84F83D30 		strb	r3, [r4, #61]
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** /**
 8772              		.loc 1 2186 0
 8773 0050 0020     		movs	r0, #0
 8774 0052 10BD     		pop	{r4, pc}
 8775              	.LVL847:
 8776              	.L755:
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8777              		.loc 1 2153 0
 8778 0054 0268     		ldr	r2, [r0]
 8779 0056 D368     		ldr	r3, [r2, #12]
 8780 0058 23F48063 		bic	r3, r3, #1024
 8781 005c D360     		str	r3, [r2, #12]
2154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8782              		.loc 1 2154 0
 8783 005e E1E7     		b	.L752
 8784              	.L756:
ARM GAS  /tmp/cc0ViGgn.s 			page 287


2160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8785              		.loc 1 2160 0
 8786 0060 0268     		ldr	r2, [r0]
 8787 0062 D368     		ldr	r3, [r2, #12]
 8788 0064 23F40063 		bic	r3, r3, #2048
 8789 0068 D360     		str	r3, [r2, #12]
2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8790              		.loc 1 2161 0
 8791 006a DBE7     		b	.L752
 8792              	.L757:
2167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 8793              		.loc 1 2167 0
 8794 006c 0268     		ldr	r2, [r0]
 8795 006e D368     		ldr	r3, [r2, #12]
 8796 0070 23F48053 		bic	r3, r3, #4096
 8797 0074 D360     		str	r3, [r2, #12]
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 8798              		.loc 1 2168 0
 8799 0076 D5E7     		b	.L752
 8800              		.cfi_endproc
 8801              	.LFE162:
 8803              		.section	.text.HAL_TIM_OnePulse_Start,"ax",%progbits
 8804              		.align	1
 8805              		.global	HAL_TIM_OnePulse_Start
 8806              		.syntax unified
 8807              		.thumb
 8808              		.thumb_func
 8809              		.fpu fpv4-sp-d16
 8811              	HAL_TIM_OnePulse_Start:
 8812              	.LFB167:
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 8813              		.loc 1 2356 0
 8814              		.cfi_startproc
 8815              		@ args = 0, pretend = 0, frame = 0
 8816              		@ frame_needed = 0, uses_anonymous_args = 0
 8817              	.LVL848:
 8818 0000 10B5     		push	{r4, lr}
 8819              	.LCFI95:
 8820              		.cfi_def_cfa_offset 8
 8821              		.cfi_offset 4, -8
 8822              		.cfi_offset 14, -4
 8823 0002 0446     		mov	r4, r0
2369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8824              		.loc 1 2369 0
 8825 0004 0122     		movs	r2, #1
 8826 0006 0021     		movs	r1, #0
 8827              	.LVL849:
 8828 0008 0068     		ldr	r0, [r0]
 8829              	.LVL850:
 8830 000a FFF7FEFF 		bl	TIM_CCxChannelCmd
 8831              	.LVL851:
2370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8832              		.loc 1 2370 0
 8833 000e 0122     		movs	r2, #1
 8834 0010 0421     		movs	r1, #4
 8835 0012 2068     		ldr	r0, [r4]
 8836 0014 FFF7FEFF 		bl	TIM_CCxChannelCmd
ARM GAS  /tmp/cc0ViGgn.s 			page 288


 8837              	.LVL852:
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8838              		.loc 1 2372 0
 8839 0018 2368     		ldr	r3, [r4]
 8840 001a 124A     		ldr	r2, .L770
 8841 001c 9342     		cmp	r3, r2
 8842 001e 19D0     		beq	.L763
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8843              		.loc 1 2372 0 is_stmt 0 discriminator 2
 8844 0020 02F50062 		add	r2, r2, #2048
 8845 0024 9342     		cmp	r3, r2
 8846 0026 17D0     		beq	.L764
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8847              		.loc 1 2372 0 discriminator 4
 8848 0028 02F54062 		add	r2, r2, #3072
 8849 002c 9342     		cmp	r3, r2
 8850 002e 15D0     		beq	.L765
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8851              		.loc 1 2372 0 discriminator 6
 8852 0030 02F58062 		add	r2, r2, #1024
 8853 0034 9342     		cmp	r3, r2
 8854 0036 13D0     		beq	.L766
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8855              		.loc 1 2372 0 discriminator 8
 8856 0038 02F58062 		add	r2, r2, #1024
 8857 003c 9342     		cmp	r3, r2
 8858 003e 07D0     		beq	.L769
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8859              		.loc 1 2372 0
 8860 0040 0022     		movs	r2, #0
 8861              	.L761:
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8862              		.loc 1 2372 0 discriminator 12
 8863 0042 1AB1     		cbz	r2, .L762
2375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8864              		.loc 1 2375 0 is_stmt 1
 8865 0044 5A6C     		ldr	r2, [r3, #68]
 8866 0046 42F40042 		orr	r2, r2, #32768
 8867 004a 5A64     		str	r2, [r3, #68]
 8868              	.L762:
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8869              		.loc 1 2380 0
 8870 004c 0020     		movs	r0, #0
 8871 004e 10BD     		pop	{r4, pc}
 8872              	.LVL853:
 8873              	.L769:
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8874              		.loc 1 2372 0
 8875 0050 0122     		movs	r2, #1
 8876 0052 F6E7     		b	.L761
 8877              	.L763:
 8878 0054 0122     		movs	r2, #1
 8879 0056 F4E7     		b	.L761
 8880              	.L764:
 8881 0058 0122     		movs	r2, #1
 8882 005a F2E7     		b	.L761
 8883              	.L765:
ARM GAS  /tmp/cc0ViGgn.s 			page 289


 8884 005c 0122     		movs	r2, #1
 8885 005e F0E7     		b	.L761
 8886              	.L766:
 8887 0060 0122     		movs	r2, #1
 8888 0062 EEE7     		b	.L761
 8889              	.L771:
 8890              		.align	2
 8891              	.L770:
 8892 0064 002C0140 		.word	1073818624
 8893              		.cfi_endproc
 8894              	.LFE167:
 8896              		.section	.text.HAL_TIM_OnePulse_Stop,"ax",%progbits
 8897              		.align	1
 8898              		.global	HAL_TIM_OnePulse_Stop
 8899              		.syntax unified
 8900              		.thumb
 8901              		.thumb_func
 8902              		.fpu fpv4-sp-d16
 8904              	HAL_TIM_OnePulse_Stop:
 8905              	.LFB168:
2392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 8906              		.loc 1 2392 0
 8907              		.cfi_startproc
 8908              		@ args = 0, pretend = 0, frame = 0
 8909              		@ frame_needed = 0, uses_anonymous_args = 0
 8910              	.LVL854:
 8911 0000 10B5     		push	{r4, lr}
 8912              	.LCFI96:
 8913              		.cfi_def_cfa_offset 8
 8914              		.cfi_offset 4, -8
 8915              		.cfi_offset 14, -4
 8916 0002 0446     		mov	r4, r0
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8917              		.loc 1 2402 0
 8918 0004 0022     		movs	r2, #0
 8919 0006 1146     		mov	r1, r2
 8920              	.LVL855:
 8921 0008 0068     		ldr	r0, [r0]
 8922              	.LVL856:
 8923 000a FFF7FEFF 		bl	TIM_CCxChannelCmd
 8924              	.LVL857:
2403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8925              		.loc 1 2403 0
 8926 000e 0022     		movs	r2, #0
 8927 0010 0421     		movs	r1, #4
 8928 0012 2068     		ldr	r0, [r4]
 8929 0014 FFF7FEFF 		bl	TIM_CCxChannelCmd
 8930              	.LVL858:
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8931              		.loc 1 2405 0
 8932 0018 2368     		ldr	r3, [r4]
 8933 001a 1F4A     		ldr	r2, .L783
 8934 001c 9342     		cmp	r3, r2
 8935 001e 32D0     		beq	.L776
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8936              		.loc 1 2405 0 is_stmt 0 discriminator 2
 8937 0020 02F50062 		add	r2, r2, #2048
ARM GAS  /tmp/cc0ViGgn.s 			page 290


 8938 0024 9342     		cmp	r3, r2
 8939 0026 30D0     		beq	.L777
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8940              		.loc 1 2405 0 discriminator 4
 8941 0028 02F54062 		add	r2, r2, #3072
 8942 002c 9342     		cmp	r3, r2
 8943 002e 2ED0     		beq	.L778
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8944              		.loc 1 2405 0 discriminator 6
 8945 0030 02F58062 		add	r2, r2, #1024
 8946 0034 9342     		cmp	r3, r2
 8947 0036 2CD0     		beq	.L779
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8948              		.loc 1 2405 0 discriminator 8
 8949 0038 02F58062 		add	r2, r2, #1024
 8950 003c 9342     		cmp	r3, r2
 8951 003e 20D0     		beq	.L782
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8952              		.loc 1 2405 0
 8953 0040 0022     		movs	r2, #0
 8954              	.L773:
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8955              		.loc 1 2405 0 discriminator 12
 8956 0042 6AB1     		cbz	r2, .L774
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8957              		.loc 1 2408 0 is_stmt 1
 8958 0044 196A     		ldr	r1, [r3, #32]
 8959 0046 41F21112 		movw	r2, #4369
 8960 004a 1142     		tst	r1, r2
 8961 004c 08D1     		bne	.L774
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8962              		.loc 1 2408 0 is_stmt 0 discriminator 1
 8963 004e 196A     		ldr	r1, [r3, #32]
 8964 0050 40F24442 		movw	r2, #1092
 8965 0054 1142     		tst	r1, r2
 8966 0056 03D1     		bne	.L774
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 8967              		.loc 1 2408 0 discriminator 2
 8968 0058 5A6C     		ldr	r2, [r3, #68]
 8969 005a 22F40042 		bic	r2, r2, #32768
 8970 005e 5A64     		str	r2, [r3, #68]
 8971              	.L774:
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8972              		.loc 1 2412 0 is_stmt 1
 8973 0060 2368     		ldr	r3, [r4]
 8974 0062 196A     		ldr	r1, [r3, #32]
 8975 0064 41F21112 		movw	r2, #4369
 8976 0068 1142     		tst	r1, r2
 8977 006a 08D1     		bne	.L775
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8978              		.loc 1 2412 0 is_stmt 0 discriminator 1
 8979 006c 196A     		ldr	r1, [r3, #32]
 8980 006e 40F24442 		movw	r2, #1092
 8981 0072 1142     		tst	r1, r2
 8982 0074 03D1     		bne	.L775
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8983              		.loc 1 2412 0 discriminator 2
ARM GAS  /tmp/cc0ViGgn.s 			page 291


 8984 0076 1A68     		ldr	r2, [r3]
 8985 0078 22F00102 		bic	r2, r2, #1
 8986 007c 1A60     		str	r2, [r3]
 8987              	.L775:
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 8988              		.loc 1 2416 0 is_stmt 1
 8989 007e 0020     		movs	r0, #0
 8990 0080 10BD     		pop	{r4, pc}
 8991              	.LVL859:
 8992              	.L782:
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 8993              		.loc 1 2405 0
 8994 0082 0122     		movs	r2, #1
 8995 0084 DDE7     		b	.L773
 8996              	.L776:
 8997 0086 0122     		movs	r2, #1
 8998 0088 DBE7     		b	.L773
 8999              	.L777:
 9000 008a 0122     		movs	r2, #1
 9001 008c D9E7     		b	.L773
 9002              	.L778:
 9003 008e 0122     		movs	r2, #1
 9004 0090 D7E7     		b	.L773
 9005              	.L779:
 9006 0092 0122     		movs	r2, #1
 9007 0094 D5E7     		b	.L773
 9008              	.L784:
 9009 0096 00BF     		.align	2
 9010              	.L783:
 9011 0098 002C0140 		.word	1073818624
 9012              		.cfi_endproc
 9013              	.LFE168:
 9015              		.section	.text.HAL_TIM_OnePulse_Start_IT,"ax",%progbits
 9016              		.align	1
 9017              		.global	HAL_TIM_OnePulse_Start_IT
 9018              		.syntax unified
 9019              		.thumb
 9020              		.thumb_func
 9021              		.fpu fpv4-sp-d16
 9023              	HAL_TIM_OnePulse_Start_IT:
 9024              	.LFB169:
2428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 9025              		.loc 1 2428 0
 9026              		.cfi_startproc
 9027              		@ args = 0, pretend = 0, frame = 0
 9028              		@ frame_needed = 0, uses_anonymous_args = 0
 9029              	.LVL860:
 9030 0000 10B5     		push	{r4, lr}
 9031              	.LCFI97:
 9032              		.cfi_def_cfa_offset 8
 9033              		.cfi_offset 4, -8
 9034              		.cfi_offset 14, -4
 9035 0002 0446     		mov	r4, r0
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9036              		.loc 1 2442 0
 9037 0004 0268     		ldr	r2, [r0]
 9038 0006 D368     		ldr	r3, [r2, #12]
ARM GAS  /tmp/cc0ViGgn.s 			page 292


 9039 0008 43F00203 		orr	r3, r3, #2
 9040 000c D360     		str	r3, [r2, #12]
2445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9041              		.loc 1 2445 0
 9042 000e 0268     		ldr	r2, [r0]
 9043 0010 D368     		ldr	r3, [r2, #12]
 9044 0012 43F00403 		orr	r3, r3, #4
 9045 0016 D360     		str	r3, [r2, #12]
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 9046              		.loc 1 2447 0
 9047 0018 0122     		movs	r2, #1
 9048 001a 0021     		movs	r1, #0
 9049              	.LVL861:
 9050 001c 0068     		ldr	r0, [r0]
 9051              	.LVL862:
 9052 001e FFF7FEFF 		bl	TIM_CCxChannelCmd
 9053              	.LVL863:
2448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9054              		.loc 1 2448 0
 9055 0022 0122     		movs	r2, #1
 9056 0024 0421     		movs	r1, #4
 9057 0026 2068     		ldr	r0, [r4]
 9058 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9059              	.LVL864:
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9060              		.loc 1 2450 0
 9061 002c 2368     		ldr	r3, [r4]
 9062 002e 124A     		ldr	r2, .L795
 9063 0030 9342     		cmp	r3, r2
 9064 0032 19D0     		beq	.L788
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9065              		.loc 1 2450 0 is_stmt 0 discriminator 2
 9066 0034 02F50062 		add	r2, r2, #2048
 9067 0038 9342     		cmp	r3, r2
 9068 003a 17D0     		beq	.L789
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9069              		.loc 1 2450 0 discriminator 4
 9070 003c 02F54062 		add	r2, r2, #3072
 9071 0040 9342     		cmp	r3, r2
 9072 0042 15D0     		beq	.L790
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9073              		.loc 1 2450 0 discriminator 6
 9074 0044 02F58062 		add	r2, r2, #1024
 9075 0048 9342     		cmp	r3, r2
 9076 004a 13D0     		beq	.L791
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9077              		.loc 1 2450 0 discriminator 8
 9078 004c 02F58062 		add	r2, r2, #1024
 9079 0050 9342     		cmp	r3, r2
 9080 0052 07D0     		beq	.L794
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9081              		.loc 1 2450 0
 9082 0054 0022     		movs	r2, #0
 9083              	.L786:
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9084              		.loc 1 2450 0 discriminator 12
 9085 0056 1AB1     		cbz	r2, .L787
ARM GAS  /tmp/cc0ViGgn.s 			page 293


2453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9086              		.loc 1 2453 0 is_stmt 1
 9087 0058 5A6C     		ldr	r2, [r3, #68]
 9088 005a 42F40042 		orr	r2, r2, #32768
 9089 005e 5A64     		str	r2, [r3, #68]
 9090              	.L787:
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9091              		.loc 1 2458 0
 9092 0060 0020     		movs	r0, #0
 9093 0062 10BD     		pop	{r4, pc}
 9094              	.LVL865:
 9095              	.L794:
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9096              		.loc 1 2450 0
 9097 0064 0122     		movs	r2, #1
 9098 0066 F6E7     		b	.L786
 9099              	.L788:
 9100 0068 0122     		movs	r2, #1
 9101 006a F4E7     		b	.L786
 9102              	.L789:
 9103 006c 0122     		movs	r2, #1
 9104 006e F2E7     		b	.L786
 9105              	.L790:
 9106 0070 0122     		movs	r2, #1
 9107 0072 F0E7     		b	.L786
 9108              	.L791:
 9109 0074 0122     		movs	r2, #1
 9110 0076 EEE7     		b	.L786
 9111              	.L796:
 9112              		.align	2
 9113              	.L795:
 9114 0078 002C0140 		.word	1073818624
 9115              		.cfi_endproc
 9116              	.LFE169:
 9118              		.section	.text.HAL_TIM_OnePulse_Stop_IT,"ax",%progbits
 9119              		.align	1
 9120              		.global	HAL_TIM_OnePulse_Stop_IT
 9121              		.syntax unified
 9122              		.thumb
 9123              		.thumb_func
 9124              		.fpu fpv4-sp-d16
 9126              	HAL_TIM_OnePulse_Stop_IT:
 9127              	.LFB170:
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Prevent unused argument(s) compilation warning */
 9128              		.loc 1 2470 0
 9129              		.cfi_startproc
 9130              		@ args = 0, pretend = 0, frame = 0
 9131              		@ frame_needed = 0, uses_anonymous_args = 0
 9132              	.LVL866:
 9133 0000 10B5     		push	{r4, lr}
 9134              	.LCFI98:
 9135              		.cfi_def_cfa_offset 8
 9136              		.cfi_offset 4, -8
 9137              		.cfi_offset 14, -4
 9138 0002 0446     		mov	r4, r0
2475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9139              		.loc 1 2475 0
ARM GAS  /tmp/cc0ViGgn.s 			page 294


 9140 0004 0268     		ldr	r2, [r0]
 9141 0006 D368     		ldr	r3, [r2, #12]
 9142 0008 23F00203 		bic	r3, r3, #2
 9143 000c D360     		str	r3, [r2, #12]
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9144              		.loc 1 2478 0
 9145 000e 0268     		ldr	r2, [r0]
 9146 0010 D368     		ldr	r3, [r2, #12]
 9147 0012 23F00403 		bic	r3, r3, #4
 9148 0016 D360     		str	r3, [r2, #12]
2485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 9149              		.loc 1 2485 0
 9150 0018 0022     		movs	r2, #0
 9151 001a 1146     		mov	r1, r2
 9152              	.LVL867:
 9153 001c 0068     		ldr	r0, [r0]
 9154              	.LVL868:
 9155 001e FFF7FEFF 		bl	TIM_CCxChannelCmd
 9156              	.LVL869:
2486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9157              		.loc 1 2486 0
 9158 0022 0022     		movs	r2, #0
 9159 0024 0421     		movs	r1, #4
 9160 0026 2068     		ldr	r0, [r4]
 9161 0028 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9162              	.LVL870:
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9163              		.loc 1 2488 0
 9164 002c 2368     		ldr	r3, [r4]
 9165 002e 1F4A     		ldr	r2, .L808
 9166 0030 9342     		cmp	r3, r2
 9167 0032 32D0     		beq	.L801
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9168              		.loc 1 2488 0 is_stmt 0 discriminator 2
 9169 0034 02F50062 		add	r2, r2, #2048
 9170 0038 9342     		cmp	r3, r2
 9171 003a 30D0     		beq	.L802
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9172              		.loc 1 2488 0 discriminator 4
 9173 003c 02F54062 		add	r2, r2, #3072
 9174 0040 9342     		cmp	r3, r2
 9175 0042 2ED0     		beq	.L803
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9176              		.loc 1 2488 0 discriminator 6
 9177 0044 02F58062 		add	r2, r2, #1024
 9178 0048 9342     		cmp	r3, r2
 9179 004a 2CD0     		beq	.L804
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9180              		.loc 1 2488 0 discriminator 8
 9181 004c 02F58062 		add	r2, r2, #1024
 9182 0050 9342     		cmp	r3, r2
 9183 0052 20D0     		beq	.L807
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9184              		.loc 1 2488 0
 9185 0054 0022     		movs	r2, #0
 9186              	.L798:
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
ARM GAS  /tmp/cc0ViGgn.s 			page 295


 9187              		.loc 1 2488 0 discriminator 12
 9188 0056 6AB1     		cbz	r2, .L799
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9189              		.loc 1 2491 0 is_stmt 1
 9190 0058 196A     		ldr	r1, [r3, #32]
 9191 005a 41F21112 		movw	r2, #4369
 9192 005e 1142     		tst	r1, r2
 9193 0060 08D1     		bne	.L799
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9194              		.loc 1 2491 0 is_stmt 0 discriminator 1
 9195 0062 196A     		ldr	r1, [r3, #32]
 9196 0064 40F24442 		movw	r2, #1092
 9197 0068 1142     		tst	r1, r2
 9198 006a 03D1     		bne	.L799
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9199              		.loc 1 2491 0 discriminator 2
 9200 006c 5A6C     		ldr	r2, [r3, #68]
 9201 006e 22F40042 		bic	r2, r2, #32768
 9202 0072 5A64     		str	r2, [r3, #68]
 9203              	.L799:
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9204              		.loc 1 2495 0 is_stmt 1
 9205 0074 2368     		ldr	r3, [r4]
 9206 0076 196A     		ldr	r1, [r3, #32]
 9207 0078 41F21112 		movw	r2, #4369
 9208 007c 1142     		tst	r1, r2
 9209 007e 08D1     		bne	.L800
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9210              		.loc 1 2495 0 is_stmt 0 discriminator 1
 9211 0080 196A     		ldr	r1, [r3, #32]
 9212 0082 40F24442 		movw	r2, #1092
 9213 0086 1142     		tst	r1, r2
 9214 0088 03D1     		bne	.L800
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9215              		.loc 1 2495 0 discriminator 2
 9216 008a 1A68     		ldr	r2, [r3]
 9217 008c 22F00102 		bic	r2, r2, #1
 9218 0090 1A60     		str	r2, [r3]
 9219              	.L800:
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9220              		.loc 1 2499 0 is_stmt 1
 9221 0092 0020     		movs	r0, #0
 9222 0094 10BD     		pop	{r4, pc}
 9223              	.LVL871:
 9224              	.L807:
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9225              		.loc 1 2488 0
 9226 0096 0122     		movs	r2, #1
 9227 0098 DDE7     		b	.L798
 9228              	.L801:
 9229 009a 0122     		movs	r2, #1
 9230 009c DBE7     		b	.L798
 9231              	.L802:
 9232 009e 0122     		movs	r2, #1
 9233 00a0 D9E7     		b	.L798
 9234              	.L803:
 9235 00a2 0122     		movs	r2, #1
ARM GAS  /tmp/cc0ViGgn.s 			page 296


 9236 00a4 D7E7     		b	.L798
 9237              	.L804:
 9238 00a6 0122     		movs	r2, #1
 9239 00a8 D5E7     		b	.L798
 9240              	.L809:
 9241 00aa 00BF     		.align	2
 9242              	.L808:
 9243 00ac 002C0140 		.word	1073818624
 9244              		.cfi_endproc
 9245              	.LFE170:
 9247              		.section	.text.HAL_TIM_Encoder_Start,"ax",%progbits
 9248              		.align	1
 9249              		.global	HAL_TIM_Encoder_Start
 9250              		.syntax unified
 9251              		.thumb
 9252              		.thumb_func
 9253              		.fpu fpv4-sp-d16
 9255              	HAL_TIM_Encoder_Start:
 9256              	.LFB175:
2716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 9257              		.loc 1 2716 0
 9258              		.cfi_startproc
 9259              		@ args = 0, pretend = 0, frame = 0
 9260              		@ frame_needed = 0, uses_anonymous_args = 0
 9261              	.LVL872:
 9262 0000 10B5     		push	{r4, lr}
 9263              	.LCFI99:
 9264              		.cfi_def_cfa_offset 8
 9265              		.cfi_offset 4, -8
 9266              		.cfi_offset 14, -4
 9267 0002 0446     		mov	r4, r0
2721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9268              		.loc 1 2721 0
 9269 0004 61B1     		cbz	r1, .L812
 9270 0006 0429     		cmp	r1, #4
 9271 0008 16D0     		beq	.L813
2737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 9272              		.loc 1 2737 0
 9273 000a 0122     		movs	r2, #1
 9274 000c 0021     		movs	r1, #0
 9275              	.LVL873:
 9276 000e 0068     		ldr	r0, [r0]
 9277              	.LVL874:
 9278 0010 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9279              	.LVL875:
2738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9280              		.loc 1 2738 0
 9281 0014 0122     		movs	r2, #1
 9282 0016 0421     		movs	r1, #4
 9283 0018 2068     		ldr	r0, [r4]
 9284 001a FFF7FEFF 		bl	TIM_CCxChannelCmd
 9285              	.LVL876:
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9286              		.loc 1 2739 0
 9287 001e 04E0     		b	.L814
 9288              	.LVL877:
 9289              	.L812:
ARM GAS  /tmp/cc0ViGgn.s 			page 297


2725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9290              		.loc 1 2725 0
 9291 0020 0122     		movs	r2, #1
 9292 0022 0021     		movs	r1, #0
 9293              	.LVL878:
 9294 0024 0068     		ldr	r0, [r0]
 9295              	.LVL879:
 9296 0026 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9297              	.LVL880:
 9298              	.L814:
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9299              		.loc 1 2743 0
 9300 002a 2268     		ldr	r2, [r4]
 9301 002c 1368     		ldr	r3, [r2]
 9302 002e 43F00103 		orr	r3, r3, #1
 9303 0032 1360     		str	r3, [r2]
2747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9304              		.loc 1 2747 0
 9305 0034 0020     		movs	r0, #0
 9306 0036 10BD     		pop	{r4, pc}
 9307              	.LVL881:
 9308              	.L813:
2731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9309              		.loc 1 2731 0
 9310 0038 0122     		movs	r2, #1
 9311 003a 0421     		movs	r1, #4
 9312              	.LVL882:
 9313 003c 0068     		ldr	r0, [r0]
 9314              	.LVL883:
 9315 003e FFF7FEFF 		bl	TIM_CCxChannelCmd
 9316              	.LVL884:
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9317              		.loc 1 2732 0
 9318 0042 F2E7     		b	.L814
 9319              		.cfi_endproc
 9320              	.LFE175:
 9322              		.section	.text.HAL_TIM_Encoder_Stop,"ax",%progbits
 9323              		.align	1
 9324              		.global	HAL_TIM_Encoder_Stop
 9325              		.syntax unified
 9326              		.thumb
 9327              		.thumb_func
 9328              		.fpu fpv4-sp-d16
 9330              	HAL_TIM_Encoder_Stop:
 9331              	.LFB176:
2760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 9332              		.loc 1 2760 0
 9333              		.cfi_startproc
 9334              		@ args = 0, pretend = 0, frame = 0
 9335              		@ frame_needed = 0, uses_anonymous_args = 0
 9336              	.LVL885:
 9337 0000 10B5     		push	{r4, lr}
 9338              	.LCFI100:
 9339              		.cfi_def_cfa_offset 8
 9340              		.cfi_offset 4, -8
 9341              		.cfi_offset 14, -4
 9342 0002 0446     		mov	r4, r0
ARM GAS  /tmp/cc0ViGgn.s 			page 298


2766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9343              		.loc 1 2766 0
 9344 0004 61B1     		cbz	r1, .L819
 9345 0006 0429     		cmp	r1, #4
 9346 0008 20D0     		beq	.L820
2782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 9347              		.loc 1 2782 0
 9348 000a 0022     		movs	r2, #0
 9349 000c 1146     		mov	r1, r2
 9350              	.LVL886:
 9351 000e 0068     		ldr	r0, [r0]
 9352              	.LVL887:
 9353 0010 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9354              	.LVL888:
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9355              		.loc 1 2783 0
 9356 0014 0022     		movs	r2, #0
 9357 0016 0421     		movs	r1, #4
 9358 0018 2068     		ldr	r0, [r4]
 9359 001a FFF7FEFF 		bl	TIM_CCxChannelCmd
 9360              	.LVL889:
2784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9361              		.loc 1 2784 0
 9362 001e 04E0     		b	.L821
 9363              	.LVL890:
 9364              	.L819:
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9365              		.loc 1 2770 0
 9366 0020 0022     		movs	r2, #0
 9367 0022 1146     		mov	r1, r2
 9368              	.LVL891:
 9369 0024 0068     		ldr	r0, [r0]
 9370              	.LVL892:
 9371 0026 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9372              	.LVL893:
 9373              	.L821:
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9374              		.loc 1 2789 0
 9375 002a 2368     		ldr	r3, [r4]
 9376 002c 196A     		ldr	r1, [r3, #32]
 9377 002e 41F21112 		movw	r2, #4369
 9378 0032 1142     		tst	r1, r2
 9379 0034 08D1     		bne	.L822
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9380              		.loc 1 2789 0 is_stmt 0 discriminator 1
 9381 0036 196A     		ldr	r1, [r3, #32]
 9382 0038 40F24442 		movw	r2, #1092
 9383 003c 1142     		tst	r1, r2
 9384 003e 03D1     		bne	.L822
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9385              		.loc 1 2789 0 discriminator 2
 9386 0040 1A68     		ldr	r2, [r3]
 9387 0042 22F00102 		bic	r2, r2, #1
 9388 0046 1A60     		str	r2, [r3]
 9389              	.L822:
2793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9390              		.loc 1 2793 0 is_stmt 1
ARM GAS  /tmp/cc0ViGgn.s 			page 299


 9391 0048 0020     		movs	r0, #0
 9392 004a 10BD     		pop	{r4, pc}
 9393              	.LVL894:
 9394              	.L820:
2776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9395              		.loc 1 2776 0
 9396 004c 0022     		movs	r2, #0
 9397 004e 0421     		movs	r1, #4
 9398              	.LVL895:
 9399 0050 0068     		ldr	r0, [r0]
 9400              	.LVL896:
 9401 0052 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9402              	.LVL897:
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9403              		.loc 1 2777 0
 9404 0056 E8E7     		b	.L821
 9405              		.cfi_endproc
 9406              	.LFE176:
 9408              		.section	.text.HAL_TIM_Encoder_Start_IT,"ax",%progbits
 9409              		.align	1
 9410              		.global	HAL_TIM_Encoder_Start_IT
 9411              		.syntax unified
 9412              		.thumb
 9413              		.thumb_func
 9414              		.fpu fpv4-sp-d16
 9416              	HAL_TIM_Encoder_Start_IT:
 9417              	.LFB177:
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 9418              		.loc 1 2806 0
 9419              		.cfi_startproc
 9420              		@ args = 0, pretend = 0, frame = 0
 9421              		@ frame_needed = 0, uses_anonymous_args = 0
 9422              	.LVL898:
 9423 0000 10B5     		push	{r4, lr}
 9424              	.LCFI101:
 9425              		.cfi_def_cfa_offset 8
 9426              		.cfi_offset 4, -8
 9427              		.cfi_offset 14, -4
 9428 0002 0446     		mov	r4, r0
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9429              		.loc 1 2812 0
 9430 0004 B1B1     		cbz	r1, .L827
 9431 0006 0429     		cmp	r1, #4
 9432 0008 25D0     		beq	.L828
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 9433              		.loc 1 2830 0
 9434 000a 0122     		movs	r2, #1
 9435 000c 0021     		movs	r1, #0
 9436              	.LVL899:
 9437 000e 0068     		ldr	r0, [r0]
 9438              	.LVL900:
 9439 0010 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9440              	.LVL901:
2831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 9441              		.loc 1 2831 0
 9442 0014 0122     		movs	r2, #1
 9443 0016 0421     		movs	r1, #4
ARM GAS  /tmp/cc0ViGgn.s 			page 300


 9444 0018 2068     		ldr	r0, [r4]
 9445 001a FFF7FEFF 		bl	TIM_CCxChannelCmd
 9446              	.LVL902:
2832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 9447              		.loc 1 2832 0
 9448 001e 2268     		ldr	r2, [r4]
 9449 0020 D368     		ldr	r3, [r2, #12]
 9450 0022 43F00203 		orr	r3, r3, #2
 9451 0026 D360     		str	r3, [r2, #12]
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9452              		.loc 1 2833 0
 9453 0028 2268     		ldr	r2, [r4]
 9454 002a D368     		ldr	r3, [r2, #12]
 9455 002c 43F00403 		orr	r3, r3, #4
 9456 0030 D360     		str	r3, [r2, #12]
2834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9457              		.loc 1 2834 0
 9458 0032 09E0     		b	.L829
 9459              	.LVL903:
 9460              	.L827:
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 9461              		.loc 1 2816 0
 9462 0034 0122     		movs	r2, #1
 9463 0036 0021     		movs	r1, #0
 9464              	.LVL904:
 9465 0038 0068     		ldr	r0, [r0]
 9466              	.LVL905:
 9467 003a FFF7FEFF 		bl	TIM_CCxChannelCmd
 9468              	.LVL906:
2817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9469              		.loc 1 2817 0
 9470 003e 2268     		ldr	r2, [r4]
 9471 0040 D368     		ldr	r3, [r2, #12]
 9472 0042 43F00203 		orr	r3, r3, #2
 9473 0046 D360     		str	r3, [r2, #12]
 9474              	.L829:
2839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9475              		.loc 1 2839 0
 9476 0048 2268     		ldr	r2, [r4]
 9477 004a 1368     		ldr	r3, [r2]
 9478 004c 43F00103 		orr	r3, r3, #1
 9479 0050 1360     		str	r3, [r2]
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9480              		.loc 1 2843 0
 9481 0052 0020     		movs	r0, #0
 9482 0054 10BD     		pop	{r4, pc}
 9483              	.LVL907:
 9484              	.L828:
2823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 9485              		.loc 1 2823 0
 9486 0056 0122     		movs	r2, #1
 9487 0058 0421     		movs	r1, #4
 9488              	.LVL908:
 9489 005a 0068     		ldr	r0, [r0]
 9490              	.LVL909:
 9491 005c FFF7FEFF 		bl	TIM_CCxChannelCmd
 9492              	.LVL910:
ARM GAS  /tmp/cc0ViGgn.s 			page 301


2824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9493              		.loc 1 2824 0
 9494 0060 2268     		ldr	r2, [r4]
 9495 0062 D368     		ldr	r3, [r2, #12]
 9496 0064 43F00403 		orr	r3, r3, #4
 9497 0068 D360     		str	r3, [r2, #12]
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9498              		.loc 1 2825 0
 9499 006a EDE7     		b	.L829
 9500              		.cfi_endproc
 9501              	.LFE177:
 9503              		.section	.text.HAL_TIM_Encoder_Stop_IT,"ax",%progbits
 9504              		.align	1
 9505              		.global	HAL_TIM_Encoder_Stop_IT
 9506              		.syntax unified
 9507              		.thumb
 9508              		.thumb_func
 9509              		.fpu fpv4-sp-d16
 9511              	HAL_TIM_Encoder_Stop_IT:
 9512              	.LFB178:
2856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 9513              		.loc 1 2856 0
 9514              		.cfi_startproc
 9515              		@ args = 0, pretend = 0, frame = 0
 9516              		@ frame_needed = 0, uses_anonymous_args = 0
 9517              	.LVL911:
 9518 0000 10B5     		push	{r4, lr}
 9519              	.LCFI102:
 9520              		.cfi_def_cfa_offset 8
 9521              		.cfi_offset 4, -8
 9522              		.cfi_offset 14, -4
 9523 0002 0446     		mov	r4, r0
2862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9524              		.loc 1 2862 0
 9525 0004 49B3     		cbz	r1, .L838
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9526              		.loc 1 2869 0
 9527 0006 0429     		cmp	r1, #4
 9528 0008 32D0     		beq	.L839
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 9529              		.loc 1 2878 0
 9530 000a 0022     		movs	r2, #0
 9531 000c 1146     		mov	r1, r2
 9532              	.LVL912:
 9533 000e 0068     		ldr	r0, [r0]
 9534              	.LVL913:
 9535 0010 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9536              	.LVL914:
2879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9537              		.loc 1 2879 0
 9538 0014 0022     		movs	r2, #0
 9539 0016 0421     		movs	r1, #4
 9540 0018 2068     		ldr	r0, [r4]
 9541 001a FFF7FEFF 		bl	TIM_CCxChannelCmd
 9542              	.LVL915:
2882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 9543              		.loc 1 2882 0
ARM GAS  /tmp/cc0ViGgn.s 			page 302


 9544 001e 2268     		ldr	r2, [r4]
 9545 0020 D368     		ldr	r3, [r2, #12]
 9546 0022 23F00203 		bic	r3, r3, #2
 9547 0026 D360     		str	r3, [r2, #12]
2883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9548              		.loc 1 2883 0
 9549 0028 2268     		ldr	r2, [r4]
 9550 002a D368     		ldr	r3, [r2, #12]
 9551 002c 23F00403 		bic	r3, r3, #4
 9552 0030 D360     		str	r3, [r2, #12]
 9553              	.L834:
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9554              		.loc 1 2887 0
 9555 0032 2368     		ldr	r3, [r4]
 9556 0034 196A     		ldr	r1, [r3, #32]
 9557 0036 41F21112 		movw	r2, #4369
 9558 003a 1142     		tst	r1, r2
 9559 003c 08D1     		bne	.L836
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9560              		.loc 1 2887 0 is_stmt 0 discriminator 1
 9561 003e 196A     		ldr	r1, [r3, #32]
 9562 0040 40F24442 		movw	r2, #1092
 9563 0044 1142     		tst	r1, r2
 9564 0046 03D1     		bne	.L836
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9565              		.loc 1 2887 0 discriminator 2
 9566 0048 1A68     		ldr	r2, [r3]
 9567 004a 22F00102 		bic	r2, r2, #1
 9568 004e 1A60     		str	r2, [r3]
 9569              	.L836:
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9570              		.loc 1 2890 0 is_stmt 1
 9571 0050 0123     		movs	r3, #1
 9572 0052 84F83D30 		strb	r3, [r4, #61]
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9573              		.loc 1 2894 0
 9574 0056 0020     		movs	r0, #0
 9575 0058 10BD     		pop	{r4, pc}
 9576              	.LVL916:
 9577              	.L838:
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9578              		.loc 1 2864 0
 9579 005a 0022     		movs	r2, #0
 9580 005c 1146     		mov	r1, r2
 9581              	.LVL917:
 9582 005e 0068     		ldr	r0, [r0]
 9583              	.LVL918:
 9584 0060 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9585              	.LVL919:
2867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9586              		.loc 1 2867 0
 9587 0064 2268     		ldr	r2, [r4]
 9588 0066 D368     		ldr	r3, [r2, #12]
 9589 0068 23F00203 		bic	r3, r3, #2
 9590 006c D360     		str	r3, [r2, #12]
 9591 006e E0E7     		b	.L834
 9592              	.LVL920:
ARM GAS  /tmp/cc0ViGgn.s 			page 303


 9593              	.L839:
2871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9594              		.loc 1 2871 0
 9595 0070 0022     		movs	r2, #0
 9596 0072 0421     		movs	r1, #4
 9597              	.LVL921:
 9598 0074 0068     		ldr	r0, [r0]
 9599              	.LVL922:
 9600 0076 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9601              	.LVL923:
2874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9602              		.loc 1 2874 0
 9603 007a 2268     		ldr	r2, [r4]
 9604 007c D368     		ldr	r3, [r2, #12]
 9605 007e 23F00403 		bic	r3, r3, #4
 9606 0082 D360     		str	r3, [r2, #12]
 9607 0084 D5E7     		b	.L834
 9608              		.cfi_endproc
 9609              	.LFE178:
 9611              		.section	.text.HAL_TIM_Encoder_Start_DMA,"ax",%progbits
 9612              		.align	1
 9613              		.global	HAL_TIM_Encoder_Start_DMA
 9614              		.syntax unified
 9615              		.thumb
 9616              		.thumb_func
 9617              		.fpu fpv4-sp-d16
 9619              	HAL_TIM_Encoder_Start_DMA:
 9620              	.LFB179:
2910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 9621              		.loc 1 2910 0
 9622              		.cfi_startproc
 9623              		@ args = 4, pretend = 0, frame = 0
 9624              		@ frame_needed = 0, uses_anonymous_args = 0
 9625              	.LVL924:
 9626 0000 70B5     		push	{r4, r5, r6, lr}
 9627              	.LCFI103:
 9628              		.cfi_def_cfa_offset 16
 9629              		.cfi_offset 4, -16
 9630              		.cfi_offset 5, -12
 9631              		.cfi_offset 6, -8
 9632              		.cfi_offset 14, -4
 9633 0002 BDF81050 		ldrh	r5, [sp, #16]
2914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9634              		.loc 1 2914 0
 9635 0006 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 9636 000a E4B2     		uxtb	r4, r4
 9637 000c 022C     		cmp	r4, #2
 9638 000e 00F09380 		beq	.L848
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9639              		.loc 1 2918 0
 9640 0012 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 9641 0016 E4B2     		uxtb	r4, r4
 9642 0018 012C     		cmp	r4, #1
 9643 001a 08D0     		beq	.L857
 9644              	.L842:
 9645 001c 1E46     		mov	r6, r3
 9646 001e 0446     		mov	r4, r0
ARM GAS  /tmp/cc0ViGgn.s 			page 304


2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9647              		.loc 1 2934 0
 9648 0020 0429     		cmp	r1, #4
 9649 0022 2ED0     		beq	.L845
 9650 0024 3C29     		cmp	r1, #60
 9651 0026 4DD0     		beq	.L846
 9652 0028 59B1     		cbz	r1, .L858
3026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** }
 9653              		.loc 1 3026 0
 9654 002a 0025     		movs	r5, #0
 9655 002c 85E0     		b	.L841
 9656              	.L857:
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 9657              		.loc 1 2920 0
 9658 002e 22B1     		cbz	r2, .L843
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 9659              		.loc 1 2920 0 is_stmt 0 discriminator 2
 9660 0030 1BB1     		cbz	r3, .L843
 9661              	.L844:
2926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9662              		.loc 1 2926 0 is_stmt 1
 9663 0032 0224     		movs	r4, #2
 9664 0034 80F83D40 		strb	r4, [r0, #61]
 9665 0038 F0E7     		b	.L842
 9666              	.L843:
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     {
 9667              		.loc 1 2920 0 discriminator 3
 9668 003a 002D     		cmp	r5, #0
 9669 003c F9D0     		beq	.L844
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9670              		.loc 1 2922 0
 9671 003e 0125     		movs	r5, #1
 9672 0040 7BE0     		b	.L841
 9673              	.L858:
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9674              		.loc 1 2939 0
 9675 0042 436A     		ldr	r3, [r0, #36]
 9676              	.LVL925:
 9677 0044 3E49     		ldr	r1, .L863
 9678              	.LVL926:
 9679 0046 D962     		str	r1, [r3, #44]
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9680              		.loc 1 2942 0
 9681 0048 436A     		ldr	r3, [r0, #36]
 9682 004a 3E49     		ldr	r1, .L863+4
 9683 004c 5963     		str	r1, [r3, #52]
2945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 9684              		.loc 1 2945 0
 9685 004e 0168     		ldr	r1, [r0]
 9686 0050 2B46     		mov	r3, r5
 9687 0052 3431     		adds	r1, r1, #52
 9688 0054 406A     		ldr	r0, [r0, #36]
 9689              	.LVL927:
 9690 0056 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9691              	.LVL928:
 9692 005a 0546     		mov	r5, r0
 9693 005c 08B1     		cbz	r0, .L859
ARM GAS  /tmp/cc0ViGgn.s 			page 305


2947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 9694              		.loc 1 2947 0
 9695 005e 0125     		movs	r5, #1
 9696 0060 6BE0     		b	.L841
 9697              	.L859:
2950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9698              		.loc 1 2950 0
 9699 0062 2268     		ldr	r2, [r4]
 9700 0064 D368     		ldr	r3, [r2, #12]
 9701 0066 43F40073 		orr	r3, r3, #512
 9702 006a D360     		str	r3, [r2, #12]
2953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9703              		.loc 1 2953 0
 9704 006c 2268     		ldr	r2, [r4]
 9705 006e 1368     		ldr	r3, [r2]
 9706 0070 43F00103 		orr	r3, r3, #1
 9707 0074 1360     		str	r3, [r2]
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9708              		.loc 1 2956 0
 9709 0076 0122     		movs	r2, #1
 9710 0078 0021     		movs	r1, #0
 9711 007a 2068     		ldr	r0, [r4]
 9712 007c FFF7FEFF 		bl	TIM_CCxChannelCmd
 9713              	.LVL929:
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9714              		.loc 1 2957 0
 9715 0080 5BE0     		b	.L841
 9716              	.LVL930:
 9717              	.L845:
2963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9718              		.loc 1 2963 0
 9719 0082 836A     		ldr	r3, [r0, #40]
 9720              	.LVL931:
 9721 0084 2E4A     		ldr	r2, .L863
 9722              	.LVL932:
 9723 0086 DA62     		str	r2, [r3, #44]
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the DMA channel */
 9724              		.loc 1 2966 0
 9725 0088 836A     		ldr	r3, [r0, #40]
 9726 008a 2E4A     		ldr	r2, .L863+4
 9727 008c 5A63     		str	r2, [r3, #52]
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 9728              		.loc 1 2968 0
 9729 008e 0168     		ldr	r1, [r0]
 9730              	.LVL933:
 9731 0090 2B46     		mov	r3, r5
 9732 0092 3246     		mov	r2, r6
 9733 0094 3831     		adds	r1, r1, #56
 9734 0096 806A     		ldr	r0, [r0, #40]
 9735              	.LVL934:
 9736 0098 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9737              	.LVL935:
 9738 009c 0546     		mov	r5, r0
 9739 009e 08B1     		cbz	r0, .L860
2970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 9740              		.loc 1 2970 0
 9741 00a0 0125     		movs	r5, #1
ARM GAS  /tmp/cc0ViGgn.s 			page 306


 9742 00a2 4AE0     		b	.L841
 9743              	.L860:
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9744              		.loc 1 2973 0
 9745 00a4 2268     		ldr	r2, [r4]
 9746 00a6 D368     		ldr	r3, [r2, #12]
 9747 00a8 43F48063 		orr	r3, r3, #1024
 9748 00ac D360     		str	r3, [r2, #12]
2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9749              		.loc 1 2976 0
 9750 00ae 2268     		ldr	r2, [r4]
 9751 00b0 1368     		ldr	r3, [r2]
 9752 00b2 43F00103 		orr	r3, r3, #1
 9753 00b6 1360     		str	r3, [r2]
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9754              		.loc 1 2979 0
 9755 00b8 0122     		movs	r2, #1
 9756 00ba 0421     		movs	r1, #4
 9757 00bc 2068     		ldr	r0, [r4]
 9758 00be FFF7FEFF 		bl	TIM_CCxChannelCmd
 9759              	.LVL936:
2980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9760              		.loc 1 2980 0
 9761 00c2 3AE0     		b	.L841
 9762              	.LVL937:
 9763              	.L846:
2986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9764              		.loc 1 2986 0
 9765 00c4 436A     		ldr	r3, [r0, #36]
 9766              	.LVL938:
 9767 00c6 1E49     		ldr	r1, .L863
 9768              	.LVL939:
 9769 00c8 D962     		str	r1, [r3, #44]
2989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9770              		.loc 1 2989 0
 9771 00ca 436A     		ldr	r3, [r0, #36]
 9772 00cc 1D49     		ldr	r1, .L863+4
 9773 00ce 5963     		str	r1, [r3, #52]
2992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 9774              		.loc 1 2992 0
 9775 00d0 0168     		ldr	r1, [r0]
 9776 00d2 2B46     		mov	r3, r5
 9777 00d4 3431     		adds	r1, r1, #52
 9778 00d6 406A     		ldr	r0, [r0, #36]
 9779              	.LVL940:
 9780 00d8 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9781              	.LVL941:
 9782 00dc 08B1     		cbz	r0, .L861
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 9783              		.loc 1 2994 0
 9784 00de 0125     		movs	r5, #1
 9785 00e0 2BE0     		b	.L841
 9786              	.L861:
2998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9787              		.loc 1 2998 0
 9788 00e2 A36A     		ldr	r3, [r4, #40]
 9789 00e4 164A     		ldr	r2, .L863
ARM GAS  /tmp/cc0ViGgn.s 			page 307


 9790 00e6 DA62     		str	r2, [r3, #44]
3001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9791              		.loc 1 3001 0
 9792 00e8 A36A     		ldr	r3, [r4, #40]
 9793 00ea 164A     		ldr	r2, .L863+4
 9794 00ec 5A63     		str	r2, [r3, #52]
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       {
 9795              		.loc 1 3004 0
 9796 00ee 2168     		ldr	r1, [r4]
 9797 00f0 2B46     		mov	r3, r5
 9798 00f2 3246     		mov	r2, r6
 9799 00f4 3831     		adds	r1, r1, #56
 9800 00f6 A06A     		ldr	r0, [r4, #40]
 9801 00f8 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9802              	.LVL942:
 9803 00fc 0546     		mov	r5, r0
 9804 00fe 08B1     		cbz	r0, .L862
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       }
 9805              		.loc 1 3006 0
 9806 0100 0125     		movs	r5, #1
 9807 0102 1AE0     		b	.L841
 9808              	.L862:
3009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9809              		.loc 1 3009 0
 9810 0104 2268     		ldr	r2, [r4]
 9811 0106 1368     		ldr	r3, [r2]
 9812 0108 43F00103 		orr	r3, r3, #1
 9813 010c 1360     		str	r3, [r2]
3012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 9814              		.loc 1 3012 0
 9815 010e 0122     		movs	r2, #1
 9816 0110 0021     		movs	r1, #0
 9817 0112 2068     		ldr	r0, [r4]
 9818 0114 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9819              	.LVL943:
3013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9820              		.loc 1 3013 0
 9821 0118 0122     		movs	r2, #1
 9822 011a 0421     		movs	r1, #4
 9823 011c 2068     		ldr	r0, [r4]
 9824 011e FFF7FEFF 		bl	TIM_CCxChannelCmd
 9825              	.LVL944:
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       /* Enable the TIM Input Capture  DMA request */
 9826              		.loc 1 3016 0
 9827 0122 2268     		ldr	r2, [r4]
 9828 0124 D368     		ldr	r3, [r2, #12]
 9829 0126 43F40073 		orr	r3, r3, #512
 9830 012a D360     		str	r3, [r2, #12]
3018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****       break;
 9831              		.loc 1 3018 0
 9832 012c 2268     		ldr	r2, [r4]
 9833 012e D368     		ldr	r3, [r2, #12]
 9834 0130 43F48063 		orr	r3, r3, #1024
 9835 0134 D360     		str	r3, [r2, #12]
3019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     }
 9836              		.loc 1 3019 0
 9837 0136 00E0     		b	.L841
ARM GAS  /tmp/cc0ViGgn.s 			page 308


 9838              	.LVL945:
 9839              	.L848:
2916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9840              		.loc 1 2916 0
 9841 0138 0225     		movs	r5, #2
 9842              	.LVL946:
 9843              	.L841:
3027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9844              		.loc 1 3027 0
 9845 013a 2846     		mov	r0, r5
 9846 013c 70BD     		pop	{r4, r5, r6, pc}
 9847              	.LVL947:
 9848              	.L864:
 9849 013e 00BF     		.align	2
 9850              	.L863:
 9851 0140 00000000 		.word	TIM_DMACaptureCplt
 9852 0144 00000000 		.word	TIM_DMAError
 9853              		.cfi_endproc
 9854              	.LFE179:
 9856              		.section	.text.HAL_TIM_Encoder_Stop_DMA,"ax",%progbits
 9857              		.align	1
 9858              		.global	HAL_TIM_Encoder_Stop_DMA
 9859              		.syntax unified
 9860              		.thumb
 9861              		.thumb_func
 9862              		.fpu fpv4-sp-d16
 9864              	HAL_TIM_Encoder_Stop_DMA:
 9865              	.LFB180:
3040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   /* Check the parameters */
 9866              		.loc 1 3040 0
 9867              		.cfi_startproc
 9868              		@ args = 0, pretend = 0, frame = 0
 9869              		@ frame_needed = 0, uses_anonymous_args = 0
 9870              	.LVL948:
 9871 0000 10B5     		push	{r4, lr}
 9872              	.LCFI104:
 9873              		.cfi_def_cfa_offset 8
 9874              		.cfi_offset 4, -8
 9875              		.cfi_offset 14, -4
 9876 0002 0446     		mov	r4, r0
3046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9877              		.loc 1 3046 0
 9878 0004 49B3     		cbz	r1, .L871
3053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   {
 9879              		.loc 1 3053 0
 9880 0006 0429     		cmp	r1, #4
 9881 0008 32D0     		beq	.L872
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 9882              		.loc 1 3062 0
 9883 000a 0022     		movs	r2, #0
 9884 000c 1146     		mov	r1, r2
 9885              	.LVL949:
 9886 000e 0068     		ldr	r0, [r0]
 9887              	.LVL950:
 9888 0010 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9889              	.LVL951:
3063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
ARM GAS  /tmp/cc0ViGgn.s 			page 309


 9890              		.loc 1 3063 0
 9891 0014 0022     		movs	r2, #0
 9892 0016 0421     		movs	r1, #4
 9893 0018 2068     		ldr	r0, [r4]
 9894 001a FFF7FEFF 		bl	TIM_CCxChannelCmd
 9895              	.LVL952:
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 9896              		.loc 1 3066 0
 9897 001e 2268     		ldr	r2, [r4]
 9898 0020 D368     		ldr	r3, [r2, #12]
 9899 0022 23F40073 		bic	r3, r3, #512
 9900 0026 D360     		str	r3, [r2, #12]
3067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9901              		.loc 1 3067 0
 9902 0028 2268     		ldr	r2, [r4]
 9903 002a D368     		ldr	r3, [r2, #12]
 9904 002c 23F48063 		bic	r3, r3, #1024
 9905 0030 D360     		str	r3, [r2, #12]
 9906              	.L867:
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9907              		.loc 1 3071 0
 9908 0032 2368     		ldr	r3, [r4]
 9909 0034 196A     		ldr	r1, [r3, #32]
 9910 0036 41F21112 		movw	r2, #4369
 9911 003a 1142     		tst	r1, r2
 9912 003c 08D1     		bne	.L869
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9913              		.loc 1 3071 0 is_stmt 0 discriminator 1
 9914 003e 196A     		ldr	r1, [r3, #32]
 9915 0040 40F24442 		movw	r2, #1092
 9916 0044 1142     		tst	r1, r2
 9917 0046 03D1     		bne	.L869
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9918              		.loc 1 3071 0 discriminator 2
 9919 0048 1A68     		ldr	r2, [r3]
 9920 004a 22F00102 		bic	r2, r2, #1
 9921 004e 1A60     		str	r2, [r3]
 9922              	.L869:
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9923              		.loc 1 3074 0 is_stmt 1
 9924 0050 0123     		movs	r3, #1
 9925 0052 84F83D30 		strb	r3, [r4, #61]
3078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9926              		.loc 1 3078 0
 9927 0056 0020     		movs	r0, #0
 9928 0058 10BD     		pop	{r4, pc}
 9929              	.LVL953:
 9930              	.L871:
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9931              		.loc 1 3048 0
 9932 005a 0022     		movs	r2, #0
 9933 005c 1146     		mov	r1, r2
 9934              	.LVL954:
 9935 005e 0068     		ldr	r0, [r0]
 9936              	.LVL955:
 9937 0060 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9938              	.LVL956:
ARM GAS  /tmp/cc0ViGgn.s 			page 310


3051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9939              		.loc 1 3051 0
 9940 0064 2268     		ldr	r2, [r4]
 9941 0066 D368     		ldr	r3, [r2, #12]
 9942 0068 23F40073 		bic	r3, r3, #512
 9943 006c D360     		str	r3, [r2, #12]
 9944 006e E0E7     		b	.L867
 9945              	.LVL957:
 9946              	.L872:
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c **** 
 9947              		.loc 1 3055 0
 9948 0070 0022     		movs	r2, #0
 9949 0072 0421     		movs	r1, #4
 9950              	.LVL958:
 9951 0074 0068     		ldr	r0, [r0]
 9952              	.LVL959:
 9953 0076 FFF7FEFF 		bl	TIM_CCxChannelCmd
 9954              	.LVL960:
3058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c ****   }
 9955              		.loc 1 3058 0
 9956 007a 2268     		ldr	r2, [r4]
 9957 007c D368     		ldr	r3, [r2, #12]
 9958 007e 23F48063 		bic	r3, r3, #1024
 9959 0082 D360     		str	r3, [r2, #12]
 9960 0084 D5E7     		b	.L867
 9961              		.cfi_endproc
 9962              	.LFE180:
 9964              		.text
 9965              	.Letext0:
 9966              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 9967              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 9968              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 9969              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 9970              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 9971              		.file 7 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 9972              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 9973              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 9974              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 9975              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 9976              		.file 12 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
ARM GAS  /tmp/cc0ViGgn.s 			page 311


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_tim.c
     /tmp/cc0ViGgn.s:18     .text.TIM_OC1_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:24     .text.TIM_OC1_SetConfig:0000000000000000 TIM_OC1_SetConfig
     /tmp/cc0ViGgn.s:155    .text.TIM_OC1_SetConfig:0000000000000098 $d
     /tmp/cc0ViGgn.s:160    .text.TIM_OC3_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:166    .text.TIM_OC3_SetConfig:0000000000000000 TIM_OC3_SetConfig
     /tmp/cc0ViGgn.s:289    .text.TIM_OC3_SetConfig:0000000000000088 $d
     /tmp/cc0ViGgn.s:294    .text.TIM_OC4_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:300    .text.TIM_OC4_SetConfig:0000000000000000 TIM_OC4_SetConfig
     /tmp/cc0ViGgn.s:393    .text.TIM_OC4_SetConfig:0000000000000068 $d
     /tmp/cc0ViGgn.s:398    .text.TIM_OC5_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:404    .text.TIM_OC5_SetConfig:0000000000000000 TIM_OC5_SetConfig
     /tmp/cc0ViGgn.s:497    .text.TIM_OC5_SetConfig:0000000000000064 $d
     /tmp/cc0ViGgn.s:502    .text.TIM_OC6_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:508    .text.TIM_OC6_SetConfig:0000000000000000 TIM_OC6_SetConfig
     /tmp/cc0ViGgn.s:601    .text.TIM_OC6_SetConfig:0000000000000068 $d
     /tmp/cc0ViGgn.s:606    .text.TIM_TI1_ConfigInputStage:0000000000000000 $t
     /tmp/cc0ViGgn.s:612    .text.TIM_TI1_ConfigInputStage:0000000000000000 TIM_TI1_ConfigInputStage
     /tmp/cc0ViGgn.s:660    .text.TIM_TI2_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:666    .text.TIM_TI2_SetConfig:0000000000000000 TIM_TI2_SetConfig
     /tmp/cc0ViGgn.s:729    .text.TIM_TI2_ConfigInputStage:0000000000000000 $t
     /tmp/cc0ViGgn.s:735    .text.TIM_TI2_ConfigInputStage:0000000000000000 TIM_TI2_ConfigInputStage
     /tmp/cc0ViGgn.s:783    .text.TIM_TI3_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:789    .text.TIM_TI3_SetConfig:0000000000000000 TIM_TI3_SetConfig
     /tmp/cc0ViGgn.s:852    .text.TIM_TI4_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:858    .text.TIM_TI4_SetConfig:0000000000000000 TIM_TI4_SetConfig
     /tmp/cc0ViGgn.s:921    .text.TIM_ITRx_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:927    .text.TIM_ITRx_SetConfig:0000000000000000 TIM_ITRx_SetConfig
     /tmp/cc0ViGgn.s:953    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:960    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc0ViGgn.s:973    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:980    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc0ViGgn.s:993    .text.HAL_TIM_Base_DeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1000   .text.HAL_TIM_Base_DeInit:0000000000000000 HAL_TIM_Base_DeInit
     /tmp/cc0ViGgn.s:1049   .text.HAL_TIM_Base_Start:0000000000000000 $t
     /tmp/cc0ViGgn.s:1056   .text.HAL_TIM_Base_Start:0000000000000000 HAL_TIM_Base_Start
     /tmp/cc0ViGgn.s:1095   .text.HAL_TIM_Base_Start:0000000000000030 $d
     /tmp/cc0ViGgn.s:1100   .text.HAL_TIM_Base_Stop:0000000000000000 $t
     /tmp/cc0ViGgn.s:1107   .text.HAL_TIM_Base_Stop:0000000000000000 HAL_TIM_Base_Stop
     /tmp/cc0ViGgn.s:1145   .text.HAL_TIM_Base_Start_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:1152   .text.HAL_TIM_Base_Start_IT:0000000000000000 HAL_TIM_Base_Start_IT
     /tmp/cc0ViGgn.s:1190   .text.HAL_TIM_Base_Start_IT:0000000000000030 $d
     /tmp/cc0ViGgn.s:1195   .text.HAL_TIM_Base_Stop_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:1202   .text.HAL_TIM_Base_Stop_IT:0000000000000000 HAL_TIM_Base_Stop_IT
     /tmp/cc0ViGgn.s:1239   .text.HAL_TIM_Base_Start_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:1246   .text.HAL_TIM_Base_Start_DMA:0000000000000000 HAL_TIM_Base_Start_DMA
     /tmp/cc0ViGgn.s:1346   .text.HAL_TIM_Base_Start_DMA:000000000000007c $d
     /tmp/cc0ViGgn.s:2958   .text.TIM_DMAPeriodElapsedCplt:0000000000000000 TIM_DMAPeriodElapsedCplt
     /tmp/cc0ViGgn.s:3555   .text.TIM_DMAError:0000000000000000 TIM_DMAError
     /tmp/cc0ViGgn.s:1353   .text.HAL_TIM_Base_Stop_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:1360   .text.HAL_TIM_Base_Stop_DMA:0000000000000000 HAL_TIM_Base_Stop_DMA
     /tmp/cc0ViGgn.s:1400   .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1407   .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/cc0ViGgn.s:1420   .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1427   .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/cc0ViGgn.s:1440   .text.HAL_TIM_OC_DeInit:0000000000000000 $t
ARM GAS  /tmp/cc0ViGgn.s 			page 312


     /tmp/cc0ViGgn.s:1447   .text.HAL_TIM_OC_DeInit:0000000000000000 HAL_TIM_OC_DeInit
     /tmp/cc0ViGgn.s:1496   .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1503   .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/cc0ViGgn.s:1516   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1523   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/cc0ViGgn.s:1536   .text.HAL_TIM_PWM_DeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1543   .text.HAL_TIM_PWM_DeInit:0000000000000000 HAL_TIM_PWM_DeInit
     /tmp/cc0ViGgn.s:1592   .text.HAL_TIM_IC_MspInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1599   .text.HAL_TIM_IC_MspInit:0000000000000000 HAL_TIM_IC_MspInit
     /tmp/cc0ViGgn.s:1612   .text.HAL_TIM_IC_MspDeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1619   .text.HAL_TIM_IC_MspDeInit:0000000000000000 HAL_TIM_IC_MspDeInit
     /tmp/cc0ViGgn.s:1632   .text.HAL_TIM_IC_DeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1639   .text.HAL_TIM_IC_DeInit:0000000000000000 HAL_TIM_IC_DeInit
     /tmp/cc0ViGgn.s:1688   .text.HAL_TIM_OnePulse_MspInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1695   .text.HAL_TIM_OnePulse_MspInit:0000000000000000 HAL_TIM_OnePulse_MspInit
     /tmp/cc0ViGgn.s:1708   .text.HAL_TIM_OnePulse_MspDeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1715   .text.HAL_TIM_OnePulse_MspDeInit:0000000000000000 HAL_TIM_OnePulse_MspDeInit
     /tmp/cc0ViGgn.s:1728   .text.HAL_TIM_OnePulse_DeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1735   .text.HAL_TIM_OnePulse_DeInit:0000000000000000 HAL_TIM_OnePulse_DeInit
     /tmp/cc0ViGgn.s:1784   .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1791   .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/cc0ViGgn.s:1804   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1811   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/cc0ViGgn.s:1824   .text.HAL_TIM_Encoder_DeInit:0000000000000000 $t
     /tmp/cc0ViGgn.s:1831   .text.HAL_TIM_Encoder_DeInit:0000000000000000 HAL_TIM_Encoder_DeInit
     /tmp/cc0ViGgn.s:1880   .text.HAL_TIM_DMABurst_WriteStart:0000000000000000 $t
     /tmp/cc0ViGgn.s:1887   .text.HAL_TIM_DMABurst_WriteStart:0000000000000000 HAL_TIM_DMABurst_WriteStart
     /tmp/cc0ViGgn.s:2186   .text.HAL_TIM_DMABurst_WriteStart:000000000000018c $d
     /tmp/cc0ViGgn.s:3129   .text.TIM_DMADelayPulseCplt:0000000000000000 TIM_DMADelayPulseCplt
     /tmp/cc0ViGgn.s:3502   .text.TIM_DMATriggerCplt:0000000000000000 TIM_DMATriggerCplt
     /tmp/cc0ViGgn.s:2195   .text.HAL_TIM_DMABurst_WriteStop:0000000000000000 $t
     /tmp/cc0ViGgn.s:2202   .text.HAL_TIM_DMABurst_WriteStop:0000000000000000 HAL_TIM_DMABurst_WriteStop
     /tmp/cc0ViGgn.s:2318   .text.HAL_TIM_DMABurst_ReadStart:0000000000000000 $t
     /tmp/cc0ViGgn.s:2325   .text.HAL_TIM_DMABurst_ReadStart:0000000000000000 HAL_TIM_DMABurst_ReadStart
     /tmp/cc0ViGgn.s:2624   .text.HAL_TIM_DMABurst_ReadStart:000000000000018c $d
     /tmp/cc0ViGgn.s:3032   .text.TIM_DMACaptureCplt:0000000000000000 TIM_DMACaptureCplt
     /tmp/cc0ViGgn.s:2633   .text.HAL_TIM_DMABurst_ReadStop:0000000000000000 $t
     /tmp/cc0ViGgn.s:2640   .text.HAL_TIM_DMABurst_ReadStop:0000000000000000 HAL_TIM_DMABurst_ReadStop
     /tmp/cc0ViGgn.s:2756   .text.HAL_TIM_GenerateEvent:0000000000000000 $t
     /tmp/cc0ViGgn.s:2763   .text.HAL_TIM_GenerateEvent:0000000000000000 HAL_TIM_GenerateEvent
     /tmp/cc0ViGgn.s:2802   .text.HAL_TIM_ConfigTI1Input:0000000000000000 $t
     /tmp/cc0ViGgn.s:2809   .text.HAL_TIM_ConfigTI1Input:0000000000000000 HAL_TIM_ConfigTI1Input
     /tmp/cc0ViGgn.s:2837   .text.HAL_TIM_ReadCapturedValue:0000000000000000 $t
     /tmp/cc0ViGgn.s:2844   .text.HAL_TIM_ReadCapturedValue:0000000000000000 HAL_TIM_ReadCapturedValue
     /tmp/cc0ViGgn.s:2866   .text.HAL_TIM_ReadCapturedValue:0000000000000018 $d
     /tmp/cc0ViGgn.s:2932   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc0ViGgn.s:2939   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc0ViGgn.s:2952   .text.TIM_DMAPeriodElapsedCplt:0000000000000000 $t
     /tmp/cc0ViGgn.s:2985   .text.HAL_TIM_OC_DelayElapsedCallback:0000000000000000 $t
     /tmp/cc0ViGgn.s:2992   .text.HAL_TIM_OC_DelayElapsedCallback:0000000000000000 HAL_TIM_OC_DelayElapsedCallback
     /tmp/cc0ViGgn.s:3005   .text.HAL_TIM_IC_CaptureCallback:0000000000000000 $t
     /tmp/cc0ViGgn.s:3012   .text.HAL_TIM_IC_CaptureCallback:0000000000000000 HAL_TIM_IC_CaptureCallback
     /tmp/cc0ViGgn.s:3025   .text.TIM_DMACaptureCplt:0000000000000000 $t
     /tmp/cc0ViGgn.s:3102   .text.HAL_TIM_PWM_PulseFinishedCallback:0000000000000000 $t
     /tmp/cc0ViGgn.s:3109   .text.HAL_TIM_PWM_PulseFinishedCallback:0000000000000000 HAL_TIM_PWM_PulseFinishedCallback
     /tmp/cc0ViGgn.s:3122   .text.TIM_DMADelayPulseCplt:0000000000000000 $t
     /tmp/cc0ViGgn.s:3199   .text.HAL_TIM_TriggerCallback:0000000000000000 $t
ARM GAS  /tmp/cc0ViGgn.s 			page 313


     /tmp/cc0ViGgn.s:3206   .text.HAL_TIM_TriggerCallback:0000000000000000 HAL_TIM_TriggerCallback
     /tmp/cc0ViGgn.s:3219   .text.HAL_TIM_IRQHandler:0000000000000000 $t
     /tmp/cc0ViGgn.s:3226   .text.HAL_TIM_IRQHandler:0000000000000000 HAL_TIM_IRQHandler
     /tmp/cc0ViGgn.s:3496   .text.TIM_DMATriggerCplt:0000000000000000 $t
     /tmp/cc0ViGgn.s:3528   .text.HAL_TIM_ErrorCallback:0000000000000000 $t
     /tmp/cc0ViGgn.s:3535   .text.HAL_TIM_ErrorCallback:0000000000000000 HAL_TIM_ErrorCallback
     /tmp/cc0ViGgn.s:3548   .text.TIM_DMAError:0000000000000000 $t
     /tmp/cc0ViGgn.s:3582   .text.HAL_TIM_Base_GetState:0000000000000000 $t
     /tmp/cc0ViGgn.s:3589   .text.HAL_TIM_Base_GetState:0000000000000000 HAL_TIM_Base_GetState
     /tmp/cc0ViGgn.s:3606   .text.HAL_TIM_OC_GetState:0000000000000000 $t
     /tmp/cc0ViGgn.s:3613   .text.HAL_TIM_OC_GetState:0000000000000000 HAL_TIM_OC_GetState
     /tmp/cc0ViGgn.s:3630   .text.HAL_TIM_PWM_GetState:0000000000000000 $t
     /tmp/cc0ViGgn.s:3637   .text.HAL_TIM_PWM_GetState:0000000000000000 HAL_TIM_PWM_GetState
     /tmp/cc0ViGgn.s:3654   .text.HAL_TIM_IC_GetState:0000000000000000 $t
     /tmp/cc0ViGgn.s:3661   .text.HAL_TIM_IC_GetState:0000000000000000 HAL_TIM_IC_GetState
     /tmp/cc0ViGgn.s:3678   .text.HAL_TIM_OnePulse_GetState:0000000000000000 $t
     /tmp/cc0ViGgn.s:3685   .text.HAL_TIM_OnePulse_GetState:0000000000000000 HAL_TIM_OnePulse_GetState
     /tmp/cc0ViGgn.s:3702   .text.HAL_TIM_Encoder_GetState:0000000000000000 $t
     /tmp/cc0ViGgn.s:3709   .text.HAL_TIM_Encoder_GetState:0000000000000000 HAL_TIM_Encoder_GetState
     /tmp/cc0ViGgn.s:3726   .text.TIM_Base_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:3733   .text.TIM_Base_SetConfig:0000000000000000 TIM_Base_SetConfig
     /tmp/cc0ViGgn.s:3868   .text.TIM_Base_SetConfig:00000000000000c4 $d
     /tmp/cc0ViGgn.s:3873   .text.HAL_TIM_Base_Init:0000000000000000 $t
     /tmp/cc0ViGgn.s:3880   .text.HAL_TIM_Base_Init:0000000000000000 HAL_TIM_Base_Init
     /tmp/cc0ViGgn.s:3937   .text.HAL_TIM_OC_Init:0000000000000000 $t
     /tmp/cc0ViGgn.s:3944   .text.HAL_TIM_OC_Init:0000000000000000 HAL_TIM_OC_Init
     /tmp/cc0ViGgn.s:4001   .text.HAL_TIM_PWM_Init:0000000000000000 $t
     /tmp/cc0ViGgn.s:4008   .text.HAL_TIM_PWM_Init:0000000000000000 HAL_TIM_PWM_Init
     /tmp/cc0ViGgn.s:4065   .text.HAL_TIM_IC_Init:0000000000000000 $t
     /tmp/cc0ViGgn.s:4072   .text.HAL_TIM_IC_Init:0000000000000000 HAL_TIM_IC_Init
     /tmp/cc0ViGgn.s:4129   .text.HAL_TIM_OnePulse_Init:0000000000000000 $t
     /tmp/cc0ViGgn.s:4136   .text.HAL_TIM_OnePulse_Init:0000000000000000 HAL_TIM_OnePulse_Init
     /tmp/cc0ViGgn.s:4208   .text.HAL_TIM_Encoder_Init:0000000000000000 $t
     /tmp/cc0ViGgn.s:4215   .text.HAL_TIM_Encoder_Init:0000000000000000 HAL_TIM_Encoder_Init
     /tmp/cc0ViGgn.s:4352   .text.TIM_OC2_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:4359   .text.TIM_OC2_SetConfig:0000000000000000 TIM_OC2_SetConfig
     /tmp/cc0ViGgn.s:4482   .text.TIM_OC2_SetConfig:000000000000008c $d
     /tmp/cc0ViGgn.s:4487   .text.HAL_TIM_OC_ConfigChannel:0000000000000000 $t
     /tmp/cc0ViGgn.s:4494   .text.HAL_TIM_OC_ConfigChannel:0000000000000000 HAL_TIM_OC_ConfigChannel
     /tmp/cc0ViGgn.s:4523   .text.HAL_TIM_OC_ConfigChannel:0000000000000020 $d
     /tmp/cc0ViGgn.s:4619   .text.HAL_TIM_PWM_ConfigChannel:0000000000000000 $t
     /tmp/cc0ViGgn.s:4626   .text.HAL_TIM_PWM_ConfigChannel:0000000000000000 HAL_TIM_PWM_ConfigChannel
     /tmp/cc0ViGgn.s:4657   .text.HAL_TIM_PWM_ConfigChannel:0000000000000024 $d
     /tmp/cc0ViGgn.s:4846   .text.TIM_TI1_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:4853   .text.TIM_TI1_SetConfig:0000000000000000 TIM_TI1_SetConfig
     /tmp/cc0ViGgn.s:4979   .text.TIM_TI1_SetConfig:000000000000008c $d
     /tmp/cc0ViGgn.s:4984   .text.HAL_TIM_IC_ConfigChannel:0000000000000000 $t
     /tmp/cc0ViGgn.s:4991   .text.HAL_TIM_IC_ConfigChannel:0000000000000000 HAL_TIM_IC_ConfigChannel
     /tmp/cc0ViGgn.s:5138   .text.HAL_TIM_OnePulse_ConfigChannel:0000000000000000 $t
     /tmp/cc0ViGgn.s:5145   .text.HAL_TIM_OnePulse_ConfigChannel:0000000000000000 HAL_TIM_OnePulse_ConfigChannel
     /tmp/cc0ViGgn.s:5348   .text.TIM_ETR_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:5355   .text.TIM_ETR_SetConfig:0000000000000000 TIM_ETR_SetConfig
     /tmp/cc0ViGgn.s:5393   .text.HAL_TIM_ConfigOCrefClear:0000000000000000 $t
     /tmp/cc0ViGgn.s:5400   .text.HAL_TIM_ConfigOCrefClear:0000000000000000 HAL_TIM_ConfigOCrefClear
     /tmp/cc0ViGgn.s:5442   .text.HAL_TIM_ConfigOCrefClear:0000000000000032 $d
     /tmp/cc0ViGgn.s:5631   .text.HAL_TIM_ConfigClockSource:0000000000000000 $t
     /tmp/cc0ViGgn.s:5638   .text.HAL_TIM_ConfigClockSource:0000000000000000 HAL_TIM_ConfigClockSource
ARM GAS  /tmp/cc0ViGgn.s 			page 314


     /tmp/cc0ViGgn.s:5843   .text.HAL_TIM_ConfigClockSource:00000000000000f4 $d
     /tmp/cc0ViGgn.s:5848   .text.TIM_SlaveTimer_SetConfig:0000000000000000 $t
     /tmp/cc0ViGgn.s:5854   .text.TIM_SlaveTimer_SetConfig:0000000000000000 TIM_SlaveTimer_SetConfig
     /tmp/cc0ViGgn.s:5977   .text.HAL_TIM_SlaveConfigSynchronization:0000000000000000 $t
     /tmp/cc0ViGgn.s:5984   .text.HAL_TIM_SlaveConfigSynchronization:0000000000000000 HAL_TIM_SlaveConfigSynchronization
     /tmp/cc0ViGgn.s:6039   .text.HAL_TIM_SlaveConfigSynchronization_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:6046   .text.HAL_TIM_SlaveConfigSynchronization_IT:0000000000000000 HAL_TIM_SlaveConfigSynchronization_IT
     /tmp/cc0ViGgn.s:6101   .text.TIM_CCxChannelCmd:0000000000000000 $t
     /tmp/cc0ViGgn.s:6108   .text.TIM_CCxChannelCmd:0000000000000000 TIM_CCxChannelCmd
     /tmp/cc0ViGgn.s:6147   .text.HAL_TIM_OC_Start:0000000000000000 $t
     /tmp/cc0ViGgn.s:6154   .text.HAL_TIM_OC_Start:0000000000000000 HAL_TIM_OC_Start
     /tmp/cc0ViGgn.s:6245   .text.HAL_TIM_OC_Start:0000000000000078 $d
     /tmp/cc0ViGgn.s:6251   .text.HAL_TIM_OC_Stop:0000000000000000 $t
     /tmp/cc0ViGgn.s:6258   .text.HAL_TIM_OC_Stop:0000000000000000 HAL_TIM_OC_Stop
     /tmp/cc0ViGgn.s:6357   .text.HAL_TIM_OC_Stop:000000000000008c $d
     /tmp/cc0ViGgn.s:6362   .text.HAL_TIM_OC_Start_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:6369   .text.HAL_TIM_OC_Start_IT:0000000000000000 HAL_TIM_OC_Start_IT
     /tmp/cc0ViGgn.s:6387   .text.HAL_TIM_OC_Start_IT:000000000000000c $d
     /tmp/cc0ViGgn.s:6511   .text.HAL_TIM_OC_Start_IT:00000000000000bc $d
     /tmp/cc0ViGgn.s:6517   .text.HAL_TIM_OC_Stop_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:6524   .text.HAL_TIM_OC_Stop_IT:0000000000000000 HAL_TIM_OC_Stop_IT
     /tmp/cc0ViGgn.s:6542   .text.HAL_TIM_OC_Stop_IT:000000000000000c $d
     /tmp/cc0ViGgn.s:6674   .text.HAL_TIM_OC_Stop_IT:00000000000000d0 $d
     /tmp/cc0ViGgn.s:6679   .text.HAL_TIM_OC_Start_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:6686   .text.HAL_TIM_OC_Start_DMA:0000000000000000 HAL_TIM_OC_Start_DMA
     /tmp/cc0ViGgn.s:6720   .text.HAL_TIM_OC_Start_DMA:0000000000000026 $d
     /tmp/cc0ViGgn.s:6972   .text.HAL_TIM_OC_Start_DMA:0000000000000174 $d
     /tmp/cc0ViGgn.s:6980   .text.HAL_TIM_OC_Stop_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:6987   .text.HAL_TIM_OC_Stop_DMA:0000000000000000 HAL_TIM_OC_Stop_DMA
     /tmp/cc0ViGgn.s:7005   .text.HAL_TIM_OC_Stop_DMA:000000000000000c $d
     /tmp/cc0ViGgn.s:7140   .text.HAL_TIM_OC_Stop_DMA:00000000000000d4 $d
     /tmp/cc0ViGgn.s:7145   .text.HAL_TIM_PWM_Start:0000000000000000 $t
     /tmp/cc0ViGgn.s:7152   .text.HAL_TIM_PWM_Start:0000000000000000 HAL_TIM_PWM_Start
     /tmp/cc0ViGgn.s:7243   .text.HAL_TIM_PWM_Start:0000000000000078 $d
     /tmp/cc0ViGgn.s:7249   .text.HAL_TIM_PWM_Stop:0000000000000000 $t
     /tmp/cc0ViGgn.s:7256   .text.HAL_TIM_PWM_Stop:0000000000000000 HAL_TIM_PWM_Stop
     /tmp/cc0ViGgn.s:7358   .text.HAL_TIM_PWM_Stop:0000000000000090 $d
     /tmp/cc0ViGgn.s:7363   .text.HAL_TIM_PWM_Start_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:7370   .text.HAL_TIM_PWM_Start_IT:0000000000000000 HAL_TIM_PWM_Start_IT
     /tmp/cc0ViGgn.s:7388   .text.HAL_TIM_PWM_Start_IT:000000000000000c $d
     /tmp/cc0ViGgn.s:7512   .text.HAL_TIM_PWM_Start_IT:00000000000000bc $d
     /tmp/cc0ViGgn.s:7518   .text.HAL_TIM_PWM_Stop_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:7525   .text.HAL_TIM_PWM_Stop_IT:0000000000000000 HAL_TIM_PWM_Stop_IT
     /tmp/cc0ViGgn.s:7543   .text.HAL_TIM_PWM_Stop_IT:000000000000000c $d
     /tmp/cc0ViGgn.s:7675   .text.HAL_TIM_PWM_Stop_IT:00000000000000d0 $d
     /tmp/cc0ViGgn.s:7680   .text.HAL_TIM_PWM_Start_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:7687   .text.HAL_TIM_PWM_Start_DMA:0000000000000000 HAL_TIM_PWM_Start_DMA
     /tmp/cc0ViGgn.s:7721   .text.HAL_TIM_PWM_Start_DMA:0000000000000026 $d
     /tmp/cc0ViGgn.s:7973   .text.HAL_TIM_PWM_Start_DMA:0000000000000174 $d
     /tmp/cc0ViGgn.s:7981   .text.HAL_TIM_PWM_Stop_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:7988   .text.HAL_TIM_PWM_Stop_DMA:0000000000000000 HAL_TIM_PWM_Stop_DMA
     /tmp/cc0ViGgn.s:8006   .text.HAL_TIM_PWM_Stop_DMA:000000000000000c $d
     /tmp/cc0ViGgn.s:8141   .text.HAL_TIM_PWM_Stop_DMA:00000000000000d4 $d
     /tmp/cc0ViGgn.s:8146   .text.HAL_TIM_IC_Start:0000000000000000 $t
     /tmp/cc0ViGgn.s:8153   .text.HAL_TIM_IC_Start:0000000000000000 HAL_TIM_IC_Start
     /tmp/cc0ViGgn.s:8197   .text.HAL_TIM_IC_Start:0000000000000030 $d
     /tmp/cc0ViGgn.s:8202   .text.HAL_TIM_IC_Stop:0000000000000000 $t
ARM GAS  /tmp/cc0ViGgn.s 			page 315


     /tmp/cc0ViGgn.s:8209   .text.HAL_TIM_IC_Stop:0000000000000000 HAL_TIM_IC_Stop
     /tmp/cc0ViGgn.s:8251   .text.HAL_TIM_IC_Start_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:8258   .text.HAL_TIM_IC_Start_IT:0000000000000000 HAL_TIM_IC_Start_IT
     /tmp/cc0ViGgn.s:8276   .text.HAL_TIM_IC_Start_IT:000000000000000c $d
     /tmp/cc0ViGgn.s:8352   .text.HAL_TIM_IC_Start_IT:0000000000000074 $d
     /tmp/cc0ViGgn.s:8357   .text.HAL_TIM_IC_Stop_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:8364   .text.HAL_TIM_IC_Stop_IT:0000000000000000 HAL_TIM_IC_Stop_IT
     /tmp/cc0ViGgn.s:8382   .text.HAL_TIM_IC_Stop_IT:000000000000000c $d
     /tmp/cc0ViGgn.s:8457   .text.HAL_TIM_IC_Start_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:8464   .text.HAL_TIM_IC_Start_DMA:0000000000000000 HAL_TIM_IC_Start_DMA
     /tmp/cc0ViGgn.s:8497   .text.HAL_TIM_IC_Start_DMA:0000000000000022 $d
     /tmp/cc0ViGgn.s:8694   .text.HAL_TIM_IC_Start_DMA:0000000000000120 $d
     /tmp/cc0ViGgn.s:8701   .text.HAL_TIM_IC_Stop_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:8708   .text.HAL_TIM_IC_Stop_DMA:0000000000000000 HAL_TIM_IC_Stop_DMA
     /tmp/cc0ViGgn.s:8726   .text.HAL_TIM_IC_Stop_DMA:000000000000000c $d
     /tmp/cc0ViGgn.s:8804   .text.HAL_TIM_OnePulse_Start:0000000000000000 $t
     /tmp/cc0ViGgn.s:8811   .text.HAL_TIM_OnePulse_Start:0000000000000000 HAL_TIM_OnePulse_Start
     /tmp/cc0ViGgn.s:8892   .text.HAL_TIM_OnePulse_Start:0000000000000064 $d
     /tmp/cc0ViGgn.s:8897   .text.HAL_TIM_OnePulse_Stop:0000000000000000 $t
     /tmp/cc0ViGgn.s:8904   .text.HAL_TIM_OnePulse_Stop:0000000000000000 HAL_TIM_OnePulse_Stop
     /tmp/cc0ViGgn.s:9011   .text.HAL_TIM_OnePulse_Stop:0000000000000098 $d
     /tmp/cc0ViGgn.s:9016   .text.HAL_TIM_OnePulse_Start_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:9023   .text.HAL_TIM_OnePulse_Start_IT:0000000000000000 HAL_TIM_OnePulse_Start_IT
     /tmp/cc0ViGgn.s:9114   .text.HAL_TIM_OnePulse_Start_IT:0000000000000078 $d
     /tmp/cc0ViGgn.s:9119   .text.HAL_TIM_OnePulse_Stop_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:9126   .text.HAL_TIM_OnePulse_Stop_IT:0000000000000000 HAL_TIM_OnePulse_Stop_IT
     /tmp/cc0ViGgn.s:9243   .text.HAL_TIM_OnePulse_Stop_IT:00000000000000ac $d
     /tmp/cc0ViGgn.s:9248   .text.HAL_TIM_Encoder_Start:0000000000000000 $t
     /tmp/cc0ViGgn.s:9255   .text.HAL_TIM_Encoder_Start:0000000000000000 HAL_TIM_Encoder_Start
     /tmp/cc0ViGgn.s:9323   .text.HAL_TIM_Encoder_Stop:0000000000000000 $t
     /tmp/cc0ViGgn.s:9330   .text.HAL_TIM_Encoder_Stop:0000000000000000 HAL_TIM_Encoder_Stop
     /tmp/cc0ViGgn.s:9409   .text.HAL_TIM_Encoder_Start_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:9416   .text.HAL_TIM_Encoder_Start_IT:0000000000000000 HAL_TIM_Encoder_Start_IT
     /tmp/cc0ViGgn.s:9504   .text.HAL_TIM_Encoder_Stop_IT:0000000000000000 $t
     /tmp/cc0ViGgn.s:9511   .text.HAL_TIM_Encoder_Stop_IT:0000000000000000 HAL_TIM_Encoder_Stop_IT
     /tmp/cc0ViGgn.s:9612   .text.HAL_TIM_Encoder_Start_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:9619   .text.HAL_TIM_Encoder_Start_DMA:0000000000000000 HAL_TIM_Encoder_Start_DMA
     /tmp/cc0ViGgn.s:9851   .text.HAL_TIM_Encoder_Start_DMA:0000000000000140 $d
     /tmp/cc0ViGgn.s:9857   .text.HAL_TIM_Encoder_Stop_DMA:0000000000000000 $t
     /tmp/cc0ViGgn.s:9864   .text.HAL_TIM_Encoder_Stop_DMA:0000000000000000 HAL_TIM_Encoder_Stop_DMA
                     .debug_frame:0000000000000010 $d
     /tmp/cc0ViGgn.s:2879   .text.HAL_TIM_ReadCapturedValue:0000000000000025 $d
     /tmp/cc0ViGgn.s:2879   .text.HAL_TIM_ReadCapturedValue:0000000000000026 $t
     /tmp/cc0ViGgn.s:4544   .text.HAL_TIM_OC_ConfigChannel:0000000000000035 $d
     /tmp/cc0ViGgn.s:4544   .text.HAL_TIM_OC_ConfigChannel:0000000000000036 $t
     /tmp/cc0ViGgn.s:4678   .text.HAL_TIM_PWM_ConfigChannel:0000000000000039 $d
     /tmp/cc0ViGgn.s:4678   .text.HAL_TIM_PWM_ConfigChannel:000000000000003a $t
     /tmp/cc0ViGgn.s:5464   .text.HAL_TIM_ConfigOCrefClear:0000000000000047 $d
     /tmp/cc0ViGgn.s:5464   .text.HAL_TIM_ConfigOCrefClear:0000000000000048 $t
     /tmp/cc0ViGgn.s:6400   .text.HAL_TIM_OC_Start_IT:0000000000000019 $d
     /tmp/cc0ViGgn.s:6400   .text.HAL_TIM_OC_Start_IT:000000000000001a $t
     /tmp/cc0ViGgn.s:6555   .text.HAL_TIM_OC_Stop_IT:0000000000000019 $d
     /tmp/cc0ViGgn.s:6555   .text.HAL_TIM_OC_Stop_IT:000000000000001a $t
     /tmp/cc0ViGgn.s:6733   .text.HAL_TIM_OC_Start_DMA:0000000000000033 $d
     /tmp/cc0ViGgn.s:6733   .text.HAL_TIM_OC_Start_DMA:0000000000000034 $t
     /tmp/cc0ViGgn.s:7018   .text.HAL_TIM_OC_Stop_DMA:0000000000000019 $d
     /tmp/cc0ViGgn.s:7018   .text.HAL_TIM_OC_Stop_DMA:000000000000001a $t
ARM GAS  /tmp/cc0ViGgn.s 			page 316


     /tmp/cc0ViGgn.s:7401   .text.HAL_TIM_PWM_Start_IT:0000000000000019 $d
     /tmp/cc0ViGgn.s:7401   .text.HAL_TIM_PWM_Start_IT:000000000000001a $t
     /tmp/cc0ViGgn.s:7556   .text.HAL_TIM_PWM_Stop_IT:0000000000000019 $d
     /tmp/cc0ViGgn.s:7556   .text.HAL_TIM_PWM_Stop_IT:000000000000001a $t
     /tmp/cc0ViGgn.s:7734   .text.HAL_TIM_PWM_Start_DMA:0000000000000033 $d
     /tmp/cc0ViGgn.s:7734   .text.HAL_TIM_PWM_Start_DMA:0000000000000034 $t
     /tmp/cc0ViGgn.s:8019   .text.HAL_TIM_PWM_Stop_DMA:0000000000000019 $d
     /tmp/cc0ViGgn.s:8019   .text.HAL_TIM_PWM_Stop_DMA:000000000000001a $t
     /tmp/cc0ViGgn.s:8289   .text.HAL_TIM_IC_Start_IT:0000000000000019 $d
     /tmp/cc0ViGgn.s:8289   .text.HAL_TIM_IC_Start_IT:000000000000001a $t
     /tmp/cc0ViGgn.s:8395   .text.HAL_TIM_IC_Stop_IT:0000000000000019 $d
     /tmp/cc0ViGgn.s:8395   .text.HAL_TIM_IC_Stop_IT:000000000000001a $t
     /tmp/cc0ViGgn.s:8510   .text.HAL_TIM_IC_Start_DMA:000000000000002f $d
     /tmp/cc0ViGgn.s:8510   .text.HAL_TIM_IC_Start_DMA:0000000000000030 $t
     /tmp/cc0ViGgn.s:8739   .text.HAL_TIM_IC_Stop_DMA:0000000000000019 $d
     /tmp/cc0ViGgn.s:8739   .text.HAL_TIM_IC_Stop_DMA:000000000000001a $t

UNDEFINED SYMBOLS
HAL_DMA_Start_IT
TIMEx_DMACommutationCplt
HAL_DMA_Abort
HAL_TIMEx_BreakCallback
HAL_TIMEx_Break2Callback
HAL_TIMEx_CommutationCallback
