static int F_1 ( struct V_1 * V_2 , struct V_3 V_4 )\r\n{\r\nstruct V_5 * V_6 = & V_2 -> V_7 -> V_8 ;\r\nT_1 V_9 ;\r\nT_2 V_10 ;\r\nif ( ! F_2 ( V_2 , V_11 | V_12 ) )\r\nreturn 0 ;\r\nif ( ! F_3 ( V_4 ) ) {\r\nif ( V_4 . V_13 )\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_4 ( V_4 . V_16 , V_17 , V_17 / 2 ) )\r\ngoto V_18;\r\nV_19:\r\nF_5 ( 2 , L_1 ,\r\nV_6 -> V_14 , F_6 ( V_4 . V_16 ) , F_7 ( V_4 . V_20 ) ) ;\r\nif ( ! F_4 ( V_4 . V_16 , V_17 , V_17 / 2 ) )\r\nreturn 0 ;\r\nswitch ( V_6 -> V_14 ) {\r\ncase V_15 :\r\nif ( ! V_4 . V_20 )\r\nbreak;\r\nV_6 -> V_14 = V_21 ;\r\nV_6 -> V_22 = 1 ;\r\nV_6 -> V_23 = V_24 ;\r\nF_8 ( & V_4 , V_25 ) ;\r\ngoto V_19;\r\ncase V_21 :\r\nif ( ! F_9 ( V_4 . V_16 , V_25 , V_17 / 2 ) )\r\nbreak;\r\nV_6 -> V_26 <<= 1 ;\r\nif ( ! V_4 . V_20 )\r\nV_6 -> V_26 |= 1 ;\r\nV_6 -> V_22 ++ ;\r\nV_6 -> V_14 = V_27 ;\r\nreturn 0 ;\r\ncase V_27 :\r\nif ( ! F_10 ( & V_4 , & V_2 -> V_7 -> V_28 ) )\r\nbreak;\r\nif ( V_6 -> V_22 == V_6 -> V_23 )\r\nV_6 -> V_14 = V_29 ;\r\nelse if ( V_6 -> V_22 == V_30 )\r\nV_6 -> V_14 = V_31 ;\r\nelse\r\nV_6 -> V_14 = V_21 ;\r\nF_8 ( & V_4 , V_32 ) ;\r\ngoto V_19;\r\ncase V_31 :\r\nif ( ! V_4 . V_20 && F_4 ( V_4 . V_16 , V_33 , V_17 / 2 ) ) {\r\nV_6 -> V_23 = V_24 ;\r\nF_8 ( & V_4 , V_33 ) ;\r\n} else {\r\nV_6 -> V_23 = V_34 ;\r\n}\r\nV_6 -> V_14 = V_21 ;\r\ngoto V_19;\r\ncase V_29 :\r\nif ( V_4 . V_20 )\r\nbreak;\r\nif ( V_6 -> V_23 == V_24 ) {\r\nT_1 V_35 , V_36 , system ;\r\nif ( ! F_2 ( V_2 , V_12 ) ) {\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nV_35 = ( V_6 -> V_26 & 0x0003F ) >> 0 ;\r\nV_36 = ( V_6 -> V_26 & 0x00FC0 ) >> 6 ;\r\nsystem = ( V_6 -> V_26 & 0x1F000 ) >> 12 ;\r\nV_9 = ( V_6 -> V_26 & 0x20000 ) ? 1 : 0 ;\r\nV_36 += ( V_6 -> V_26 & 0x01000 ) ? 0 : 0x40 ;\r\nV_10 = system << 16 | V_36 << 8 | V_35 ;\r\nF_5 ( 1 , L_2 ,\r\nV_10 , V_9 ) ;\r\n} else {\r\nT_1 V_36 , system ;\r\nif ( ! F_2 ( V_2 , V_11 ) ) {\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nV_36 = ( V_6 -> V_26 & 0x0003F ) >> 0 ;\r\nsystem = ( V_6 -> V_26 & 0x007C0 ) >> 6 ;\r\nV_9 = ( V_6 -> V_26 & 0x00800 ) ? 1 : 0 ;\r\nV_36 += ( V_6 -> V_26 & 0x01000 ) ? 0 : 0x40 ;\r\nV_10 = system << 8 | V_36 ;\r\nF_5 ( 1 , L_3 ,\r\nV_10 , V_9 ) ;\r\n}\r\nF_11 ( V_2 , V_10 , V_9 ) ;\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nV_18:\r\nF_5 ( 1 , L_4 ,\r\nV_6 -> V_14 , F_6 ( V_4 . V_16 ) , F_7 ( V_4 . V_20 ) ) ;\r\nV_6 -> V_14 = V_15 ;\r\nreturn - V_37 ;\r\n}\r\nstatic int T_3 F_12 ( void )\r\n{\r\nF_13 ( & V_38 ) ;\r\nF_14 ( V_39 L_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_15 ( void )\r\n{\r\nF_16 ( & V_38 ) ;\r\n}
