# virtual-header
#	/local/sqa/Jenkins/workspace/build-system-3-ast533/build/build-vep2conf-ast-v5_3_0-branch/vep2conf version 20241118
#	vepfile=riscvle-elf-mculib-rv32imcxandes.vep
#	target=sid
#	database /local/sqa/Jenkins/workspace/build-system-3-ast533/build/build-vep2conf-ast-v5_3_0-branch/vep2conf/vep2conf.db
#	mode=alone
#	syscall=elf
#	endian=little
#	run=hello.adx
#	debug_mode=run
#	engine-type=scache
#	format=1
#	architecture=v5
#	multiprocessing=smp
#	sidvep=None
#	custom_attr=gloss.guest-kernel-version=5.4

# virtual-load
load libaudio.la audio_component_library
load libcgencpu.la cgen_component_library
load libconsoles.la console_component_library
load libdmac.la dmac_component_library
load libdummy.la dummy_component_library
load libgloss.la gloss_component_library
load libglue.la glue_component_library
load libgpio.la gpio_component_library
load libinterrupt.la interrupt_component_library
load libloader.la loader_component_library
load libmapper.la mapper_component_library
load libmemory.la mem_component_library
load libndsethc.la NdsEthc_component_library
load libndslcdc.la NdsLcdc_component_library
load librtc.la rtc_component_library
load libsched.la sched_component_library
load libsdc.la sdc_component_library
load libtimers.la timer_component_library
load libuart.la uart_component_library

# virtual-new
new AD1881A_CODEC AC97CODEC
new hw-ahbc-atc020 AHB
new hw-cpu-riscvhf cpu
new hw-dmac-atc300 DMAC
new hw-ethc-atc010 ETHC
new hw-ftsdc010 SDC
new hw-ftsspc010 SSP
new hw-glue-sequence net-init
new hw-glue-sequence net-fini
new hw-glue-sequence net-flush
new hw-glue-sequence net-yield
new hw-glue-sequence net-reset
new hw-gpio-atcgpio100 GPIO
new hw-interrupt-nds-plic PLIC
new hw-interrupt-nds-plic PLIC-SWINT
new hw-lcdc-atc010 LCDC
new hw-memory-ram/rom-basic DRAM
new hw-memory-ram/rom-basic PLDM
new hw-memory-ram/rom-basic SPI_FLASH
new hw-memory-ram/rom-basic SMC_FLASH
new hw-rtc-atc100 RTC
new hw-timer-atcpit100 Timer
new hw-timer-v5plst V5Timer
new hw-uart-atcuart100 UART1
new hw-uart-atcuart100 UART2
new hw-wdt-atcwdt200 WDT
new nds-dummy SMU
new nds-dummy SPI1
new nds-dummy SPI2
new nds-dummy I2C
new nds-dummy APBBRG
new nds-dummy BMC
new nds-dummy BMC2
new nds-dummy MMCM_DFS
new nds-dummy AHB_DEC
new nds-dummy USB
new nds-dummy L2C
new nds-dummy SID_DUMP
new nds-dummy SMC_REG
new sid-io-stdio stdio
new sid-sched-host-accurate host-sched
new sid-sched-sim target-sched
new sw-gloss-riscv/libgloss gloss
new sw-load-elf-riscv cpu-loader

# net-init
set net-init version-check "1.0.0.0"
set net-init num-outputs "2"
connect-pin main starting -> net-init input

connect-pin net-init output-0 -> net-reset input
connect-pin net-init output-1 -> gloss reset

# net-fini
set net-fini version-check "1.0.0.0"
set net-fini num-outputs "0"
connect-pin main stopping -> net-fini input


# net-flush
set net-flush version-check "1.0.0.0"
set net-flush num-outputs "1"

connect-pin net-flush output-0 -> cpu flush-icache

# net-yield
set net-yield version-check "1.0.0.0"
set net-yield num-outputs "2"

connect-pin net-yield output-0 -> cpu yield
connect-pin net-yield output-1 -> host-sched yield

# net-reset
set net-reset version-check "1.0.0.0"
set net-reset num-outputs "14"

connect-pin net-reset output-0 -> AC97CODEC rst
connect-pin net-reset output-1 -> DMAC HRESET
connect-pin net-reset output-2 -> GPIO reset
connect-pin net-reset output-3 -> LCDC reset!
connect-pin net-reset output-4 -> SDC PRSTn
connect-pin net-reset output-5 -> SSP PRESETn
connect-pin net-reset output-6 -> Timer reset
connect-pin net-reset output-7 -> UART1 Reset
connect-pin net-reset output-8 -> UART2 Reset
connect-pin net-reset output-9 -> V5Timer PRESETn
connect-pin net-reset output-10 -> WDT reset
connect-pin net-reset output-11 -> cpu reset!
connect-pin net-reset output-12 -> cpu-loader load!
connect-pin net-reset output-13 -> AHB reset

# host-sched
set host-sched version-check "1.0.0.0"
set host-sched num-clients "6"
connect-pin main perform-activity -> host-sched advance

set host-sched 0-scale 100
connect-pin host-sched 0-event   -> ETHC aptc-rx-sche-event
connect-pin host-sched 0-control <- ETHC aptc-rx-sche-control

set host-sched 1-scale 100
connect-pin host-sched 1-event   -> ETHC aptc-tx-sche-event
connect-pin host-sched 1-control <- ETHC aptc-tx-sche-control

set host-sched 2-scale 100
connect-pin host-sched 2-event   -> LCDC refresh-sync-event
connect-pin host-sched 2-control <- LCDC refresh-sync-control

set host-sched 3-scale 1000
connect-pin host-sched 3-event   -> RTC rtc-clk-event
connect-pin host-sched 3-control <- RTC rtc-clk-control

set host-sched 4-scale 1
connect-pin host-sched 4-event   -> Timer extclk-event
connect-pin host-sched 4-control <- Timer extclk-control

set host-sched 5-scale 500
set host-sched 5-regular? 1
set host-sched 5-time 1
connect-pin host-sched 5-event   -> stdio poll

# target-sched
set target-sched version-check "1.0.0.0"
set target-sched num-clients "7"
connect-pin main perform-activity -> target-sched advance

set target-sched 0-scale 2
connect-pin target-sched 0-event   -> Timer pclk-event
connect-pin target-sched 0-control <- Timer pclk-control

set target-sched 1-scale 2
connect-pin target-sched 1-event   -> UART1 rx-timeout-event
connect-pin target-sched 1-control <- UART1 rx-timeout-control

set target-sched 2-scale 2
connect-pin target-sched 2-event   -> UART1 tx-timeout-event
connect-pin target-sched 2-control <- UART1 tx-timeout-control

set target-sched 3-scale 2
connect-pin target-sched 3-event   -> UART2 rx-timeout-event
connect-pin target-sched 3-control <- UART2 rx-timeout-control

set target-sched 4-scale 2
connect-pin target-sched 4-event   -> UART2 tx-timeout-event
connect-pin target-sched 4-control <- UART2 tx-timeout-control

set target-sched 5-scale 2
connect-pin target-sched 5-event   -> V5Timer PCLK-clock-event
connect-pin target-sched 5-control <- V5Timer PCLK-clock-control

set target-sched 6-scale 1
connect-pin target-sched 6-event   -> cpu step!
connect-pin target-sched 6-control <- cpu step-cycles

# main
set main persistent? "0"

# gloss
set gloss version-check "1.0.0.0"
set gloss verbose? "0"
set gloss guest-kernel-version "5.4"

#set gloss command-line "executable arg1 arg2 ..."
relate gloss cpu cpu
connect-pin gloss trap <-> cpu trap
connect-pin gloss trap-code <- cpu trap-code
connect-pin gloss process-signal -> main stop!
connect-pin gloss process-signal -> net-yield input

connect-pin gloss debug-tx -> stdio stdout
connect-pin gloss debug-rx <- stdio stdin

connect-bus gloss target-memory AHB access-port

# stdio
set stdio version-check "1.0.0.0"

connect-pin UART1 Sout -> stdio stdout
connect-pin UART1 Sin <- stdio stdin

connect-pin UART2 Sout -> stdio stdout
connect-pin UART2 Sin <- stdio stdin

# cpu-loader
set cpu-loader version-check "1.0.0.0"

set cpu-loader file "hello.adx"
set cpu-loader elf-core-checking 1
relate cpu-loader gloss gloss
relate cpu-loader cpu cpu
connect-bus cpu-loader load-accessor-data AHB access-port
connect-bus cpu-loader load-accessor-insn AHB access-port
connect-pin cpu-loader start-pc-set -> cpu start-pc-set!
connect-pin cpu-loader endian-set -> cpu endian-set!
connect-pin cpu-loader error -> main stop!

# AC97CODEC
set AC97CODEC version-check "1.0.0.0"
connect-pin SSP txd_r -> AC97CODEC SDATA_OUT
connect-pin SSP ac97_resetn_r -> AC97CODEC RESET

# AHB
connect-bus AHB region=0[0x00000000-0x07ffffff] DRAM read-write-port
connect-bus AHB region=1[0x80000000-0x801fffff] SPI_FLASH read-write-port
connect-bus AHB region=2[0x88000000-0x881fffff] SMC_FLASH read-write-port
connect-bus AHB region=3[0xa0000000-0xa03fffff] cpu slave-port
connect-bus AHB region=4[0xe0100000-0xe01fffff] ETHC registers
connect-bus AHB region=5[0xe0200000-0xe02fffff] LCDC registers
connect-bus AHB region=6[0xe6800000-0xe68fffff] PLDM read-write-port
connect-bus AHB region=7[0xf0c00000-0xf0cfffff] DMAC registers

# AHB_DEC
set AHB_DEC version-check "1.0.0.0"

# APB
connect-bus AHB region=8[0xc0000000-0xc00fffff] BMC registers
connect-bus AHB region=9[0xc0100000-0xc01fffff] BMC2 registers
connect-bus AHB region=10[0xc0200000-0xc02fffff] MMCM_DFS registers
connect-bus AHB region=11[0xe0000000-0xe00fffff] AHB_DEC registers
connect-bus AHB region=12[0xe0300000-0xe03fffff] USB registers
connect-bus AHB region=13[0xe0400000-0xe04fffff] SMC_REG registers
connect-bus AHB region=14[0xe0500000-0xe05fffff] L2C registers
connect-bus AHB region=15[0xe4000000-0xe43fffff] PLIC registers
connect-bus AHB region=16[0xe6000000-0xe60fffff] V5Timer registers
connect-bus AHB region=17[0xe6400000-0xe67fffff] PLIC-SWINT registers
connect-bus AHB region=18[0xf0000000-0xf00fffff] APBBRG registers
connect-bus AHB region=19[0xf0100000-0xf01fffff] SMU registers
connect-bus AHB region=20[0xf0200000-0xf02fffff] UART1 registers
connect-bus AHB region=21[0xf0300000-0xf03fffff] UART2 registers
connect-bus AHB region=22[0xf0400000-0xf04fffff] Timer registers
connect-bus AHB region=23[0xf0500000-0xf05fffff] WDT registers
connect-bus AHB region=24[0xf0600000-0xf06fffff] RTC registers
connect-bus AHB region=25[0xf0700000-0xf07fffff] GPIO registers
connect-bus AHB region=26[0xf0800000-0xf08fffff] SID_DUMP registers
connect-bus AHB region=27[0xf0a00000-0xf0afffff] I2C registers
connect-bus AHB region=28[0xf0b00000-0xf0bfffff] SPI1 registers
connect-bus AHB region=29[0xf0d00000-0xf0dfffff] SSP read-write-port
connect-bus AHB region=30[0xf0e00000-0xf0efffff] SDC read-write-port
connect-bus AHB region=31[0xf0f00000-0xf0ffffff] SPI2 registers

# APBBRG
set APBBRG version-check "1.0.0.0"

# BMC
set BMC version-check "1.0.0.0"

# BMC2
set BMC2 version-check "1.0.0.0"

# cpu
set cpu version-check "1.0.0.1"
set cpu endian "little"
set cpu engine-type "scache"
set cpu insn-count "0"
set cpu cpu-option "--conf-cpu-model n25 --conf-isa-32 on --conf-pipeline off --conf-isa-a on --conf-isa-c on --conf-isa-codense on --conf-isa-v5 on --conf-stack-protection on --conf-btb on --conf-ras on --conf-profile-fastl1 on --conf-ilm on --conf-ilm-size 512KB --init-ilm-base 0x00000000 --conf-dlm on --conf-dlm-size 512KB --init-dlm-base 0x00200000 --conf-vectored-plic on --conf-user-mode on --conf-pfm on --conf-pfm-nds on --conf-powerbrake on --conf-unaligned-access on --conf-csr-property 0x7c0:0x1:RW:0x0,0x7c1:0x1:RW:0x0 --conf-icache on --conf-icache-line-size 32B --conf-icache-set 512 --conf-icache-way 2 --conf-icache-ecc ecc --conf-icache-lock on --conf-dcache on --conf-dcache-line-size 32B --conf-dcache-set 256 --conf-dcache-way 4 --conf-dcache-ecc ecc --conf-dcache-lock on --conf-cctl on --conf-pmp 16 --conf-bus-overlap on --ideal-zero-memory-latency on --conf-memory-delay 0 --conf-icache-lock on --conf-dcache-lock on --conf-msc-ext on --conf-env-mode user"
set cpu step-insn-count "10000"
set cpu enable-step-trap? "false"
set cpu trace-filename "-"
set cpu trace-extract? "false"
set cpu trace-semantics? "false"
set cpu trace-disassemble? "false"
set cpu trace-result? "false"
set cpu trace-counter? "false"
set cpu final-insn-count? "false"
set cpu step-cycles ""
set cpu trap ""
set cpu trap-code ""
set cpu MHZ "60"
set cpu maximum_num_of_intrpt "64"
set cpu device-region "[0xe6800000-0xe68fffff],[0xe0100000-0xe01fffff],[0x80000000-0x801fffff],[0xf0200000-0xf02fffff],[0xf0300000-0xf03fffff],[0xf0400000-0xf04fffff],[0xf0500000-0xf05fffff],[0xf0600000-0xf06fffff],[0xf0700000-0xf07fffff],[0xf0e00000-0xf0efffff],[0xf0d00000-0xf0dfffff],[0xf0100000-0xf01fffff],[0xe6000000-0xe60fffff],[0xe4000000-0xe5ffffff],[0xe6400000-0xe67fffff],[0xe0000000-0xe00fffff],[0xf0b00000-0xf0bfffff],[0xf0f00000-0xf0ffffff],[0xf0000000-0xf00fffff],[0xf0a00000-0xf0afffff],[0x88000000-0x881fffff],[0xc0000000-0xc00fffff],[0xe0400000-0xe04fffff],[0xe0200000-0xe02fffff],[0xf0c00000-0xf0cfffff]"
connect-pin PLIC interrupt-target-0 -> cpu meip
connect-pin PLIC-SWINT interrupt-target-0 -> cpu msip
connect-pin V5Timer intr_pin -> cpu mtip
connect-pin PLIC interrupt-target-0-source-id -> cpu intr_id
connect-pin cpu time-query -> target-sched time-query
connect-pin cpu time-high  <- target-sched time-high
connect-pin cpu time-low   <- target-sched time-low
connect-bus cpu data-memory AHB access-port
connect-bus cpu insn-memory AHB access-port

# DMAC
set DMAC version-check "1.0.0.0"
set DMAC endianess "2"
connect-bus DMAC AXIMaster0 AHB access-port

# DRAM
set DRAM version-check "1.0.0.0"
set DRAM size "0x08000000"

# ETHC
set ETHC version-check "1.0.0.0"
set ETHC bus-endian "1"
set ETHC host-endian "2"
connect-bus ETHC to-access-port AHB access-port

# GPIO
set GPIO version-check "1.0.0.0"
set GPIO id-revision "0x02031000"
set GPIO configuration "0xe0000020"
set GPIO major-revision "0x00"
set GPIO minor-revision "0x0"
set GPIO number-of-channels "0x20"
set GPIO pclk-scale "1.0"
set GPIO extclk-scale "1.0"
connect-pin GPIO time-query -> target-sched time-query
connect-pin GPIO time-high  <- target-sched time-high
connect-pin GPIO time-low   <- target-sched time-low

# I2C
set I2C version-check "1.0.0.0"

# L2C
set L2C version-check "1.0.0.0"

# LCDC
set LCDC version-check "1.0.0.0"
set LCDC bus-endian "1"
set LCDC absolute-sync "1"
connect-pin LCDC time-query -> target-sched time-query
connect-pin LCDC time-high  <- target-sched time-high
connect-pin LCDC time-low   <- target-sched time-low
connect-bus LCDC frame-buffer AHB access-port

# MMCM_DFS
set MMCM_DFS version-check "1.0.0.0"

# PLDM
set PLDM version-check "1.0.0.0"
set PLDM size "0x00100000"

# PLIC
set PLIC version-check "1.0.0.0"
connect-pin UART1 INTR -> PLIC interrupt-source-8
connect-pin UART2 INTR -> PLIC interrupt-source-9
connect-pin Timer interrupt -> PLIC interrupt-source-3
connect-pin GPIO interrupt -> PLIC interrupt-source-7
connect-pin ETHC irq-out -> PLIC interrupt-source-19
connect-pin SDC sdc_intr -> PLIC interrupt-source-18
connect-pin RTC rtc-int-alarm -> PLIC interrupt-source-2
connect-pin RTC rtc-int-sec -> PLIC interrupt-source-1
connect-pin cpu ack_plic -> PLIC interrupt-target-0-intr-handle-ack
connect-pin SSP ssp_intr -> PLIC interrupt-source-17
connect-pin DMAC dmaint -> PLIC interrupt-source-10

# PLIC-SWINT
set PLIC-SWINT version-check "1.0.0.0"

# RTC
set RTC version-check "1.0.0.0"

# SDC
set SDC version-check "1.0.0.0"
set SDC fifo-depth "4"

# SID_DUMP
set SID_DUMP version-check "1.0.0.0"

# SMC_FLASH
set SMC_FLASH version-check "1.0.0.0"
set SMC_FLASH size "0x00200000"

# SMC_REG
set SMC_REG version-check "1.0.0.0"

# SMU
set SMU version-check "1.0.0.0"

# SPI1
set SPI1 version-check "1.0.0.0"

# SPI2
set SPI2 version-check "1.0.0.0"

# SPI_FLASH
set SPI_FLASH version-check "1.0.0.0"
set SPI_FLASH size "0x00200000"

# SSP
set SSP version-check "1.0.0.0"
set SSP tx-fifo-depth "8"
set SSP rx-fifo-depth "8"
connect-pin AC97CODEC SDATA_IN -> SSP rxd

# Timer
set Timer version-check "1.0.0.0"
set Timer id-revision "0x03031000"
set Timer configuration "0x4"
set Timer major-revision "0x00"
set Timer minor-revision "0x0"
set Timer number-of-channels "0x4"
set Timer max-tick-step "0x1000"
set Timer pclk-scale "1.0"
set Timer extclk-scale "1.0"
relate Timer cpu cpu
connect-pin Timer time-query -> target-sched time-query
connect-pin Timer time-high  <- target-sched time-high
connect-pin Timer time-low   <- target-sched time-low

# UART1
set UART1 version-check "1.0.0.0"
set UART1 id-revision "0x02010000"
set UART1 configuration "0x0"
set UART1 major-revision "0x000"
set UART1 minor-revision "0x0"
set UART1 fifo-depth "0x10"

# UART2
set UART2 version-check "1.0.0.0"
set UART2 id-revision "0x02010000"
set UART2 configuration "0x0"
set UART2 major-revision "0x000"
set UART2 minor-revision "0x0"
set UART2 fifo-depth "0x10"

# USB
set USB version-check "1.0.0.0"

# V5Timer
set V5Timer version-check "1.0.0.0"
set V5Timer MHZ "60"
set V5Timer enhance? "0"
relate V5Timer cpu cpu

# WDT
set WDT version-check "1.0.0.0"
set WDT id-revision "0x03002000"
set WDT major-revision "0x00"
set WDT minor-revision "0x0"
set WDT pclk-scale "1.0"
set WDT extclk-scale "1.0"
set WDT atcwdt200-wp-num "0x5aa5"
set WDT atcwdt200-restart-num "0xcafe"
connect-pin WDT time-query -> target-sched time-query
connect-pin WDT time-high  <- target-sched time-high
connect-pin WDT time-low   <- target-sched time-low

