Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 3115BC43458
	for <qemu-riscv@archiver.kernel.org>; Fri, 10 Jul 2026 21:02:15 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1wiIEs-0001Kp-Ld; Fri, 10 Jul 2026 16:54:26 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1wiIEo-0001Fd-TY
 for qemu-riscv@nongnu.org; Fri, 10 Jul 2026 16:54:22 -0400
Received: from mail-pf1-x430.google.com ([2607:f8b0:4864:20::430])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1wiIEf-0000fE-RJ
 for qemu-riscv@nongnu.org; Fri, 10 Jul 2026 16:54:22 -0400
Received: by mail-pf1-x430.google.com with SMTP id
 d2e1a72fcca58-8487214ad2bso1789571b3a.1
 for <qemu-riscv@nongnu.org>; Fri, 10 Jul 2026 13:54:13 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1783716852; x=1784321652; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=0XZuRi9HvvwiPYc6CNchjCF+2MDqKyBGJGQf+HVpXHI=;
 b=ooJxeiRvgTUCTjLrszFVuXSVeIeVpSheAKESnZ42/DC+6GTr1FY32dPscKWo2X7HsE
 RfOBJ9FG+dSd1YgZfaKCmx33xMd9HZruZ9dZcaDrm8b7zfM26QR8wuZtIBot1ZOvNMqK
 kGeqj/NoAQiQCpXs7PdqZHa5jJ34fJpQz0cCtjypemadSN1/SjgtnKPDXYf4CpXdrc/T
 lAywV6UHYG/fCcnKvAwFNx1KFfSq3sa/4GQcK7x6v8u19emgRYgffCjJHc9DhHafv/8z
 ZXKFhlkjt4VFBnVps5EqAxwzy/FKobPC/rTCTJe7Id7KW8udm5Xk65JhisqxmuXYZFf2
 yMCA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1783716852; x=1784321652;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to:content-type;
 bh=0XZuRi9HvvwiPYc6CNchjCF+2MDqKyBGJGQf+HVpXHI=;
 b=fQ6GLWg2tY/Ww7KNypSOc0oJu5BD9G1vCjUf0c9ExtsimkQKfLzrDqgaJ9xuRx+LLn
 DDC9NEllUa4k9iVOymClO9ZU2AiyyxFUyPSLGW/Kbmyeb7NvZAnuoHTgNS7OKoJYE/f6
 wxr1rY0N1cN0NiGzfs8Qvqd9qpShulsDGEglK/gWDhG5h6sf4YLO2drQRWIA06mJnEZp
 KonFCi1k4NXQr7xiQv/CtRxLFYmIg0qK2AJFPVjnkxUmzZwQ6zaNHI3OfR940Su4/pFs
 wGSt8cmXpc1HrHGBU2Fb2gKZxXqpLhsNW7nfZSVdqjQG6hbRXpM09KZsSdQEo402dQnE
 Lh5Q==
X-Forwarded-Encrypted: i=1;
 AHgh+RrDXWxIyflv6jL3C0jl8U3cbYNejEDGrNt8rHnwcttmHIfkVSGGiQqdtGY09vj3GY1RPvIWOo3ABPrc@nongnu.org
X-Gm-Message-State: AOJu0YxFZZFSxrcar8Muyo9kautn2Jvap1qN8jF/0ASP2zJnZ8ECXJaI
 oIw41KhnZbV6c4qb+CBGAWLExltlOph7zUD8JbzW/KH+50tvxCHHEjWa5GEFOyuWG/L8PBu+fi5
 K6hWY
X-Gm-Gg: AfdE7cnx0r2yae+YHkFyixU/ENAaECdrB5bXwKg3ruGz5kXBC0NLENbNbBILPUZS9+R
 SUm4wXFM0lEyd5HxxYRDyh+Oc6BpGOnnW9cZT0nLY3J3gLKjz3F5uA8mrAWEGsKTaZs4m65Ghnd
 LTFSe42+TAWC5IFI3qFVByBFJApSdgvHi8MAp3NCNgCKRxn9hl4ovLhzHNYCR6i/4FBSqwYR6/E
 uTgqPy7xGd9/2NaP1MC4KTbXwlDeIQ/pTDU/E27v6awVLkI/zF5gHJvCDC0x7Q7RmLRla8Ry3h7
 BxIl7cfj25czgTWNzHavZMUMDPmbi3mOaj4sXiOxI6R+0aQVwNe2UozWFU1gM72fQXLUCNIRUGT
 GQqz1GV22XaUn6w4r0d1dXWMmUibwl2C8OJN0SL9r/X6AwqlOCypN1qo9P50mO4WBHk+/WoGPFm
 67OxbWhz69IRaUx7yfuQ==
X-Received: by 2002:a05:6a00:b47:b0:848:5c00:fa91 with SMTP id
 d2e1a72fcca58-8488970ab10mr585319b3a.38.1783716852390; 
 Fri, 10 Jul 2026 13:54:12 -0700 (PDT)
Received: from stoup.. ([71.212.146.49]) by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-847f6d76106sm10780574b3a.40.2026.07.10.13.54.11
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 10 Jul 2026 13:54:12 -0700 (PDT)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, qemu-ppc@nongnu.org, qemu-riscv@nongnu.org,
 qemu-s390x@nongnu.org, jcmvbkbc@gmail.com
Subject: [PATCH v3 08/51] accel/tcg: Pass CPUBreakpoint to
 debug_check_breakpoint
Date: Fri, 10 Jul 2026 13:53:18 -0700
Message-ID: <20260710205401.836304-9-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260710205401.836304-1-richard.henderson@linaro.org>
References: <20260710205401.836304-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::430;
 envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x430.google.com
X-Spam_score_int: 4
X-Spam_score: 0.4
X-Spam_bar: /
X-Spam_report: (0.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1,
 DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 SUSPICIOUS_RECIPS=2.51 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

Add the argument and ignore it so far in all targets.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 include/accel/tcg/cpu-ops.h  | 2 +-
 target/arm/internals.h       | 2 +-
 target/ppc/internal.h        | 2 +-
 target/riscv/debug.h         | 2 +-
 target/xtensa/cpu.h          | 2 +-
 accel/tcg/cpu-exec.c         | 2 +-
 target/arm/tcg/debug.c       | 2 +-
 target/i386/tcg/tcg-cpu.c    | 2 +-
 target/ppc/tcg-excp_helper.c | 2 +-
 target/riscv/debug.c         | 2 +-
 target/xtensa/dbg_helper.c   | 2 +-
 11 files changed, 11 insertions(+), 11 deletions(-)

diff --git a/include/accel/tcg/cpu-ops.h b/include/accel/tcg/cpu-ops.h
index 568d82cdd3..3988bef520 100644
--- a/include/accel/tcg/cpu-ops.h
+++ b/include/accel/tcg/cpu-ops.h
@@ -264,7 +264,7 @@ struct TCGCPUOps {
      * @debug_check_breakpoint: return true if the architectural
      * breakpoint whose PC has matched should really fire.
      */
-    bool (*debug_check_breakpoint)(CPUState *cpu);
+    bool (*debug_check_breakpoint)(CPUState *cpu, CPUBreakpoint *bp);
 
     /**
      * @io_recompile_replay_branch: Callback for cpu_io_recompile.
diff --git a/target/arm/internals.h b/target/arm/internals.h
index 4026f67579..49ec97bd1c 100644
--- a/target/arm/internals.h
+++ b/target/arm/internals.h
@@ -689,7 +689,7 @@ void hw_breakpoint_update(ARMCPU *cpu, int n);
 void hw_breakpoint_update_all(ARMCPU *cpu);
 
 /* Callback function for checking if a breakpoint should trigger. */
-bool arm_debug_check_breakpoint(CPUState *cs);
+bool arm_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp);
 
 /* Callback function for checking if a watchpoint should trigger. */
 bool arm_debug_check_watchpoint(CPUState *cs, CPUWatchpoint *wp);
diff --git a/target/ppc/internal.h b/target/ppc/internal.h
index a3bb12afd9..ec057afa92 100644
--- a/target/ppc/internal.h
+++ b/target/ppc/internal.h
@@ -304,7 +304,7 @@ void ppc_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr,
                                    int mmu_idx, MemTxAttrs attrs,
                                    MemTxResult response, uintptr_t retaddr);
 void ppc_cpu_debug_excp_handler(CPUState *cs);
-bool ppc_cpu_debug_check_breakpoint(CPUState *cs);
+bool ppc_cpu_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp);
 bool ppc_cpu_debug_check_watchpoint(CPUState *cs, CPUWatchpoint *wp);
 
 G_NORETURN void powerpc_checkstop(CPUPPCState *env, const char *reason);
diff --git a/target/riscv/debug.h b/target/riscv/debug.h
index a25d099b37..8eb9eccd4c 100644
--- a/target/riscv/debug.h
+++ b/target/riscv/debug.h
@@ -144,7 +144,7 @@ void tdata_csr_write(CPURISCVState *env, int tdata_index, target_ulong val);
 target_ulong tinfo_csr_read(CPURISCVState *env);
 
 void riscv_cpu_debug_excp_handler(CPUState *cs);
-bool riscv_cpu_debug_check_breakpoint(CPUState *cs);
+bool riscv_cpu_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp);
 bool riscv_cpu_debug_check_watchpoint(CPUState *cs, CPUWatchpoint *wp);
 
 void riscv_trigger_realize(CPURISCVState *env);
diff --git a/target/xtensa/cpu.h b/target/xtensa/cpu.h
index ab42b4be00..590371c4dc 100644
--- a/target/xtensa/cpu.h
+++ b/target/xtensa/cpu.h
@@ -591,7 +591,7 @@ void xtensa_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
                                       int mmu_idx, MemTxAttrs attrs,
                                       MemTxResult response, uintptr_t retaddr);
 hwaddr xtensa_cpu_get_phys_addr_debug(CPUState *cpu, vaddr addr);
-bool xtensa_debug_check_breakpoint(CPUState *cs);
+bool xtensa_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp);
 #endif
 void xtensa_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
 void xtensa_count_regs(const XtensaConfig *config,
diff --git a/accel/tcg/cpu-exec.c b/accel/tcg/cpu-exec.c
index 257211235d..6547cc70c9 100644
--- a/accel/tcg/cpu-exec.c
+++ b/accel/tcg/cpu-exec.c
@@ -328,7 +328,7 @@ static bool check_for_breakpoints_slow(CPUState *cpu, vaddr pc,
 #else
                 const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
                 assert(tcg_ops->debug_check_breakpoint);
-                match_bp = tcg_ops->debug_check_breakpoint(cpu);
+                match_bp = tcg_ops->debug_check_breakpoint(cpu, bp);
 #endif
             }
 
diff --git a/target/arm/tcg/debug.c b/target/arm/tcg/debug.c
index 50b90ad675..306106b7e8 100644
--- a/target/arm/tcg/debug.c
+++ b/target/arm/tcg/debug.c
@@ -351,7 +351,7 @@ static bool bp_wp_matches(ARMCPU *cpu, int n, bool is_wp)
     return true;
 }
 
-bool arm_debug_check_breakpoint(CPUState *cs)
+bool arm_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp)
 {
     ARMCPU *cpu = ARM_CPU(cs);
     CPUARMState *env = &cpu->env;
diff --git a/target/i386/tcg/tcg-cpu.c b/target/i386/tcg/tcg-cpu.c
index 6f5dc06b3b..86832cfdf2 100644
--- a/target/i386/tcg/tcg-cpu.c
+++ b/target/i386/tcg/tcg-cpu.c
@@ -132,7 +132,7 @@ static int x86_cpu_mmu_index(CPUState *cs, bool ifetch)
 }
 
 #ifndef CONFIG_USER_ONLY
-static bool x86_debug_check_breakpoint(CPUState *cs)
+static bool x86_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp)
 {
     X86CPU *cpu = X86_CPU(cs);
     CPUX86State *env = &cpu->env;
diff --git a/target/ppc/tcg-excp_helper.c b/target/ppc/tcg-excp_helper.c
index b04f07a637..eb78a6a104 100644
--- a/target/ppc/tcg-excp_helper.c
+++ b/target/ppc/tcg-excp_helper.c
@@ -331,7 +331,7 @@ void ppc_cpu_debug_excp_handler(CPUState *cs)
 #endif
 }
 
-bool ppc_cpu_debug_check_breakpoint(CPUState *cs)
+bool ppc_cpu_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp)
 {
 #if defined(TARGET_PPC64)
     CPUPPCState *env = cpu_env(cs);
diff --git a/target/riscv/debug.c b/target/riscv/debug.c
index 1b88cd136c..5c378dd2e8 100644
--- a/target/riscv/debug.c
+++ b/target/riscv/debug.c
@@ -941,7 +941,7 @@ void riscv_cpu_debug_excp_handler(CPUState *cs)
     }
 }
 
-bool riscv_cpu_debug_check_breakpoint(CPUState *cs)
+bool riscv_cpu_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *ignore)
 {
     RISCVCPU *cpu = RISCV_CPU(cs);
     CPURISCVState *env = &cpu->env;
diff --git a/target/xtensa/dbg_helper.c b/target/xtensa/dbg_helper.c
index 20ddc527f8..557a7852c8 100644
--- a/target/xtensa/dbg_helper.c
+++ b/target/xtensa/dbg_helper.c
@@ -64,7 +64,7 @@ void HELPER(wsr_ibreaka)(CPUXtensaState *env, uint32_t i, uint32_t v)
     env->sregs[IBREAKA + i] = v;
 }
 
-bool xtensa_debug_check_breakpoint(CPUState *cs)
+bool xtensa_debug_check_breakpoint(CPUState *cs, CPUBreakpoint *bp)
 {
     CPUXtensaState *env = cpu_env(cs);
     unsigned int i;
-- 
2.43.0


