// Seed: 1580360872
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4
);
endmodule
module module_1 #(
    parameter id_23 = 32'd72,
    parameter id_30 = 32'd37,
    parameter id_39 = 32'd37
) (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wire id_7,
    output wire id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    input wor id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri0 id_15,
    output wor id_16,
    output wor id_17,
    input wire id_18,
    input tri1 id_19,
    output logic id_20,
    output wand id_21,
    output uwire id_22,
    input tri0 _id_23,
    input wor id_24,
    output tri1 id_25,
    input wand id_26,
    output tri0 id_27
    , id_41,
    input supply1 id_28,
    input supply1 id_29,
    input tri _id_30,
    input tri0 id_31,
    input tri0 id_32,
    output wand id_33,
    output wire id_34,
    input supply1 id_35,
    output uwire id_36,
    output wand id_37,
    input wire id_38,
    input wand _id_39
);
  tri0 [(  1 'b0 *  -1  ) : id_30] id_42;
  always_comb id_20 <= 1;
  parameter id_43 = 1;
  logic [id_23 : id_39] id_44;
  module_0 modCall_1 (
      id_18,
      id_7,
      id_13,
      id_1,
      id_28
  );
  assign modCall_1.id_4 = 0;
  assign id_42 = -1'b0;
endmodule
