--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IntDivClk35" MAXSKEW = 0.3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.233ns.
--------------------------------------------------------------------------------
Slack:     0.067ns IntDivClk35
Report:    0.233ns skew meets   0.300ns timing constraint by 0.067ns
From                         To                           Delay(ns)  Skew(ns)
BUFR_X1Y8.O                  ILOGIC_X1Y124.CLKDIV             0.795  0.058
BUFR_X1Y8.O                  IDELAY_X1Y124.C                  0.795  0.058
BUFR_X1Y8.O                  SLICE_X84Y141.CLK                0.970  0.233
BUFR_X1Y8.O                  SLICE_X85Y140.CLK                0.969  0.232
BUFR_X1Y8.O                  SLICE_X85Y141.CLK                0.970  0.233
BUFR_X1Y8.O                  SLICE_X87Y139.CLK                0.965  0.228
BUFR_X1Y8.O                  SLICE_X87Y141.CLK                0.966  0.229
BUFR_X1Y8.O                  SLICE_X93Y136.CLK                0.887  0.150
BUFR_X1Y8.O                  SLICE_X93Y140.CLK                0.890  0.153
BUFR_X1Y8.O                  SLICE_X92Y133.CLK                0.884  0.147
BUFR_X1Y8.O                  SLICE_X92Y136.CLK                0.887  0.150
BUFR_X1Y8.O                  SLICE_X92Y140.CLK                0.890  0.153
BUFR_X1Y8.O                  SLICE_X95Y134.CLK                0.884  0.147
BUFR_X1Y8.O                  SLICE_X95Y135.CLK                0.886  0.149
BUFR_X1Y8.O                  SLICE_X94Y134.CLK                0.884  0.147
BUFR_X1Y8.O                  SLICE_X94Y135.CLK                0.886  0.149
BUFR_X1Y8.O                  SLICE_X94Y136.CLK                0.886  0.149
BUFR_X1Y8.O                  SLICE_X96Y130.CLK                0.879  0.142
BUFR_X1Y8.O                  SLICE_X96Y133.CLK                0.883  0.146
BUFR_X1Y8.O                  SLICE_X110Y125.CLK               0.803  0.066
BUFR_X1Y8.O                  RAMB18_X4Y46.WRCLK               0.925  0.188
BUFR_X1Y8.O                  RAMB18_X5Y40.WRCLK               0.930  0.193
BUFR_X1Y8.O                  ILOGIC_X1Y130.CLKDIV             0.803  0.066
BUFR_X1Y8.O                  ILOGIC_X1Y129.CLKDIV             0.802  0.065
BUFR_X1Y8.O                  ILOGIC_X1Y106.CLKDIV             0.815  0.078
BUFR_X1Y8.O                  ILOGIC_X1Y105.CLKDIV             0.815  0.078
BUFR_X1Y8.O                  ILOGIC_X1Y110.CLKDIV             0.813  0.076
BUFR_X1Y8.O                  ILOGIC_X1Y109.CLKDIV             0.813  0.076
BUFR_X1Y8.O                  ILOGIC_X1Y142.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  ILOGIC_X1Y141.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  ILOGIC_X1Y108.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  ILOGIC_X1Y107.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  SLICE_X102Y109.CLK               0.888  0.151
BUFR_X1Y8.O                  SLICE_X102Y115.CLK               0.883  0.146
BUFR_X1Y8.O                  SLICE_X103Y110.CLK               0.888  0.151
BUFR_X1Y8.O                  SLICE_X103Y115.CLK               0.883  0.146
BUFR_X1Y8.O                  SLICE_X104Y109.CLK               0.885  0.148
BUFR_X1Y8.O                  SLICE_X111Y114.CLK               0.818  0.081
BUFR_X1Y8.O                  SLICE_X111Y115.CLK               0.816  0.079
BUFR_X1Y8.O                  SLICE_X110Y114.CLK               0.818  0.081

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "BitClk_N_0" MAXSKEW = 0.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.065ns.
--------------------------------------------------------------------------------
Slack:     0.035ns BitClk_N_0
Report:    0.065ns skew meets   0.100ns timing constraint by 0.035ns
From                         To                           Delay(ns)  Skew(ns)
BUFIO_X1Y8.O                 ILOGIC_X1Y124.CLK                0.320  0.044
BUFIO_X1Y8.O                 ILOGIC_X1Y130.CLK                0.328  0.052
BUFIO_X1Y8.O                 ILOGIC_X1Y130.CLKB               0.328  0.052
BUFIO_X1Y8.O                 ILOGIC_X1Y129.CLK                0.328  0.052
BUFIO_X1Y8.O                 ILOGIC_X1Y129.CLKB               0.328  0.052
BUFIO_X1Y8.O                 ILOGIC_X1Y106.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y106.CLKB               0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y105.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y105.CLKB               0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y110.CLK                0.340  0.064
BUFIO_X1Y8.O                 ILOGIC_X1Y110.CLKB               0.340  0.064
BUFIO_X1Y8.O                 ILOGIC_X1Y109.CLK                0.340  0.064
BUFIO_X1Y8.O                 ILOGIC_X1Y109.CLKB               0.340  0.064
BUFIO_X1Y8.O                 ILOGIC_X1Y142.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y142.CLKB               0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y141.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y141.CLKB               0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y108.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y108.CLKB               0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y107.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y107.CLKB               0.341  0.065

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "BitClk_N" MAXSKEW = 0.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.066ns.
--------------------------------------------------------------------------------
Slack:     0.034ns BitClk_N
Report:    0.066ns skew meets   0.100ns timing constraint by 0.034ns
From                         To                           Delay(ns)  Skew(ns)
BUFIO_X1Y4.O                 ILOGIC_X1Y90.CLK                 0.340  0.064
BUFIO_X1Y4.O                 ILOGIC_X1Y90.CLKB                0.340  0.064
BUFIO_X1Y4.O                 ILOGIC_X1Y89.CLK                 0.340  0.064
BUFIO_X1Y4.O                 ILOGIC_X1Y89.CLKB                0.340  0.064
BUFIO_X1Y4.O                 ILOGIC_X1Y82.CLK                 0.331  0.055
BUFIO_X1Y4.O                 ILOGIC_X1Y82.CLKB                0.331  0.055
BUFIO_X1Y4.O                 ILOGIC_X1Y81.CLK                 0.331  0.055
BUFIO_X1Y4.O                 ILOGIC_X1Y81.CLKB                0.331  0.055
BUFIO_X1Y4.O                 ILOGIC_X1Y73.CLK                 0.320  0.044
BUFIO_X1Y4.O                 ILOGIC_X1Y73.CLKB                0.320  0.044
BUFIO_X1Y4.O                 ILOGIC_X1Y74.CLK                 0.320  0.044
BUFIO_X1Y4.O                 ILOGIC_X1Y74.CLKB                0.320  0.044
BUFIO_X1Y4.O                 ILOGIC_X1Y96.CLK                 0.342  0.066
BUFIO_X1Y4.O                 ILOGIC_X1Y96.CLKB                0.342  0.066
BUFIO_X1Y4.O                 ILOGIC_X1Y95.CLK                 0.342  0.066
BUFIO_X1Y4.O                 ILOGIC_X1Y95.CLKB                0.342  0.066

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IntDivClk34" MAXSKEW = 0.3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.145ns.
--------------------------------------------------------------------------------
Slack:     0.155ns IntDivClk34
Report:    0.145ns skew meets   0.300ns timing constraint by 0.155ns
From                         To                           Delay(ns)  Skew(ns)
BUFR_X1Y4.O                  ILOGIC_X1Y90.CLKDIV              0.813  0.076
BUFR_X1Y4.O                  ILOGIC_X1Y89.CLKDIV              0.813  0.076
BUFR_X1Y4.O                  ILOGIC_X1Y82.CLKDIV              0.806  0.069
BUFR_X1Y4.O                  ILOGIC_X1Y81.CLKDIV              0.804  0.067
BUFR_X1Y4.O                  ILOGIC_X1Y73.CLKDIV              0.797  0.060
BUFR_X1Y4.O                  ILOGIC_X1Y74.CLKDIV              0.795  0.058
BUFR_X1Y4.O                  ILOGIC_X1Y96.CLKDIV              0.815  0.078
BUFR_X1Y4.O                  ILOGIC_X1Y95.CLKDIV              0.815  0.078
BUFR_X1Y4.O                  SLICE_X105Y85.CLK                0.882  0.145
BUFR_X1Y4.O                  SLICE_X105Y86.CLK                0.882  0.145
BUFR_X1Y4.O                  SLICE_X104Y86.CLK                0.882  0.145
BUFR_X1Y4.O                  SLICE_X108Y79.CLK                0.810  0.073
BUFR_X1Y4.O                  SLICE_X109Y79.CLK                0.810  0.073
BUFR_X1Y4.O                  SLICE_X110Y89.CLK                0.821  0.084
BUFR_X1Y4.O                  SLICE_X110Y90.CLK                0.821  0.084
BUFR_X1Y4.O                  SLICE_X110Y95.CLK                0.823  0.086

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 30.303 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17656 paths analyzed, 2590 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   8.320ns.
--------------------------------------------------------------------------------
Slack:                  1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.322ns (1.402 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (1.460ns logic, 6.503ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.322ns (1.402 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (1.460ns logic, 6.503ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.322ns (1.402 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (1.460ns logic, 6.503ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.322ns (1.402 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (1.460ns logic, 6.503ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.322ns (1.402 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y85.SR      net (fanout=18)       1.907   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      7.958ns (1.460ns logic, 6.498ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (1.402 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (1.522ns logic, 6.398ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (1.402 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (1.522ns logic, 6.398ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (1.402 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (1.522ns logic, 6.398ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (1.402 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (1.522ns logic, 6.398ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (1.402 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y85.SR      net (fanout=18)       1.907   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      7.915ns (1.522ns logic, 6.393ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.403 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (1.460ns logic, 6.354ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.403 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (1.460ns logic, 6.354ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.403 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (1.460ns logic, 6.354ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.403 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (1.460ns logic, 6.354ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.319ns (1.405 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y89.SR      net (fanout=18)       1.762   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (1.460ns logic, 6.353ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.319ns (1.405 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (1.460ns logic, 6.348ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.319ns (1.405 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (1.460ns logic, 6.348ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.319ns (1.405 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (1.460ns logic, 6.348ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.319ns (1.405 - 1.724)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.CQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y113.B3     net (fanout=8)        1.365   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (1.460ns logic, 6.348ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.314ns (1.403 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.522ns logic, 6.249ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.314ns (1.403 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.522ns logic, 6.249ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.314ns (1.403 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.522ns logic, 6.249ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.314ns (1.403 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y87.SR      net (fanout=18)       1.763   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y87.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.522ns logic, 6.249ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.770ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (1.405 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y89.SR      net (fanout=18)       1.762   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (1.522ns logic, 6.248ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (1.405 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.522ns logic, 6.243ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (1.405 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.522ns logic, 6.243ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (1.405 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.522ns logic, 6.243ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (1.405 - 1.717)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y126.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B2     net (fanout=3)        1.260   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X81Y89.SR      net (fanout=18)       1.757   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X81Y89.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.522ns logic, 6.243ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.402 - 1.723)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X27Y113.B4     net (fanout=3)        0.957   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (1.522ns logic, 6.095ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.402 - 1.723)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X27Y113.B4     net (fanout=3)        0.957   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X27Y113.B      Tilo                  0.124   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X28Y101.B5     net (fanout=4)        1.043   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X28Y101.BMUX   Tilo                  0.327   sLED_DutyCycle[9]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X41Y87.C4      net (fanout=131)      2.183   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X41Y87.C       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X80Y85.SR      net (fanout=18)       1.912   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X80Y85.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (1.522ns logic, 6.095ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -4.736ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 5.239ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: BUFG_DlyCtrl/I0
  Logical resource: BUFG_DlyCtrl/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK
  Location pin: SLICE_X32Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X38Y87.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X38Y89.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X38Y89.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X38Y89.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.081ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y147.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y147.BX     net (fanout=1)        0.483   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y147.CLK    Tdick                 0.045   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.563ns logic, 0.483ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Delay:                  1.062ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y147.BQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y147.CX     net (fanout=1)        0.481   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y147.CLK    Tdick                 0.028   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.546ns logic, 0.481ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClkDiv = PERIOD TIMEGRP "BitClkRefClk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 862 paths analyzed, 325 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.963ns.
--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.315ns (2.985 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    SLICE_X104Y86.A5     net (fanout=55)       4.110   IntBitClkDone
    SLICE_X104Y86.CLK    Tas                   0.047   AdcFrame1/currState_FSM_FFd1
                                                       AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1_rstpot
                                                       AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.503ns logic, 4.110ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcReader_B/AdcReader0/IntDataTotal_0 (FF)
  Destination:          FIFO18E1_AB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 0)
  Clock Path Skew:      -0.247ns (3.013 - 3.260)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcReader_B/AdcReader0/IntDataTotal_0 to FIFO18E1_AB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y95.DMUX   Tshcko                0.594   fifoDataInAB[20]
                                                       AdcReader_B/AdcReader0/IntDataTotal_0
    RAMB18_X5Y40.DIBDI0  net (fanout=2)        3.302   fifoDataInAB[16]
    RAMB18_X5Y40.WRCLK   Trdck_DIB             0.737   FIFO18E1_AB
                                                       FIFO18E1_AB
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (1.331ns logic, 3.302ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcReader_A/AdcReader1/IntDataTotal_5 (FF)
  Destination:          FIFO18E1_AB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 0)
  Clock Path Skew:      -0.245ns (3.013 - 3.258)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcReader_A/AdcReader1/IntDataTotal_5 to FIFO18E1_AB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y90.DQ     Tcko                  0.456   fifoDataInAB[11]
                                                       AdcReader_A/AdcReader1/IntDataTotal_5
    RAMB18_X5Y40.DIADI11 net (fanout=2)        3.399   fifoDataInAB[11]
    RAMB18_X5Y40.WRCLK   Trdck_DIA             0.737   FIFO18E1_AB
                                                       FIFO18E1_AB
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.193ns logic, 3.399ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_0 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_0 to AdcClk/IntNumIncDecIdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.AQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_0
    SLICE_X94Y136.D5     net (fanout=5)        1.430   AdcClk/IntCalVal[0]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X84Y141.CE     net (fanout=2)        0.523   AdcClk/_n0638_inv
    SLICE_X84Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[3]
                                                       AdcClk/IntNumIncDecIdly_3
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.157ns logic, 3.527ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcReader_A/AdcReader0/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 0)
  Clock Path Skew:      -0.382ns (2.918 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcReader_A/AdcReader0/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y89.CE1     net (fanout=55)       3.782   IntBitClkDone
    ILOGIC_X1Y89.CLKDIV  Tiscck_CE            -0.088   AdcReader_A/AdcReader0/AdcDataISerdes_N
                                                       AdcReader_A/AdcReader0/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (0.368ns logic, 3.782ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack:                  0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_0 (FF)
  Destination:          AdcClk/ReturnState_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 3)
  Clock Path Skew:      0.099ns (0.902 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_0 to AdcClk/ReturnState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.AQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_0
    SLICE_X94Y136.D5     net (fanout=5)        1.430   AdcClk/IntCalVal[0]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.CMUX   Tilo                  0.323   AdcClk/_n0576
                                                       AdcClk/_n0580_inv1
    SLICE_X85Y140.CE     net (fanout=1)        0.524   AdcClk/_n0580_inv
    SLICE_X85Y140.CLK    Tceck                 0.205   AdcClk/ReturnState[2]
                                                       AdcClk/ReturnState_2
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.232ns logic, 3.369ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_0 (FF)
  Destination:          AdcClk/ReturnState_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 3)
  Clock Path Skew:      0.099ns (0.902 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_0 to AdcClk/ReturnState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.AQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_0
    SLICE_X94Y136.D5     net (fanout=5)        1.430   AdcClk/IntCalVal[0]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.CMUX   Tilo                  0.323   AdcClk/_n0576
                                                       AdcClk/_n0580_inv1
    SLICE_X85Y140.CE     net (fanout=1)        0.524   AdcClk/_n0580_inv
    SLICE_X85Y140.CLK    Tceck                 0.205   AdcClk/ReturnState[2]
                                                       AdcClk/ReturnState_1
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.232ns logic, 3.369ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_1 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_1 to AdcClk/IntNumIncDecIdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.BQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_1
    SLICE_X94Y136.D6     net (fanout=5)        1.322   AdcClk/IntCalVal[1]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X84Y141.CE     net (fanout=2)        0.523   AdcClk/_n0638_inv
    SLICE_X84Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[3]
                                                       AdcClk/IntNumIncDecIdly_3
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.157ns logic, 3.419ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcReader_A/AdcReader1/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.390ns (2.910 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcReader_A/AdcReader1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y81.CE1     net (fanout=55)       3.714   IntBitClkDone
    ILOGIC_X1Y81.CLKDIV  Tiscck_CE            -0.088   AdcReader_A/AdcReader1/AdcDataISerdes_N
                                                       AdcReader_A/AdcReader1/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (0.368ns logic, 3.714ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcReader_A/AdcReader1/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 0)
  Clock Path Skew:      -0.388ns (2.912 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcReader_A/AdcReader1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y82.CE1     net (fanout=55)       3.705   IntBitClkDone
    ILOGIC_X1Y82.CLKDIV  Tiscck_CE            -0.088   AdcReader_A/AdcReader1/AdcDataISerdes_P
                                                       AdcReader_A/AdcReader1/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (0.368ns logic, 3.705ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcReader_B/AdcReader0/IntDataTotal_5 (FF)
  Destination:          FIFO18E1_AB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 0)
  Clock Path Skew:      -0.247ns (3.013 - 3.260)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcReader_B/AdcReader0/IntDataTotal_5 to FIFO18E1_AB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y95.BMUX   Tshcko                0.591   fifoDataInAB[20]
                                                       AdcReader_B/AdcReader0/IntDataTotal_5
    RAMB18_X5Y40.DIBDI10 net (fanout=2)        2.880   fifoDataInAB[26]
    RAMB18_X5Y40.WRCLK   Trdck_DIB             0.737   FIFO18E1_AB
                                                       FIFO18E1_AB
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (1.328ns logic, 2.880ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcReader_A/AdcReader1/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 0)
  Clock Path Skew:      -0.388ns (2.912 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcReader_A/AdcReader1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y82.CE2     net (fanout=55)       3.717   IntBitClkDone
    ILOGIC_X1Y82.CLKDIV  Tiscck_CE            -0.112   AdcReader_A/AdcReader1/AdcDataISerdes_P
                                                       AdcReader_A/AdcReader1/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.344ns logic, 3.717ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack:                  0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcReader_A/AdcReader1/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.058ns (Levels of Logic = 0)
  Clock Path Skew:      -0.390ns (2.910 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcReader_A/AdcReader1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y81.CE2     net (fanout=55)       3.714   IntBitClkDone
    ILOGIC_X1Y81.CLKDIV  Tiscck_CE            -0.112   AdcReader_A/AdcReader1/AdcDataISerdes_N
                                                       AdcReader_A/AdcReader1/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      4.058ns (0.344ns logic, 3.714ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack:                  0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/BitSlipCtrlP/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 1)
  Clock Path Skew:      -0.383ns (2.917 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/BitSlipCtrlP/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    SLICE_X104Y84.D6     net (fanout=55)       2.069   IntBitClkDone
    SLICE_X104Y84.D      Tilo                  0.124   AdcFrame1/Rst_INV_20_o
                                                       AdcFrame1/BitSlipCtrlN/Rst_INV_20_o1_INV_0
    SLICE_X108Y79.SR     net (fanout=3)        0.854   AdcFrame1/Rst_INV_20_o
    SLICE_X108Y79.CLK    Tsrck                 0.524   AdcFrame1/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrlP/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.104ns logic, 2.923ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/BitSlipCtrlP/currState_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 1)
  Clock Path Skew:      -0.383ns (2.917 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/BitSlipCtrlP/currState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    SLICE_X104Y84.D6     net (fanout=55)       2.069   IntBitClkDone
    SLICE_X104Y84.D      Tilo                  0.124   AdcFrame1/Rst_INV_20_o
                                                       AdcFrame1/BitSlipCtrlN/Rst_INV_20_o1_INV_0
    SLICE_X108Y79.SR     net (fanout=3)        0.854   AdcFrame1/Rst_INV_20_o
    SLICE_X108Y79.CLK    Tsrck                 0.524   AdcFrame1/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrlP/currState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.104ns logic, 2.923ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcReader_A/AdcReader0/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 0)
  Clock Path Skew:      -0.382ns (2.918 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcReader_A/AdcReader0/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y90.CE2     net (fanout=55)       3.683   IntBitClkDone
    ILOGIC_X1Y90.CLKDIV  Tiscck_CE            -0.112   AdcReader_A/AdcReader0/AdcDataISerdes_P
                                                       AdcReader_A/AdcReader0/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (0.344ns logic, 3.683ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack:                  0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_0 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_0 to AdcClk/IntNumIncDecIdly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.AQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_0
    SLICE_X94Y136.D5     net (fanout=5)        1.430   AdcClk/IntCalVal[0]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X85Y141.CE     net (fanout=2)        0.341   AdcClk/_n0638_inv
    SLICE_X85Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[2]
                                                       AdcClk/IntNumIncDecIdly_1
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (1.157ns logic, 3.345ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_0 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_0 to AdcClk/IntNumIncDecIdly_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.AQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_0
    SLICE_X94Y136.D5     net (fanout=5)        1.430   AdcClk/IntCalVal[0]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X85Y141.CE     net (fanout=2)        0.341   AdcClk/_n0638_inv
    SLICE_X85Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[2]
                                                       AdcClk/IntNumIncDecIdly_2
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (1.157ns logic, 3.345ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_0 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_0 to AdcClk/IntNumIncDecIdly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.AQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_0
    SLICE_X94Y136.D5     net (fanout=5)        1.430   AdcClk/IntCalVal[0]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X85Y141.CE     net (fanout=2)        0.341   AdcClk/_n0638_inv
    SLICE_X85Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[2]
                                                       AdcClk/IntNumIncDecIdly_0
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (1.157ns logic, 3.345ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcReader_B/AdcReader0/IntDataTotal_1 (FF)
  Destination:          FIFO18E1_AB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 0)
  Clock Path Skew:      -0.247ns (3.013 - 3.260)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcReader_B/AdcReader0/IntDataTotal_1 to FIFO18E1_AB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y95.CQ     Tcko                  0.456   fifoDataInAB[20]
                                                       AdcReader_B/AdcReader0/IntDataTotal_1
    RAMB18_X5Y40.DIBDI4  net (fanout=2)        2.957   fifoDataInAB[20]
    RAMB18_X5Y40.WRCLK   Trdck_DIB             0.737   FIFO18E1_AB
                                                       FIFO18E1_AB
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.193ns logic, 2.957ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_1 (FF)
  Destination:          AdcClk/ReturnState_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 3)
  Clock Path Skew:      0.099ns (0.902 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_1 to AdcClk/ReturnState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.BQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_1
    SLICE_X94Y136.D6     net (fanout=5)        1.322   AdcClk/IntCalVal[1]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.CMUX   Tilo                  0.323   AdcClk/_n0576
                                                       AdcClk/_n0580_inv1
    SLICE_X85Y140.CE     net (fanout=1)        0.524   AdcClk/_n0580_inv
    SLICE_X85Y140.CLK    Tceck                 0.205   AdcClk/ReturnState[2]
                                                       AdcClk/ReturnState_1
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.232ns logic, 3.261ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_1 (FF)
  Destination:          AdcClk/ReturnState_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 3)
  Clock Path Skew:      0.099ns (0.902 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_1 to AdcClk/ReturnState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.BQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_1
    SLICE_X94Y136.D6     net (fanout=5)        1.322   AdcClk/IntCalVal[1]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.CMUX   Tilo                  0.323   AdcClk/_n0576
                                                       AdcClk/_n0580_inv1
    SLICE_X85Y140.CE     net (fanout=1)        0.524   AdcClk/_n0580_inv
    SLICE_X85Y140.CLK    Tceck                 0.205   AdcClk/ReturnState[2]
                                                       AdcClk/ReturnState_2
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.232ns logic, 3.261ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcReader_A/AdcReader0/IntDataTotal_5 (FF)
  Destination:          FIFO18E1_AB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.109ns (Levels of Logic = 0)
  Clock Path Skew:      -0.245ns (3.013 - 3.258)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcReader_A/AdcReader0/IntDataTotal_5 to FIFO18E1_AB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y90.CQ     Tcko                  0.456   fifoDataInAB[11]
                                                       AdcReader_A/AdcReader0/IntDataTotal_5
    RAMB18_X5Y40.DIADI10 net (fanout=2)        2.916   fifoDataInAB[10]
    RAMB18_X5Y40.WRCLK   Trdck_DIA             0.737   FIFO18E1_AB
                                                       FIFO18E1_AB
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (1.193ns logic, 2.916ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcReader_B/AdcReader0/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 0)
  Clock Path Skew:      -0.380ns (2.920 - 3.300)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcReader_B/AdcReader0/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y135.AQ     Tcko                  0.456   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y95.CE1     net (fanout=55)       3.550   IntBitClkDone
    ILOGIC_X1Y95.CLKDIV  Tiscck_CE            -0.088   AdcReader_B/AdcReader0/AdcDataISerdes_N
                                                       AdcReader_B/AdcReader0/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (0.368ns logic, 3.550ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntTimeOutCnt_0 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.903 - 0.965)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntTimeOutCnt_0 to AdcClk/IntNumIncDecIdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y139.AQ     Tcko                  0.456   AdcClk/IntTimeOutCnt[2]
                                                       AdcClk/IntTimeOutCnt_0
    SLICE_X85Y140.B1     net (fanout=6)        1.168   AdcClk/IntTimeOutCnt[0]
    SLICE_X85Y140.B      Tilo                  0.124   AdcClk/ReturnState[2]
                                                       AdcClk/Mmux_State[3]_X_10_o_wide_mux_48_OUT211
    SLICE_X85Y140.C5     net (fanout=3)        0.504   AdcClk/Mmux_State[3]_X_10_o_wide_mux_48_OUT21
    SLICE_X85Y140.C      Tilo                  0.124   AdcClk/ReturnState[2]
                                                       AdcClk/_n0580_inv11
    SLICE_X84Y140.B1     net (fanout=2)        1.008   AdcClk/_n0580_inv1
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X84Y141.CE     net (fanout=2)        0.523   AdcClk/_n0638_inv
    SLICE_X84Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[3]
                                                       AdcClk/IntNumIncDecIdly_3
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.033ns logic, 3.203ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_1 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_1 to AdcClk/IntNumIncDecIdly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.BQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_1
    SLICE_X94Y136.D6     net (fanout=5)        1.322   AdcClk/IntCalVal[1]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X85Y141.CE     net (fanout=2)        0.341   AdcClk/_n0638_inv
    SLICE_X85Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[2]
                                                       AdcClk/IntNumIncDecIdly_0
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (1.157ns logic, 3.237ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_1 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_1 to AdcClk/IntNumIncDecIdly_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.BQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_1
    SLICE_X94Y136.D6     net (fanout=5)        1.322   AdcClk/IntCalVal[1]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X85Y141.CE     net (fanout=2)        0.341   AdcClk/_n0638_inv
    SLICE_X85Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[2]
                                                       AdcClk/IntNumIncDecIdly_2
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (1.157ns logic, 3.237ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntCalVal_1 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 4)
  Clock Path Skew:      0.100ns (0.903 - 0.803)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntCalVal_1 to AdcClk/IntNumIncDecIdly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y125.BQ    Tcko                  0.456   AdcClk/IntCalVal[1]
                                                       AdcClk/IntCalVal_1
    SLICE_X94Y136.D6     net (fanout=5)        1.322   AdcClk/IntCalVal[1]
    SLICE_X94Y136.D      Tilo                  0.124   AdcClk/IntCalValReg[1]
                                                       AdcClk/n004821
    SLICE_X83Y140.B6     net (fanout=6)        0.814   AdcClk/n0048
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X85Y141.CE     net (fanout=2)        0.341   AdcClk/_n0638_inv
    SLICE_X85Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[2]
                                                       AdcClk/IntNumIncDecIdly_1
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (1.157ns logic, 3.237ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntStepCnt_2 (FF)
  Destination:          AdcClk/IntNumIncDecIdly_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.903 - 0.884)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntStepCnt_2 to AdcClk/IntNumIncDecIdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y133.CQ     Tcko                  0.518   AdcClk/IntStepCnt[2]
                                                       AdcClk/IntStepCnt_2
    SLICE_X92Y134.A3     net (fanout=2)        0.672   AdcClk/IntStepCnt[2]
    SLICE_X92Y134.A      Tilo                  0.124   AdcClk/IntStepCnt[3]_PWR_10_o_equal_24_o
                                                       AdcClk/IntStepCnt[3]_PWR_10_o_equal_24_o<3>1
    SLICE_X83Y140.B3     net (fanout=5)        1.132   AdcClk/IntStepCnt[3]_PWR_10_o_equal_24_o
    SLICE_X83Y140.B      Tilo                  0.124   AdcClk/N10
                                                       AdcClk/_n0576<3>2
    SLICE_X84Y140.C5     net (fanout=1)        0.601   AdcClk/_n0576<3>1
    SLICE_X84Y140.C      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0576<3>3
    SLICE_X84Y140.B6     net (fanout=1)        0.159   AdcClk/_n0576
    SLICE_X84Y140.B      Tilo                  0.124   AdcClk/_n0576
                                                       AdcClk/_n0638_inv1
    SLICE_X84Y141.CE     net (fanout=2)        0.523   AdcClk/_n0638_inv
    SLICE_X84Y141.CLK    Tceck                 0.205   AdcClk/IntNumIncDecIdly[3]
                                                       AdcClk/IntNumIncDecIdly_3
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (1.219ns logic, 3.087ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcReader_D/AdcReader1/IntDataTotal_0 (FF)
  Destination:          FIFO18E1_CD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.862 - 0.883)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcReader_D/AdcReader1/IntDataTotal_0 to FIFO18E1_CD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y115.BQ    Tcko                  0.456   fifoDataInCD[19]
                                                       AdcReader_D/AdcReader1/IntDataTotal_0
    SLICE_X85Y115.C6     net (fanout=2)        1.577   fifoDataInCD[17]
    SLICE_X85Y115.C      Tilo                  0.124   fifoParInCD[2]
                                                       AdcReader_D/Mxor_DataParOut<0>_xo<0>_SW0
    SLICE_X85Y115.D6     net (fanout=1)        0.494   AdcReader_D/N10
    SLICE_X85Y115.D      Tilo                  0.124   fifoParInCD[2]
                                                       AdcReader_D/Mxor_DataParOut<0>_xo<0>
    RAMB18_X4Y46.DIPBDIP0net (fanout=1)        0.724   fifoParInCD[2]
    RAMB18_X4Y46.WRCLK   Trdck_DIPB            0.737   FIFO18E1_CD
                                                       FIFO18E1_CD
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.441ns logic, 2.795ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkDiv = PERIOD TIMEGRP "BitClkRefClk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: FIFO18E1_CD/WRCLK
  Logical resource: FIFO18E1_CD/WRCLK
  Location pin: RAMB18_X4Y46.WRCLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: FIFO18E1_AB/WRCLK
  Logical resource: FIFO18E1_AB/WRCLK
  Location pin: RAMB18_X5Y40.WRCLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 2.640ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.360ns (423.729MHz) (Tidelayper_C)
  Physical resource: AdcClk/AdcClock_I_Iodly/C
  Logical resource: AdcClk/AdcClock_I_Iodly/C
  Location pin: IDELAY_X1Y124.C
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcClk/AdcClock_I_Isrds_Master/CLKDIV
  Logical resource: AdcClk/AdcClock_I_Isrds_Master/CLKDIV
  Location pin: ILOGIC_X1Y124.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_D/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y130.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_D/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y129.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_A/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y90.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_A/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y89.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_A/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y82.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_A/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y81.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_C/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y106.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_C/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y105.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcFrame1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcFrame1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y73.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcFrame1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcFrame1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y74.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_C/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y110.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_C/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y109.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_B/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y142.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_B/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y141.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_D/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y108.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_D/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y107.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_B/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y96.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_B/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y95.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: AdcClk/IntNumIncDecIdly[3]/CLK
  Logical resource: AdcClk/IntNumIncDecIdly_3/CK
  Location pin: SLICE_X84Y141.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: AdcClk/IntNumIncDecIdly[3]/CLK
  Logical resource: AdcClk/IntNumIncDecIdly_3/CK
  Location pin: SLICE_X84Y141.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: AdcClk/IntNumIncDecIdly[3]/CLK
  Logical resource: AdcClk/IntNumIncDecIdly_3/CK
  Location pin: SLICE_X84Y141.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: AdcClk/IntNumIncDecIdly[3]/SR
  Logical resource: AdcClk/IntNumIncDecIdly_3/SR
  Location pin: SLICE_X84Y141.SR
  Clock network: IntRst
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_1/CK
  Location pin: SLICE_X85Y140.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_1/CK
  Location pin: SLICE_X85Y140.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_1/CK
  Location pin: SLICE_X85Y140.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: AdcClk/ReturnState[2]/SR
  Logical resource: AdcClk/ReturnState_1/SR
  Location pin: SLICE_X85Y140.SR
  Clock network: IntRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClkIsrds_ClkFfs = MAXDELAY FROM TIMEGRP "AdcClk_Isrds" TO 
TIMEGRP         "AdcClk_Ffs" 4.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 49 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.143ns.
--------------------------------------------------------------------------------
Slack:                  0.357ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X85Y141.CLK    net (fanout=40)       0.970   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.134ns logic, 3.009ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.357ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X85Y141.CLK    net (fanout=40)       0.970   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.134ns logic, 3.009ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.357ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X84Y141.CLK    net (fanout=40)       0.970   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.134ns logic, 3.009ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.357ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X85Y141.CLK    net (fanout=40)       0.970   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.134ns logic, 3.009ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/ReturnState_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.142ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/ReturnState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X85Y140.CLK    net (fanout=40)       0.969   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.134ns logic, 3.008ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/ReturnState_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.142ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/ReturnState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X85Y140.CLK    net (fanout=40)       0.969   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.134ns logic, 3.008ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.361ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/PassedSubState (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.139ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/PassedSubState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X87Y141.CLK    net (fanout=40)       0.966   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.134ns logic, 3.005ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.362ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.138ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X87Y139.CLK    net (fanout=40)       0.965   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.134ns logic, 3.004ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.362ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.138ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X87Y139.CLK    net (fanout=40)       0.965   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.134ns logic, 3.004ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.362ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.138ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X87Y139.CLK    net (fanout=40)       0.965   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.134ns logic, 3.004ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.362ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.138ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X87Y139.CLK    net (fanout=40)       0.965   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.134ns logic, 3.004ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y140.CLK    net (fanout=40)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X93Y140.CLK    net (fanout=40)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y140.CLK    net (fanout=40)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X93Y140.CLK    net (fanout=40)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntAction_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.060ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntAction_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y136.CLK    net (fanout=40)       0.887   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.134ns logic, 2.926ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntAction_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.060ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntAction_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y136.CLK    net (fanout=40)       0.887   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.134ns logic, 2.926ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTurnAroundBit (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.060ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTurnAroundBit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X93Y136.CLK    net (fanout=40)       0.887   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.134ns logic, 2.926ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntClkCtrlDlyInc (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntClkCtrlDlyInc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X94Y135.CLK    net (fanout=40)       0.886   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.134ns logic, 2.925ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntClkCtrlDone (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntClkCtrlDone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X95Y135.CLK    net (fanout=40)       0.886   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.134ns logic, 2.925ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntCalValReg_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntCalValReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X94Y136.CLK    net (fanout=40)       0.886   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.134ns logic, 2.925ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntCalValReg_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntCalValReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X94Y136.CLK    net (fanout=40)       0.886   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.134ns logic, 2.925ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y133.CLK    net (fanout=40)       0.884   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.134ns logic, 2.923ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntProceedDone (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntProceedDone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X95Y134.CLK    net (fanout=40)       0.884   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.134ns logic, 2.923ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntClkCtrlDlyCe (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntClkCtrlDlyCe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X94Y134.CLK    net (fanout=40)       0.884   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.134ns logic, 2.923ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y133.CLK    net (fanout=40)       0.884   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.134ns logic, 2.923ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y133.CLK    net (fanout=40)       0.884   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.134ns logic, 2.923ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X92Y133.CLK    net (fanout=40)       0.884   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.134ns logic, 2.923ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.444ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntProceed (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.056ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntProceed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X96Y133.CLK    net (fanout=40)       0.883   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.134ns logic, 2.922ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.448ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntproceedCntTc_d (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.052ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntproceedCntTc_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X96Y130.CLK    net (fanout=40)       0.879   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.134ns logic, 2.918ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DCLK[0]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DCLK[0]        |    4.963|         |         |         |
DCLK[1]        |    4.963|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK[1]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DCLK[0]        |    4.963|         |         |         |
DCLK[1]        |    4.963|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 4736  (Setup/Max: 0, Hold: 0, Component Switching Limit: 4736)

Constraints cover 18581 paths, 4 nets, and 3826 connections

Design statistics:
   Minimum period:   8.320ns{1}   (Maximum frequency: 120.192MHz)
   Maximum path delay from/to any node:   4.143ns
   Maximum net skew:   0.233ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 15 11:48:32 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 633 MB



