set ::env(PROJECT_NAME) i8255
set ::env(DESIGN_TOP) i8255
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/i8255/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/i8255/rtl/i8255.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) Communication
