// Seed: 417590602
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2 ? id_2 : id_4 == id_2;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4[1];
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_0.id_3 = 0;
  wire id_6;
endmodule
