{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 21 10:55:28 2018 " "Info: Processing started: Fri Dec 21 10:55:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dtrigg -c Dtrigg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Dtrigg -c Dtrigg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrigg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file dtrigg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dtrigg " "Info: Found entity 1: Dtrigg" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametr.sv 1 0 " "Info: Found 1 design units, including 0 entities, in source file parametr.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parametr (SystemVerilog) " "Info: Found design unit 1: parametr (SystemVerilog)" {  } { { "parametr.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/parametr.sv" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dtrigg " "Info: Elaborating entity \"Dtrigg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Dtrigg.sv(20) " "Warning (10235): Verilog HDL Always Construct warning at Dtrigg.sv(20): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Dtrigg.sv(20) " "Warning (10235): Verilog HDL Always Construct warning at Dtrigg.sv(20): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C Dtrigg.sv(21) " "Warning (10235): Verilog HDL Always Construct warning at Dtrigg.sv(21): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "umn Dtrigg.sv(22) " "Warning (10235): Verilog HDL Always Construct warning at Dtrigg.sv(22): variable \"umn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum Dtrigg.sv(22) " "Warning (10235): Verilog HDL Always Construct warning at Dtrigg.sv(22): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "umn Dtrigg.sv(16) " "Warning (10240): Verilog HDL Always Construct warning at Dtrigg.sv(16): inferring latch(es) for variable \"umn\", which holds its previous value in one or more paths through the always construct" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum Dtrigg.sv(16) " "Warning (10240): Verilog HDL Always Construct warning at Dtrigg.sv(16): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[0\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[1\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[2\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[3\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[4\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[5\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[6\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[7\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[8\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[9\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[10\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[11\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[12\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[13\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[14\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"sum\[15\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[0\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[0\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[1\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[1\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[2\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[2\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[3\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[3\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[4\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[4\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[5\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[5\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[6\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[6\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[7\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[7\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[8\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[8\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[9\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[9\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[10\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[10\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[11\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[11\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[12\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[12\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[13\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[13\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[14\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[14\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umn\[15\] Dtrigg.sv(16) " "Info (10041): Inferred latch for \"umn\[15\]\" at Dtrigg.sv(16)" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Dtrigg.sv" "Mult0" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 20 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q6t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_q6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q6t " "Info: Found entity 1: mult_q6t" {  } { { "db/mult_q6t.tdf" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/db/mult_q6t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "Dtrigg.sv" "" { Text "C:/Users/User/Desktop/Lykova Y.A/3/Dtrigg.sv" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Info: Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 10:55:30 2018 " "Info: Processing ended: Fri Dec 21 10:55:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
