

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Thu Sep 05 20:34:10 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        example_hls
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      3.10|        0.57|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    7|    4|    8| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+
        |                                           |                                |  Latency  |  Interval | Pipeline|
        |                  Instance                 |             Module             | min | max | min | max |   Type  |
        +-------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+
        |grp_example_Block_codeRepl951_proc_fu_100  |example_Block_codeRepl951_proc  |    3|    7|    3|    7|   none  |
        +-------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |       60|      -|    1862|    5145|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       60|      0|    1862|    5145|
+-----------------+---------+-------+--------+--------+
|Available        |     2160|   2760|  663360|  331680|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+------+------+
    |              Instance             |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------------+--------------------------------+---------+-------+------+------+
    |example_Block_codeRepl951_proc_U0  |example_Block_codeRepl951_proc  |       60|      0|  1862|  5145|
    +-----------------------------------+--------------------------------+---------+-------+------+------+
    |Total                              |                                |       60|      0|  1862|  5145|
    +-----------------------------------+--------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|prt_nw2sbu_TDATA   |  in |  256|    axis    | prt_nw2sbu_V_data_V |    pointer   |
|prt_nw2sbu_TKEEP   |  in |   32|    axis    | prt_nw2sbu_V_keep_V |    pointer   |
|prt_nw2sbu_TLAST   |  in |    1|    axis    | prt_nw2sbu_V_last_V |    pointer   |
|prt_nw2sbu_TID     |  in |    3|    axis    |  prt_nw2sbu_V_id_V  |    pointer   |
|prt_nw2sbu_TUSER   |  in |   12|    axis    | prt_nw2sbu_V_user_V |    pointer   |
|prt_nw2sbu_TVALID  |  in |    1|    axis    | prt_nw2sbu_V_user_V |    pointer   |
|prt_nw2sbu_TREADY  | out |    1|    axis    | prt_nw2sbu_V_user_V |    pointer   |
|prt_cx2sbu_TDATA   |  in |  256|    axis    | prt_cx2sbu_V_data_V |    pointer   |
|prt_cx2sbu_TKEEP   |  in |   32|    axis    | prt_cx2sbu_V_keep_V |    pointer   |
|prt_cx2sbu_TLAST   |  in |    1|    axis    | prt_cx2sbu_V_last_V |    pointer   |
|prt_cx2sbu_TID     |  in |    3|    axis    |  prt_cx2sbu_V_id_V  |    pointer   |
|prt_cx2sbu_TUSER   |  in |   12|    axis    | prt_cx2sbu_V_user_V |    pointer   |
|prt_cx2sbu_TVALID  |  in |    1|    axis    | prt_cx2sbu_V_user_V |    pointer   |
|prt_cx2sbu_TREADY  | out |    1|    axis    | prt_cx2sbu_V_user_V |    pointer   |
|mlx2sbu_TDATA      |  in |  256|    axis    |   mlx2sbu_V_data_V  |    pointer   |
|mlx2sbu_TKEEP      |  in |   32|    axis    |   mlx2sbu_V_keep_V  |    pointer   |
|mlx2sbu_TLAST      |  in |    1|    axis    |   mlx2sbu_V_last_V  |    pointer   |
|mlx2sbu_TID        |  in |    3|    axis    |    mlx2sbu_V_id_V   |    pointer   |
|mlx2sbu_TUSER      |  in |   12|    axis    |   mlx2sbu_V_user_V  |    pointer   |
|mlx2sbu_TVALID     |  in |    1|    axis    |   mlx2sbu_V_user_V  |    pointer   |
|mlx2sbu_TREADY     | out |    1|    axis    |   mlx2sbu_V_user_V  |    pointer   |
|sbu2prt_cx_TDATA   | out |  256|    axis    | sbu2prt_cx_V_data_V |    pointer   |
|sbu2prt_cx_TKEEP   | out |   32|    axis    | sbu2prt_cx_V_keep_V |    pointer   |
|sbu2prt_cx_TLAST   | out |    1|    axis    | sbu2prt_cx_V_last_V |    pointer   |
|sbu2prt_cx_TID     | out |    3|    axis    |  sbu2prt_cx_V_id_V  |    pointer   |
|sbu2prt_cx_TUSER   | out |   12|    axis    | sbu2prt_cx_V_user_V |    pointer   |
|sbu2prt_cx_TVALID  | out |    1|    axis    | sbu2prt_cx_V_user_V |    pointer   |
|sbu2prt_cx_TREADY  |  in |    1|    axis    | sbu2prt_cx_V_user_V |    pointer   |
|sbu2prt_nw_TDATA   | out |  256|    axis    | sbu2prt_nw_V_data_V |    pointer   |
|sbu2prt_nw_TKEEP   | out |   32|    axis    | sbu2prt_nw_V_keep_V |    pointer   |
|sbu2prt_nw_TLAST   | out |    1|    axis    | sbu2prt_nw_V_last_V |    pointer   |
|sbu2prt_nw_TID     | out |    3|    axis    |  sbu2prt_nw_V_id_V  |    pointer   |
|sbu2prt_nw_TUSER   | out |   12|    axis    | sbu2prt_nw_V_user_V |    pointer   |
|sbu2prt_nw_TVALID  | out |    1|    axis    | sbu2prt_nw_V_user_V |    pointer   |
|sbu2prt_nw_TREADY  |  in |    1|    axis    | sbu2prt_nw_V_user_V |    pointer   |
|sbu2mlx_TDATA      | out |  256|    axis    |   sbu2mlx_V_data_V  |    pointer   |
|sbu2mlx_TKEEP      | out |   32|    axis    |   sbu2mlx_V_keep_V  |    pointer   |
|sbu2mlx_TLAST      | out |    1|    axis    |   sbu2mlx_V_last_V  |    pointer   |
|sbu2mlx_TID        | out |    3|    axis    |    sbu2mlx_V_id_V   |    pointer   |
|sbu2mlx_TUSER      | out |   12|    axis    |   sbu2mlx_V_user_V  |    pointer   |
|sbu2mlx_TVALID     | out |    1|    axis    |   sbu2mlx_V_user_V  |    pointer   |
|sbu2mlx_TREADY     |  in |    1|    axis    |   sbu2mlx_V_user_V  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |       example       | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |       example       | return value |
|ap_done            | out |    1| ap_ctrl_hs |       example       | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       example       | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       example       | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       example       | return value |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 3.10ns
ST_1: stg_3 [2/2] 3.10ns
codeRepl:38  call fastcc void @example_Block_codeRepl951_proc(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V, i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V)


 <State 2>: 3.10ns
ST_2: stg_4 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_2: stg_5 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i256* %prt_nw2sbu_V_data_V), !map !7

ST_2: stg_6 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %prt_nw2sbu_V_keep_V), !map !13

ST_2: stg_7 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %prt_nw2sbu_V_last_V), !map !17

ST_2: stg_8 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i3* %prt_nw2sbu_V_id_V), !map !21

ST_2: stg_9 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i12* %prt_nw2sbu_V_user_V), !map !25

ST_2: stg_10 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i256* %prt_cx2sbu_V_data_V), !map !29

ST_2: stg_11 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %prt_cx2sbu_V_keep_V), !map !33

ST_2: stg_12 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %prt_cx2sbu_V_last_V), !map !37

ST_2: stg_13 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i3* %prt_cx2sbu_V_id_V), !map !41

ST_2: stg_14 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i12* %prt_cx2sbu_V_user_V), !map !45

ST_2: stg_15 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i256* %mlx2sbu_V_data_V), !map !49

ST_2: stg_16 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mlx2sbu_V_keep_V), !map !53

ST_2: stg_17 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mlx2sbu_V_last_V), !map !57

ST_2: stg_18 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i3* %mlx2sbu_V_id_V), !map !61

ST_2: stg_19 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i12* %mlx2sbu_V_user_V), !map !65

ST_2: stg_20 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i256* %sbu2prt_cx_V_data_V), !map !69

ST_2: stg_21 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sbu2prt_cx_V_keep_V), !map !73

ST_2: stg_22 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sbu2prt_cx_V_last_V), !map !77

ST_2: stg_23 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecBitsMap(i3* %sbu2prt_cx_V_id_V), !map !81

ST_2: stg_24 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i12* %sbu2prt_cx_V_user_V), !map !85

ST_2: stg_25 [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i256* %sbu2prt_nw_V_data_V), !map !89

ST_2: stg_26 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sbu2prt_nw_V_keep_V), !map !93

ST_2: stg_27 [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sbu2prt_nw_V_last_V), !map !97

ST_2: stg_28 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %sbu2prt_nw_V_id_V), !map !101

ST_2: stg_29 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap(i12* %sbu2prt_nw_V_user_V), !map !105

ST_2: stg_30 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecBitsMap(i256* %sbu2mlx_V_data_V), !map !109

ST_2: stg_31 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sbu2mlx_V_keep_V), !map !113

ST_2: stg_32 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sbu2mlx_V_last_V), !map !117

ST_2: stg_33 [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecBitsMap(i3* %sbu2mlx_V_id_V), !map !121

ST_2: stg_34 [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecBitsMap(i12* %sbu2mlx_V_user_V), !map !125

ST_2: stg_35 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind

ST_2: stg_36 [1/1] 0.00ns
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_37 [1/1] 0.00ns
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_38 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_39 [1/1] 0.00ns
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_40 [1/1] 0.00ns
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_41 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_42 [1/2] 3.10ns
codeRepl:38  call fastcc void @example_Block_codeRepl951_proc(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V, i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V)

ST_2: stg_43 [1/1] 0.00ns
codeRepl:39  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prt_nw2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DetectState]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reply]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ DetectState_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reply_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mergeState]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mergeState_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ streamSource_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ streamSource_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4  (specdataflowpipeline) [ 000]
stg_5  (specbitsmap         ) [ 000]
stg_6  (specbitsmap         ) [ 000]
stg_7  (specbitsmap         ) [ 000]
stg_8  (specbitsmap         ) [ 000]
stg_9  (specbitsmap         ) [ 000]
stg_10 (specbitsmap         ) [ 000]
stg_11 (specbitsmap         ) [ 000]
stg_12 (specbitsmap         ) [ 000]
stg_13 (specbitsmap         ) [ 000]
stg_14 (specbitsmap         ) [ 000]
stg_15 (specbitsmap         ) [ 000]
stg_16 (specbitsmap         ) [ 000]
stg_17 (specbitsmap         ) [ 000]
stg_18 (specbitsmap         ) [ 000]
stg_19 (specbitsmap         ) [ 000]
stg_20 (specbitsmap         ) [ 000]
stg_21 (specbitsmap         ) [ 000]
stg_22 (specbitsmap         ) [ 000]
stg_23 (specbitsmap         ) [ 000]
stg_24 (specbitsmap         ) [ 000]
stg_25 (specbitsmap         ) [ 000]
stg_26 (specbitsmap         ) [ 000]
stg_27 (specbitsmap         ) [ 000]
stg_28 (specbitsmap         ) [ 000]
stg_29 (specbitsmap         ) [ 000]
stg_30 (specbitsmap         ) [ 000]
stg_31 (specbitsmap         ) [ 000]
stg_32 (specbitsmap         ) [ 000]
stg_33 (specbitsmap         ) [ 000]
stg_34 (specbitsmap         ) [ 000]
stg_35 (spectopmodule       ) [ 000]
stg_36 (specinterface       ) [ 000]
stg_37 (specinterface       ) [ 000]
stg_38 (specinterface       ) [ 000]
stg_39 (specinterface       ) [ 000]
stg_40 (specinterface       ) [ 000]
stg_41 (specinterface       ) [ 000]
stg_42 (call                ) [ 000]
stg_43 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prt_nw2sbu_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prt_nw2sbu_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prt_nw2sbu_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prt_nw2sbu_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prt_nw2sbu_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prt_cx2sbu_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prt_cx2sbu_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prt_cx2sbu_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prt_cx2sbu_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prt_cx2sbu_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mlx2sbu_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mlx2sbu_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mlx2sbu_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mlx2sbu_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mlx2sbu_V_user_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sbu2prt_cx_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sbu2prt_cx_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sbu2prt_cx_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sbu2prt_cx_V_id_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sbu2prt_cx_V_user_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sbu2prt_nw_V_data_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sbu2prt_nw_V_keep_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sbu2prt_nw_V_last_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sbu2prt_nw_V_id_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sbu2prt_nw_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sbu2mlx_V_data_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sbu2mlx_V_keep_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="sbu2mlx_V_last_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="sbu2mlx_V_id_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="sbu2mlx_V_user_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="DetectState">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="reply">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reply"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="DetectState_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="reply_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reply_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="mergeState">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeState"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="count_V_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="mergeState_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeState_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="streamSource_V_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="streamSource_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="count_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_Block_codeRepl951_proc"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="grp_example_Block_codeRepl951_proc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="0" index="4" bw="3" slack="0"/>
<pin id="106" dir="0" index="5" bw="12" slack="0"/>
<pin id="107" dir="0" index="6" bw="256" slack="0"/>
<pin id="108" dir="0" index="7" bw="32" slack="0"/>
<pin id="109" dir="0" index="8" bw="1" slack="0"/>
<pin id="110" dir="0" index="9" bw="3" slack="0"/>
<pin id="111" dir="0" index="10" bw="12" slack="0"/>
<pin id="112" dir="0" index="11" bw="256" slack="0"/>
<pin id="113" dir="0" index="12" bw="32" slack="0"/>
<pin id="114" dir="0" index="13" bw="1" slack="0"/>
<pin id="115" dir="0" index="14" bw="3" slack="0"/>
<pin id="116" dir="0" index="15" bw="12" slack="0"/>
<pin id="117" dir="0" index="16" bw="256" slack="0"/>
<pin id="118" dir="0" index="17" bw="32" slack="0"/>
<pin id="119" dir="0" index="18" bw="1" slack="0"/>
<pin id="120" dir="0" index="19" bw="3" slack="0"/>
<pin id="121" dir="0" index="20" bw="12" slack="0"/>
<pin id="122" dir="0" index="21" bw="256" slack="0"/>
<pin id="123" dir="0" index="22" bw="32" slack="0"/>
<pin id="124" dir="0" index="23" bw="1" slack="0"/>
<pin id="125" dir="0" index="24" bw="3" slack="0"/>
<pin id="126" dir="0" index="25" bw="12" slack="0"/>
<pin id="127" dir="0" index="26" bw="256" slack="0"/>
<pin id="128" dir="0" index="27" bw="32" slack="0"/>
<pin id="129" dir="0" index="28" bw="1" slack="0"/>
<pin id="130" dir="0" index="29" bw="3" slack="0"/>
<pin id="131" dir="0" index="30" bw="12" slack="0"/>
<pin id="132" dir="0" index="31" bw="2" slack="0"/>
<pin id="133" dir="0" index="32" bw="1" slack="0"/>
<pin id="134" dir="0" index="33" bw="2" slack="0"/>
<pin id="135" dir="0" index="34" bw="1" slack="0"/>
<pin id="136" dir="0" index="35" bw="1" slack="0"/>
<pin id="137" dir="0" index="36" bw="32" slack="0"/>
<pin id="138" dir="0" index="37" bw="1" slack="0"/>
<pin id="139" dir="0" index="38" bw="2" slack="0"/>
<pin id="140" dir="0" index="39" bw="2" slack="0"/>
<pin id="141" dir="0" index="40" bw="32" slack="0"/>
<pin id="142" dir="1" index="41" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="80" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="100" pin=9"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="100" pin=10"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="100" pin=11"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="100" pin=12"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="100" pin=13"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="100" pin=14"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="100" pin=15"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="100" pin=16"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="100" pin=17"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="100" pin=18"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="100" pin=19"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="100" pin=20"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="100" pin=21"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="100" pin=22"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="100" pin=23"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="100" pin=24"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="100" pin=25"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="100" pin=26"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="100" pin=27"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="100" pin=28"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="100" pin=29"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="100" pin=30"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="100" pin=31"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="100" pin=32"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="100" pin=33"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="100" pin=34"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="100" pin=35"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="100" pin=36"/></net>

<net id="180"><net_src comp="72" pin="0"/><net_sink comp="100" pin=37"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="100" pin=38"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="100" pin=39"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="100" pin=40"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sbu2prt_cx_V_data_V | {1 2 }
	Port: sbu2prt_cx_V_keep_V | {1 2 }
	Port: sbu2prt_cx_V_last_V | {1 2 }
	Port: sbu2prt_cx_V_id_V | {1 2 }
	Port: sbu2prt_cx_V_user_V | {1 2 }
	Port: sbu2prt_nw_V_data_V | {1 2 }
	Port: sbu2prt_nw_V_keep_V | {1 2 }
	Port: sbu2prt_nw_V_last_V | {1 2 }
	Port: sbu2prt_nw_V_id_V | {1 2 }
	Port: sbu2prt_nw_V_user_V | {1 2 }
	Port: sbu2mlx_V_data_V | {1 2 }
	Port: sbu2mlx_V_keep_V | {1 2 }
	Port: sbu2mlx_V_last_V | {1 2 }
	Port: sbu2mlx_V_id_V | {1 2 }
	Port: sbu2mlx_V_user_V | {1 2 }
	Port: DetectState | {1 2 }
	Port: reply | {1 2 }
	Port: DetectState_1 | {1 2 }
	Port: reply_1 | {1 2 }
	Port: mergeState | {1 2 }
	Port: count_V_1 | {1 2 }
	Port: mergeState_1 | {1 2 }
	Port: streamSource_V_1 | {1 2 }
	Port: streamSource_V | {1 2 }
	Port: count_V | {1 2 }
 - Input state : 
	Port: example : prt_nw2sbu_V_data_V | {1 2 }
	Port: example : prt_nw2sbu_V_keep_V | {1 2 }
	Port: example : prt_nw2sbu_V_last_V | {1 2 }
	Port: example : prt_nw2sbu_V_id_V | {1 2 }
	Port: example : prt_nw2sbu_V_user_V | {1 2 }
	Port: example : prt_cx2sbu_V_data_V | {1 2 }
	Port: example : prt_cx2sbu_V_keep_V | {1 2 }
	Port: example : prt_cx2sbu_V_last_V | {1 2 }
	Port: example : prt_cx2sbu_V_id_V | {1 2 }
	Port: example : prt_cx2sbu_V_user_V | {1 2 }
	Port: example : mlx2sbu_V_data_V | {1 2 }
	Port: example : mlx2sbu_V_keep_V | {1 2 }
	Port: example : mlx2sbu_V_last_V | {1 2 }
	Port: example : mlx2sbu_V_id_V | {1 2 }
	Port: example : mlx2sbu_V_user_V | {1 2 }
	Port: example : DetectState | {1 2 }
	Port: example : reply | {1 2 }
	Port: example : DetectState_1 | {1 2 }
	Port: example : reply_1 | {1 2 }
	Port: example : mergeState | {1 2 }
	Port: example : count_V_1 | {1 2 }
	Port: example : mergeState_1 | {1 2 }
	Port: example : streamSource_V_1 | {1 2 }
	Port: example : streamSource_V | {1 2 }
	Port: example : count_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   call   | grp_example_Block_codeRepl951_proc_fu_100 |  24.955 |   3790  |   2146  |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  24.955 |   3790  |   2146  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   24   |  3790  |  2146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   24   |  3790  |  2146  |
+-----------+--------+--------+--------+
