
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401290 <.init>:
  401290:	stp	x29, x30, [sp, #-16]!
  401294:	mov	x29, sp
  401298:	bl	402188 <ferror@plt+0xb58>
  40129c:	ldp	x29, x30, [sp], #16
  4012a0:	ret

Disassembly of section .plt:

00000000004012b0 <memcpy@plt-0x20>:
  4012b0:	stp	x16, x30, [sp, #-16]!
  4012b4:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4012b8:	ldr	x17, [x16, #4088]
  4012bc:	add	x16, x16, #0xff8
  4012c0:	br	x17
  4012c4:	nop
  4012c8:	nop
  4012cc:	nop

00000000004012d0 <memcpy@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012d4:	ldr	x17, [x16]
  4012d8:	add	x16, x16, #0x0
  4012dc:	br	x17

00000000004012e0 <_exit@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012e4:	ldr	x17, [x16, #8]
  4012e8:	add	x16, x16, #0x8
  4012ec:	br	x17

00000000004012f0 <strtoul@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012f4:	ldr	x17, [x16, #16]
  4012f8:	add	x16, x16, #0x10
  4012fc:	br	x17

0000000000401300 <strlen@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401304:	ldr	x17, [x16, #24]
  401308:	add	x16, x16, #0x18
  40130c:	br	x17

0000000000401310 <fputs@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401314:	ldr	x17, [x16, #32]
  401318:	add	x16, x16, #0x20
  40131c:	br	x17

0000000000401320 <exit@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401324:	ldr	x17, [x16, #40]
  401328:	add	x16, x16, #0x28
  40132c:	br	x17

0000000000401330 <dup@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401334:	ldr	x17, [x16, #48]
  401338:	add	x16, x16, #0x30
  40133c:	br	x17

0000000000401340 <posix_fallocate@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401344:	ldr	x17, [x16, #56]
  401348:	add	x16, x16, #0x38
  40134c:	br	x17

0000000000401350 <strtod@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401354:	ldr	x17, [x16, #64]
  401358:	add	x16, x16, #0x40
  40135c:	br	x17

0000000000401360 <__cxa_atexit@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401364:	ldr	x17, [x16, #72]
  401368:	add	x16, x16, #0x48
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401374:	ldr	x17, [x16, #80]
  401378:	add	x16, x16, #0x50
  40137c:	br	x17

0000000000401380 <lseek@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401384:	ldr	x17, [x16, #88]
  401388:	add	x16, x16, #0x58
  40138c:	br	x17

0000000000401390 <snprintf@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401394:	ldr	x17, [x16, #96]
  401398:	add	x16, x16, #0x60
  40139c:	br	x17

00000000004013a0 <localeconv@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013a4:	ldr	x17, [x16, #104]
  4013a8:	add	x16, x16, #0x68
  4013ac:	br	x17

00000000004013b0 <fileno@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013b4:	ldr	x17, [x16, #112]
  4013b8:	add	x16, x16, #0x70
  4013bc:	br	x17

00000000004013c0 <fsync@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013c4:	ldr	x17, [x16, #120]
  4013c8:	add	x16, x16, #0x78
  4013cc:	br	x17

00000000004013d0 <malloc@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013d4:	ldr	x17, [x16, #128]
  4013d8:	add	x16, x16, #0x80
  4013dc:	br	x17

00000000004013e0 <open@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013e4:	ldr	x17, [x16, #136]
  4013e8:	add	x16, x16, #0x88
  4013ec:	br	x17

00000000004013f0 <__strtol_internal@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013f4:	ldr	x17, [x16, #144]
  4013f8:	add	x16, x16, #0x90
  4013fc:	br	x17

0000000000401400 <strncmp@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401404:	ldr	x17, [x16, #152]
  401408:	add	x16, x16, #0x98
  40140c:	br	x17

0000000000401410 <bindtextdomain@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401414:	ldr	x17, [x16, #160]
  401418:	add	x16, x16, #0xa0
  40141c:	br	x17

0000000000401420 <__libc_start_main@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401424:	ldr	x17, [x16, #168]
  401428:	add	x16, x16, #0xa8
  40142c:	br	x17

0000000000401430 <fgetc@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401434:	ldr	x17, [x16, #176]
  401438:	add	x16, x16, #0xb0
  40143c:	br	x17

0000000000401440 <__strtoul_internal@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401444:	ldr	x17, [x16, #184]
  401448:	add	x16, x16, #0xb8
  40144c:	br	x17

0000000000401450 <getpagesize@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401454:	ldr	x17, [x16, #192]
  401458:	add	x16, x16, #0xc0
  40145c:	br	x17

0000000000401460 <strdup@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401464:	ldr	x17, [x16, #200]
  401468:	add	x16, x16, #0xc8
  40146c:	br	x17

0000000000401470 <close@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401474:	ldr	x17, [x16, #208]
  401478:	add	x16, x16, #0xd0
  40147c:	br	x17

0000000000401480 <__gmon_start__@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401484:	ldr	x17, [x16, #216]
  401488:	add	x16, x16, #0xd8
  40148c:	br	x17

0000000000401490 <abort@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401494:	ldr	x17, [x16, #224]
  401498:	add	x16, x16, #0xe0
  40149c:	br	x17

00000000004014a0 <posix_fadvise@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014a4:	ldr	x17, [x16, #232]
  4014a8:	add	x16, x16, #0xe8
  4014ac:	br	x17

00000000004014b0 <textdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014b4:	ldr	x17, [x16, #240]
  4014b8:	add	x16, x16, #0xf0
  4014bc:	br	x17

00000000004014c0 <getopt_long@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014c4:	ldr	x17, [x16, #248]
  4014c8:	add	x16, x16, #0xf8
  4014cc:	br	x17

00000000004014d0 <strcmp@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014d4:	ldr	x17, [x16, #256]
  4014d8:	add	x16, x16, #0x100
  4014dc:	br	x17

00000000004014e0 <warn@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014e4:	ldr	x17, [x16, #264]
  4014e8:	add	x16, x16, #0x108
  4014ec:	br	x17

00000000004014f0 <__ctype_b_loc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014f4:	ldr	x17, [x16, #272]
  4014f8:	add	x16, x16, #0x110
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401504:	ldr	x17, [x16, #280]
  401508:	add	x16, x16, #0x118
  40150c:	br	x17

0000000000401510 <free@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401514:	ldr	x17, [x16, #288]
  401518:	add	x16, x16, #0x120
  40151c:	br	x17

0000000000401520 <vasprintf@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401524:	ldr	x17, [x16, #296]
  401528:	add	x16, x16, #0x128
  40152c:	br	x17

0000000000401530 <strndup@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401534:	ldr	x17, [x16, #304]
  401538:	add	x16, x16, #0x130
  40153c:	br	x17

0000000000401540 <strspn@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401544:	ldr	x17, [x16, #312]
  401548:	add	x16, x16, #0x138
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401554:	ldr	x17, [x16, #320]
  401558:	add	x16, x16, #0x140
  40155c:	br	x17

0000000000401560 <pread@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401564:	ldr	x17, [x16, #328]
  401568:	add	x16, x16, #0x148
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401574:	ldr	x17, [x16, #336]
  401578:	add	x16, x16, #0x150
  40157c:	br	x17

0000000000401580 <warnx@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401584:	ldr	x17, [x16, #344]
  401588:	add	x16, x16, #0x158
  40158c:	br	x17

0000000000401590 <__fxstat@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401594:	ldr	x17, [x16, #352]
  401598:	add	x16, x16, #0x160
  40159c:	br	x17

00000000004015a0 <dcgettext@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015a4:	ldr	x17, [x16, #360]
  4015a8:	add	x16, x16, #0x168
  4015ac:	br	x17

00000000004015b0 <errx@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015b4:	ldr	x17, [x16, #368]
  4015b8:	add	x16, x16, #0x170
  4015bc:	br	x17

00000000004015c0 <fallocate@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015c4:	ldr	x17, [x16, #376]
  4015c8:	add	x16, x16, #0x178
  4015cc:	br	x17

00000000004015d0 <strcspn@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015d4:	ldr	x17, [x16, #384]
  4015d8:	add	x16, x16, #0x180
  4015dc:	br	x17

00000000004015e0 <printf@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015e4:	ldr	x17, [x16, #392]
  4015e8:	add	x16, x16, #0x188
  4015ec:	br	x17

00000000004015f0 <__errno_location@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015f4:	ldr	x17, [x16, #400]
  4015f8:	add	x16, x16, #0x190
  4015fc:	br	x17

0000000000401600 <fprintf@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401604:	ldr	x17, [x16, #408]
  401608:	add	x16, x16, #0x198
  40160c:	br	x17

0000000000401610 <err@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401614:	ldr	x17, [x16, #416]
  401618:	add	x16, x16, #0x1a0
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401624:	ldr	x17, [x16, #424]
  401628:	add	x16, x16, #0x1a8
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401634:	ldr	x17, [x16, #432]
  401638:	add	x16, x16, #0x1b0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	stp	x29, x30, [sp, #-256]!
  401644:	mov	x29, sp
  401648:	stp	x19, x20, [sp, #16]
  40164c:	mov	w20, w0
  401650:	mov	w0, #0x6                   	// #6
  401654:	stp	x21, x22, [sp, #32]
  401658:	mov	x22, x1
  40165c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401660:	add	x1, x1, #0x330
  401664:	stp	x23, x24, [sp, #48]
  401668:	adrp	x19, 404000 <ferror@plt+0x29d0>
  40166c:	stp	x25, x26, [sp, #64]
  401670:	add	x19, x19, #0x2e8
  401674:	adrp	x23, 404000 <ferror@plt+0x29d0>
  401678:	stp	x27, x28, [sp, #80]
  40167c:	add	x23, x23, #0x6f0
  401680:	mov	x21, #0xfffffffffffffffe    	// #-2
  401684:	stp	xzr, xzr, [sp, #112]
  401688:	bl	401620 <setlocale@plt>
  40168c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401690:	add	x1, x1, #0x2d0
  401694:	mov	x0, x19
  401698:	bl	401410 <bindtextdomain@plt>
  40169c:	mov	w25, #0x0                   	// #0
  4016a0:	mov	x0, x19
  4016a4:	mov	w26, #0x0                   	// #0
  4016a8:	bl	4014b0 <textdomain@plt>
  4016ac:	mov	x19, #0x0                   	// #0
  4016b0:	adrp	x0, 402000 <ferror@plt+0x9d0>
  4016b4:	add	x0, x0, #0x248
  4016b8:	bl	404280 <ferror@plt+0x2c50>
  4016bc:	mov	w24, #0x0                   	// #0
  4016c0:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4016c4:	add	x27, x3, #0x920
  4016c8:	adrp	x28, 416000 <ferror@plt+0x149d0>
  4016cc:	nop
  4016d0:	mov	x3, x27
  4016d4:	mov	x2, x23
  4016d8:	mov	x1, x22
  4016dc:	mov	w0, w20
  4016e0:	mov	x4, #0x0                   	// #0
  4016e4:	bl	4014c0 <getopt_long@plt>
  4016e8:	cmn	w0, #0x1
  4016ec:	b.eq	401788 <ferror@plt+0x158>  // b.none
  4016f0:	cmp	w0, #0x62
  4016f4:	b.le	401744 <ferror@plt+0x114>
  4016f8:	add	x2, sp, #0x70
  4016fc:	add	x4, x27, #0x1a0
  401700:	ldr	w1, [x4]
  401704:	mov	x5, x4
  401708:	cmp	w1, #0x0
  40170c:	ccmp	w0, w1, #0x1, ne  // ne = any
  401710:	b.lt	401730 <ferror@plt+0x100>  // b.tstop
  401714:	cmp	w0, w1
  401718:	b.eq	40183c <ferror@plt+0x20c>  // b.none
  40171c:	ldr	w1, [x5, #4]!
  401720:	cmp	w1, #0x0
  401724:	ccmp	w0, w1, #0x1, ne  // ne = any
  401728:	b.ge	401714 <ferror@plt+0xe4>  // b.tcont
  40172c:	nop
  401730:	ldr	w1, [x4, #64]!
  401734:	add	x2, x2, #0x4
  401738:	cmp	w1, #0x0
  40173c:	ccmp	w0, w1, #0x1, ne  // ne = any
  401740:	b.ge	401700 <ferror@plt+0xd0>  // b.tcont
  401744:	cmp	w0, #0x6e
  401748:	b.eq	401c2c <ferror@plt+0x5fc>  // b.none
  40174c:	b.gt	401970 <ferror@plt+0x340>
  401750:	cmp	w0, #0x64
  401754:	b.eq	401c14 <ferror@plt+0x5e4>  // b.none
  401758:	b.le	401938 <ferror@plt+0x308>
  40175c:	cmp	w0, #0x69
  401760:	b.ne	401914 <ferror@plt+0x2e4>  // b.any
  401764:	mov	x3, x27
  401768:	mov	x2, x23
  40176c:	mov	x1, x22
  401770:	mov	w0, w20
  401774:	mov	x4, #0x0                   	// #0
  401778:	orr	w24, w24, #0x20
  40177c:	bl	4014c0 <getopt_long@plt>
  401780:	cmn	w0, #0x1
  401784:	b.ne	4016f0 <ferror@plt+0xc0>  // b.any
  401788:	adrp	x2, 416000 <ferror@plt+0x149d0>
  40178c:	ldr	w1, [x2, #480]
  401790:	cmp	w1, w20
  401794:	b.eq	402074 <ferror@plt+0xa44>  // b.none
  401798:	ldr	x0, [x22, w1, sxtw #3]
  40179c:	add	w1, w1, #0x1
  4017a0:	cmp	w1, w20
  4017a4:	str	w1, [x2, #480]
  4017a8:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4017ac:	add	x1, x1, #0x200
  4017b0:	str	x0, [x1, #8]
  4017b4:	b.ne	402094 <ferror@plt+0xa64>  // b.any
  4017b8:	cmn	x21, #0x2
  4017bc:	cbnz	w26, 401c34 <ferror@plt+0x604>
  4017c0:	b.eq	402054 <ferror@plt+0xa24>  // b.none
  4017c4:	cmp	x21, #0x0
  4017c8:	b.le	402118 <ferror@plt+0xae8>
  4017cc:	tbnz	x19, #63, 4020f8 <ferror@plt+0xac8>
  4017d0:	cbnz	w24, 401fbc <ferror@plt+0x98c>
  4017d4:	mov	w2, #0x1b6                 	// #438
  4017d8:	mov	w1, #0x42                  	// #66
  4017dc:	bl	4013e0 <open@plt>
  4017e0:	mov	w20, w0
  4017e4:	tbnz	w0, #31, 401fd0 <ferror@plt+0x9a0>
  4017e8:	cbz	w25, 401e70 <ferror@plt+0x840>
  4017ec:	mov	x2, x21
  4017f0:	mov	x1, x19
  4017f4:	mov	w0, w20
  4017f8:	bl	401340 <posix_fallocate@plt>
  4017fc:	tbnz	w0, #31, 401e9c <ferror@plt+0x86c>
  401800:	mov	w0, w20
  401804:	bl	4013c0 <fsync@plt>
  401808:	mov	w19, w0
  40180c:	mov	w0, w20
  401810:	bl	401470 <close@plt>
  401814:	orr	w19, w19, w0
  401818:	cbnz	w19, 402044 <ferror@plt+0xa14>
  40181c:	mov	w0, #0x0                   	// #0
  401820:	ldp	x19, x20, [sp, #16]
  401824:	ldp	x21, x22, [sp, #32]
  401828:	ldp	x23, x24, [sp, #48]
  40182c:	ldp	x25, x26, [sp, #64]
  401830:	ldp	x27, x28, [sp, #80]
  401834:	ldp	x29, x30, [sp], #256
  401838:	ret
  40183c:	ldr	w1, [x2]
  401840:	cbnz	w1, 401860 <ferror@plt+0x230>
  401844:	ldr	w1, [x4, #64]!
  401848:	add	x2, x2, #0x4
  40184c:	stur	w0, [x2, #-4]
  401850:	cmp	w1, #0x0
  401854:	ccmp	w0, w1, #0x1, ne  // ne = any
  401858:	b.ge	401700 <ferror@plt+0xd0>  // b.tcont
  40185c:	b	401744 <ferror@plt+0x114>
  401860:	cmp	w0, w1
  401864:	b.eq	401730 <ferror@plt+0x100>  // b.none
  401868:	adrp	x20, 416000 <ferror@plt+0x149d0>
  40186c:	mov	w2, #0x5                   	// #5
  401870:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401874:	mov	x0, #0x0                   	// #0
  401878:	ldr	x19, [x20, #464]
  40187c:	add	x1, x1, #0x2f8
  401880:	str	x4, [sp, #96]
  401884:	bl	4015a0 <dcgettext@plt>
  401888:	adrp	x2, 416000 <ferror@plt+0x149d0>
  40188c:	mov	x1, x0
  401890:	mov	x0, x19
  401894:	adrp	x21, 404000 <ferror@plt+0x29d0>
  401898:	ldr	x2, [x2, #496]
  40189c:	adrp	x19, 404000 <ferror@plt+0x29d0>
  4018a0:	add	x21, x21, #0x898
  4018a4:	add	x19, x19, #0x2c8
  4018a8:	mov	x23, #0x0                   	// #0
  4018ac:	adrp	x22, 404000 <ferror@plt+0x29d0>
  4018b0:	bl	401600 <fprintf@plt>
  4018b4:	ldr	x4, [sp, #96]
  4018b8:	ldr	w5, [x4, x23]
  4018bc:	cbz	w5, 401900 <ferror@plt+0x2d0>
  4018c0:	mov	x2, x19
  4018c4:	mov	x0, x27
  4018c8:	b	4018d4 <ferror@plt+0x2a4>
  4018cc:	ldr	x2, [x0, #32]!
  4018d0:	cbz	x2, 401efc <ferror@plt+0x8cc>
  4018d4:	ldr	w1, [x0, #24]
  4018d8:	cmp	w5, w1
  4018dc:	b.ne	4018cc <ferror@plt+0x29c>  // b.any
  4018e0:	ldr	x0, [x20, #464]
  4018e4:	mov	x1, x21
  4018e8:	str	x4, [sp, #96]
  4018ec:	bl	401600 <fprintf@plt>
  4018f0:	ldr	x4, [sp, #96]
  4018f4:	add	x23, x23, #0x4
  4018f8:	cmp	x23, #0x3c
  4018fc:	b.ne	4018b8 <ferror@plt+0x288>  // b.any
  401900:	ldr	x1, [x20, #464]
  401904:	mov	w0, #0xa                   	// #10
  401908:	bl	401370 <fputc@plt>
  40190c:	mov	w0, #0x1                   	// #1
  401910:	bl	401320 <exit@plt>
  401914:	cmp	w0, #0x6c
  401918:	b.ne	40198c <ferror@plt+0x35c>  // b.any
  40191c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401920:	add	x1, sp, #0x80
  401924:	ldr	x0, [x0, #472]
  401928:	bl	402770 <ferror@plt+0x1140>
  40192c:	cbnz	w0, 402004 <ferror@plt+0x9d4>
  401930:	ldr	x21, [sp, #128]
  401934:	b	4016d0 <ferror@plt+0xa0>
  401938:	cmp	w0, #0x56
  40193c:	b.ne	401bc0 <ferror@plt+0x590>  // b.any
  401940:	mov	w2, #0x5                   	// #5
  401944:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401948:	mov	x0, #0x0                   	// #0
  40194c:	add	x1, x1, #0x6a0
  401950:	bl	4015a0 <dcgettext@plt>
  401954:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401958:	adrp	x2, 404000 <ferror@plt+0x29d0>
  40195c:	add	x2, x2, #0x6b0
  401960:	ldr	x1, [x1, #496]
  401964:	bl	4015e0 <printf@plt>
  401968:	mov	w0, #0x0                   	// #0
  40196c:	bl	401320 <exit@plt>
  401970:	cmp	w0, #0x76
  401974:	b.eq	401c1c <ferror@plt+0x5ec>  // b.none
  401978:	b.le	401be0 <ferror@plt+0x5b0>
  40197c:	cmp	w0, #0x78
  401980:	b.ne	401bd0 <ferror@plt+0x5a0>  // b.any
  401984:	mov	w25, #0x1                   	// #1
  401988:	b	4016d0 <ferror@plt+0xa0>
  40198c:	cmp	w0, #0x68
  401990:	b.ne	40200c <ferror@plt+0x9dc>  // b.any
  401994:	adrp	x3, 416000 <ferror@plt+0x149d0>
  401998:	mov	w2, #0x5                   	// #5
  40199c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4019a0:	mov	x0, #0x0                   	// #0
  4019a4:	ldr	x19, [x3, #488]
  4019a8:	add	x1, x1, #0x328
  4019ac:	bl	4015a0 <dcgettext@plt>
  4019b0:	mov	x1, x19
  4019b4:	bl	401310 <fputs@plt>
  4019b8:	mov	w2, #0x5                   	// #5
  4019bc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4019c0:	mov	x0, #0x0                   	// #0
  4019c4:	add	x1, x1, #0x338
  4019c8:	bl	4015a0 <dcgettext@plt>
  4019cc:	mov	x1, x0
  4019d0:	adrp	x2, 416000 <ferror@plt+0x149d0>
  4019d4:	mov	x0, x19
  4019d8:	ldr	x2, [x2, #496]
  4019dc:	bl	401600 <fprintf@plt>
  4019e0:	mov	x1, x19
  4019e4:	mov	w0, #0xa                   	// #10
  4019e8:	bl	401370 <fputc@plt>
  4019ec:	mov	w2, #0x5                   	// #5
  4019f0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4019f4:	mov	x0, #0x0                   	// #0
  4019f8:	add	x1, x1, #0x358
  4019fc:	bl	4015a0 <dcgettext@plt>
  401a00:	mov	x1, x19
  401a04:	bl	401310 <fputs@plt>
  401a08:	mov	w2, #0x5                   	// #5
  401a0c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a10:	mov	x0, #0x0                   	// #0
  401a14:	add	x1, x1, #0x390
  401a18:	bl	4015a0 <dcgettext@plt>
  401a1c:	mov	x1, x19
  401a20:	bl	401310 <fputs@plt>
  401a24:	mov	w2, #0x5                   	// #5
  401a28:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a2c:	mov	x0, #0x0                   	// #0
  401a30:	add	x1, x1, #0x3a0
  401a34:	bl	4015a0 <dcgettext@plt>
  401a38:	mov	x1, x19
  401a3c:	bl	401310 <fputs@plt>
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a48:	mov	x0, #0x0                   	// #0
  401a4c:	add	x1, x1, #0x3d8
  401a50:	bl	4015a0 <dcgettext@plt>
  401a54:	mov	x1, x19
  401a58:	bl	401310 <fputs@plt>
  401a5c:	mov	w2, #0x5                   	// #5
  401a60:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a64:	mov	x0, #0x0                   	// #0
  401a68:	add	x1, x1, #0x418
  401a6c:	bl	4015a0 <dcgettext@plt>
  401a70:	mov	x1, x19
  401a74:	bl	401310 <fputs@plt>
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a80:	mov	x0, #0x0                   	// #0
  401a84:	add	x1, x1, #0x460
  401a88:	bl	4015a0 <dcgettext@plt>
  401a8c:	mov	x1, x19
  401a90:	bl	401310 <fputs@plt>
  401a94:	mov	w2, #0x5                   	// #5
  401a98:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a9c:	mov	x0, #0x0                   	// #0
  401aa0:	add	x1, x1, #0x4a0
  401aa4:	bl	4015a0 <dcgettext@plt>
  401aa8:	mov	x1, x19
  401aac:	bl	401310 <fputs@plt>
  401ab0:	mov	w2, #0x5                   	// #5
  401ab4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ab8:	mov	x0, #0x0                   	// #0
  401abc:	add	x1, x1, #0x4e0
  401ac0:	bl	4015a0 <dcgettext@plt>
  401ac4:	mov	x1, x19
  401ac8:	bl	401310 <fputs@plt>
  401acc:	mov	w2, #0x5                   	// #5
  401ad0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ad4:	mov	x0, #0x0                   	// #0
  401ad8:	add	x1, x1, #0x520
  401adc:	bl	4015a0 <dcgettext@plt>
  401ae0:	mov	x1, x19
  401ae4:	bl	401310 <fputs@plt>
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401af0:	mov	x0, #0x0                   	// #0
  401af4:	add	x1, x1, #0x560
  401af8:	bl	4015a0 <dcgettext@plt>
  401afc:	mov	x1, x19
  401b00:	bl	401310 <fputs@plt>
  401b04:	mov	w2, #0x5                   	// #5
  401b08:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b0c:	mov	x0, #0x0                   	// #0
  401b10:	add	x1, x1, #0x5a0
  401b14:	bl	4015a0 <dcgettext@plt>
  401b18:	mov	x1, x19
  401b1c:	bl	401310 <fputs@plt>
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b28:	mov	x0, #0x0                   	// #0
  401b2c:	add	x1, x1, #0x5e8
  401b30:	bl	4015a0 <dcgettext@plt>
  401b34:	mov	x1, x19
  401b38:	bl	401310 <fputs@plt>
  401b3c:	mov	x1, x19
  401b40:	mov	w0, #0xa                   	// #10
  401b44:	bl	401370 <fputc@plt>
  401b48:	mov	w2, #0x5                   	// #5
  401b4c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b50:	mov	x0, #0x0                   	// #0
  401b54:	add	x1, x1, #0x610
  401b58:	bl	4015a0 <dcgettext@plt>
  401b5c:	mov	x19, x0
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b68:	mov	x0, #0x0                   	// #0
  401b6c:	add	x1, x1, #0x628
  401b70:	bl	4015a0 <dcgettext@plt>
  401b74:	mov	x4, x0
  401b78:	adrp	x3, 404000 <ferror@plt+0x29d0>
  401b7c:	add	x3, x3, #0x638
  401b80:	mov	x2, x19
  401b84:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b88:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401b8c:	add	x1, x1, #0x648
  401b90:	add	x0, x0, #0x658
  401b94:	bl	4015e0 <printf@plt>
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ba0:	mov	x0, #0x0                   	// #0
  401ba4:	add	x1, x1, #0x670
  401ba8:	bl	4015a0 <dcgettext@plt>
  401bac:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bb0:	add	x1, x1, #0x690
  401bb4:	bl	4015e0 <printf@plt>
  401bb8:	mov	w0, #0x0                   	// #0
  401bbc:	bl	401320 <exit@plt>
  401bc0:	cmp	w0, #0x63
  401bc4:	b.ne	40200c <ferror@plt+0x9dc>  // b.any
  401bc8:	orr	w24, w24, #0x8
  401bcc:	b	4016d0 <ferror@plt+0xa0>
  401bd0:	cmp	w0, #0x7a
  401bd4:	b.ne	40200c <ferror@plt+0x9dc>  // b.any
  401bd8:	orr	w24, w24, #0x10
  401bdc:	b	4016d0 <ferror@plt+0xa0>
  401be0:	cmp	w0, #0x6f
  401be4:	b.ne	401c04 <ferror@plt+0x5d4>  // b.any
  401be8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401bec:	add	x1, sp, #0x80
  401bf0:	ldr	x0, [x0, #472]
  401bf4:	bl	402770 <ferror@plt+0x1140>
  401bf8:	cbnz	w0, 401ffc <ferror@plt+0x9cc>
  401bfc:	ldr	x19, [sp, #128]
  401c00:	b	4016d0 <ferror@plt+0xa0>
  401c04:	cmp	w0, #0x70
  401c08:	b.ne	40200c <ferror@plt+0x9dc>  // b.any
  401c0c:	orr	w24, w24, #0x3
  401c10:	b	4016d0 <ferror@plt+0xa0>
  401c14:	mov	w26, #0x1                   	// #1
  401c18:	b	4016d0 <ferror@plt+0xa0>
  401c1c:	ldr	w0, [x28, #512]
  401c20:	add	w0, w0, #0x1
  401c24:	str	w0, [x28, #512]
  401c28:	b	4016d0 <ferror@plt+0xa0>
  401c2c:	orr	w24, w24, #0x1
  401c30:	b	4016d0 <ferror@plt+0xa0>
  401c34:	b.eq	401fb4 <ferror@plt+0x984>  // b.none
  401c38:	tbnz	x21, #63, 402118 <ferror@plt+0xae8>
  401c3c:	tbnz	x19, #63, 4020f8 <ferror@plt+0xac8>
  401c40:	mov	w2, #0x1b6                 	// #438
  401c44:	mov	w1, #0x2                   	// #2
  401c48:	bl	4013e0 <open@plt>
  401c4c:	mov	w20, w0
  401c50:	tbnz	w0, #31, 401fd0 <ferror@plt+0x9a0>
  401c54:	cbnz	x21, 401ed4 <ferror@plt+0x8a4>
  401c58:	bl	401450 <getpagesize@plt>
  401c5c:	lsl	w24, w0, #8
  401c60:	add	x2, sp, #0x80
  401c64:	mov	w1, w20
  401c68:	sxtw	x24, w24
  401c6c:	mov	w0, #0x0                   	// #0
  401c70:	bl	401590 <__fxstat@plt>
  401c74:	cbnz	w0, 4020d4 <ferror@plt+0xaa4>
  401c78:	ldrsw	x27, [sp, #184]
  401c7c:	mov	x1, x19
  401c80:	mov	w0, w20
  401c84:	mov	w2, #0x0                   	// #0
  401c88:	bl	401380 <lseek@plt>
  401c8c:	tbnz	x0, #63, 4020c4 <ferror@plt+0xa94>
  401c90:	add	x22, x27, #0x8
  401c94:	mov	x0, x22
  401c98:	bl	4013d0 <malloc@plt>
  401c9c:	cmp	x0, #0x0
  401ca0:	mov	x28, x0
  401ca4:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  401ca8:	b.ne	4020e4 <ferror@plt+0xab4>  // b.any
  401cac:	mov	x25, x19
  401cb0:	mov	x23, #0x0                   	// #0
  401cb4:	mov	x26, #0x0                   	// #0
  401cb8:	str	xzr, [sp, #104]
  401cbc:	cmp	x21, #0x0
  401cc0:	ccmp	x19, x21, #0x1, ne  // ne = any
  401cc4:	b.ge	401f44 <ferror@plt+0x914>  // b.tcont
  401cc8:	mov	x1, x19
  401ccc:	mov	w0, w20
  401cd0:	mov	w2, #0x3                   	// #3
  401cd4:	bl	401380 <lseek@plt>
  401cd8:	mov	x19, x0
  401cdc:	cmn	x0, #0x1
  401ce0:	b.eq	401f24 <ferror@plt+0x8f4>  // b.none
  401ce4:	cmp	x21, #0x0
  401ce8:	cset	w22, ne  // ne = any
  401cec:	cmp	w22, #0x0
  401cf0:	ccmp	x0, x21, #0x1, ne  // ne = any
  401cf4:	b.ge	401f44 <ferror@plt+0x914>  // b.tcont
  401cf8:	mov	x1, x0
  401cfc:	mov	w2, #0x4                   	// #4
  401d00:	mov	w0, w20
  401d04:	bl	401380 <lseek@plt>
  401d08:	cmp	w22, #0x0
  401d0c:	ccmp	x21, x0, #0x0, ne  // ne = any
  401d10:	csel	x22, x0, x21, ge  // ge = tcont
  401d14:	cmp	x19, #0x0
  401d18:	ccmp	x22, #0x0, #0x1, ge  // ge = tcont
  401d1c:	b.lt	401f44 <ferror@plt+0x914>  // b.tstop
  401d20:	mov	x2, x22
  401d24:	mov	x1, x19
  401d28:	mov	w0, w20
  401d2c:	mov	w3, #0x2                   	// #2
  401d30:	bl	4014a0 <posix_fadvise@plt>
  401d34:	cmp	x19, x22
  401d38:	b.lt	401d64 <ferror@plt+0x734>  // b.tstop
  401d3c:	b	401e1c <ferror@plt+0x7ec>
  401d40:	cmp	x23, #0x0
  401d44:	add	x23, x23, x4
  401d48:	csel	x26, x26, x19, ne  // ne = any
  401d4c:	sub	x0, x19, x25
  401d50:	cmp	x0, x24
  401d54:	b.gt	401e48 <ferror@plt+0x818>
  401d58:	add	x19, x19, x4
  401d5c:	cmp	x22, x19
  401d60:	b.le	401e1c <ferror@plt+0x7ec>
  401d64:	mov	x3, x19
  401d68:	mov	x2, x27
  401d6c:	mov	x1, x28
  401d70:	mov	w0, w20
  401d74:	bl	401560 <pread@plt>
  401d78:	mov	x4, x0
  401d7c:	cmp	x0, #0x0
  401d80:	b.lt	401e10 <ferror@plt+0x7e0>  // b.tstop
  401d84:	b.eq	401e1c <ferror@plt+0x7ec>  // b.none
  401d88:	sub	x0, x22, x0
  401d8c:	cmp	x0, x19
  401d90:	b.ge	401da0 <ferror@plt+0x770>  // b.tcont
  401d94:	sub	x4, x22, x19
  401d98:	cmp	x4, #0x0
  401d9c:	b.le	401e1c <ferror@plt+0x7ec>
  401da0:	add	x3, x28, x4
  401da4:	mov	x1, x28
  401da8:	mov	x0, #0x101010101010101     	// #72340172838076673
  401dac:	str	x0, [x28, x4]
  401db0:	mov	x2, x1
  401db4:	ldr	x0, [x2], #8
  401db8:	cbz	x0, 401e08 <ferror@plt+0x7d8>
  401dbc:	ldrsb	w0, [x1], #1
  401dc0:	cbz	w0, 401dbc <ferror@plt+0x78c>
  401dc4:	cmp	x3, x1
  401dc8:	b.cc	401d40 <ferror@plt+0x710>  // b.lo, b.ul, b.last
  401dcc:	cbz	x23, 401d4c <ferror@plt+0x71c>
  401dd0:	mov	x2, x26
  401dd4:	mov	x3, x23
  401dd8:	mov	w0, w20
  401ddc:	mov	w1, #0x3                   	// #3
  401de0:	str	x4, [sp, #96]
  401de4:	bl	4015c0 <fallocate@plt>
  401de8:	ldr	x4, [sp, #96]
  401dec:	tbnz	w0, #31, 401ea4 <ferror@plt+0x874>
  401df0:	ldr	x0, [sp, #104]
  401df4:	mov	x26, #0x0                   	// #0
  401df8:	add	x0, x0, x23
  401dfc:	mov	x23, #0x0                   	// #0
  401e00:	str	x0, [sp, #104]
  401e04:	b	401d4c <ferror@plt+0x71c>
  401e08:	mov	x1, x2
  401e0c:	b	401db0 <ferror@plt+0x780>
  401e10:	bl	4015f0 <__errno_location@plt>
  401e14:	ldr	w0, [x0]
  401e18:	cbnz	w0, 4020b4 <ferror@plt+0xa84>
  401e1c:	cbz	x23, 401cbc <ferror@plt+0x68c>
  401e20:	mov	x3, x23
  401e24:	mov	x2, x26
  401e28:	mov	w0, w20
  401e2c:	mov	w1, #0x3                   	// #3
  401e30:	bl	4015c0 <fallocate@plt>
  401e34:	tbnz	w0, #31, 401ea4 <ferror@plt+0x874>
  401e38:	ldr	x0, [sp, #104]
  401e3c:	add	x0, x0, x23
  401e40:	str	x0, [sp, #104]
  401e44:	b	401cbc <ferror@plt+0x68c>
  401e48:	udiv	x2, x0, x24
  401e4c:	mov	x1, x25
  401e50:	mov	w0, w20
  401e54:	mov	w3, #0x4                   	// #4
  401e58:	str	x4, [sp, #96]
  401e5c:	mul	x2, x24, x2
  401e60:	add	x25, x25, x2
  401e64:	bl	4014a0 <posix_fadvise@plt>
  401e68:	ldr	x4, [sp, #96]
  401e6c:	b	401d58 <ferror@plt+0x728>
  401e70:	mov	x3, x21
  401e74:	mov	x2, x19
  401e78:	mov	w1, w24
  401e7c:	mov	w0, w20
  401e80:	bl	4015c0 <fallocate@plt>
  401e84:	tbz	w0, #31, 401800 <ferror@plt+0x1d0>
  401e88:	tbz	w24, #0, 401e9c <ferror@plt+0x86c>
  401e8c:	bl	4015f0 <__errno_location@plt>
  401e90:	ldr	w0, [x0]
  401e94:	cmp	w0, #0x5f
  401e98:	b.eq	401edc <ferror@plt+0x8ac>  // b.none
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	b	401eb8 <ferror@plt+0x888>
  401ea4:	bl	4015f0 <__errno_location@plt>
  401ea8:	ldr	w0, [x0]
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	cmp	w0, #0x5f
  401eb4:	b.eq	401ee0 <ferror@plt+0x8b0>  // b.none
  401eb8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	add	x1, x1, #0x838
  401ec4:	bl	4015a0 <dcgettext@plt>
  401ec8:	mov	x1, x0
  401ecc:	mov	w0, #0x1                   	// #1
  401ed0:	bl	401610 <err@plt>
  401ed4:	add	x21, x21, x19
  401ed8:	b	401c58 <ferror@plt+0x628>
  401edc:	mov	w2, #0x5                   	// #5
  401ee0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ee4:	mov	x0, #0x0                   	// #0
  401ee8:	add	x1, x1, #0x808
  401eec:	bl	4015a0 <dcgettext@plt>
  401ef0:	mov	x1, x0
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	bl	4015b0 <errx@plt>
  401efc:	sub	w0, w5, #0x21
  401f00:	cmp	w0, #0x5d
  401f04:	b.hi	4018f4 <ferror@plt+0x2c4>  // b.pmore
  401f08:	ldr	x0, [x20, #464]
  401f0c:	mov	w2, w5
  401f10:	add	x1, x22, #0x320
  401f14:	str	x4, [sp, #96]
  401f18:	bl	401600 <fprintf@plt>
  401f1c:	ldr	x4, [sp, #96]
  401f20:	b	4018f4 <ferror@plt+0x2c4>
  401f24:	bl	4015f0 <__errno_location@plt>
  401f28:	ldr	w0, [x0]
  401f2c:	cmp	w0, #0x6
  401f30:	b.eq	401f44 <ferror@plt+0x914>  // b.none
  401f34:	mov	x1, x19
  401f38:	mov	w0, w20
  401f3c:	mov	w2, #0x4                   	// #4
  401f40:	bl	401380 <lseek@plt>
  401f44:	mov	x0, x28
  401f48:	bl	401510 <free@plt>
  401f4c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401f50:	ldr	w0, [x0, #512]
  401f54:	cbz	w0, 401800 <ferror@plt+0x1d0>
  401f58:	ldr	x22, [sp, #104]
  401f5c:	mov	w0, #0x3                   	// #3
  401f60:	mov	x1, x22
  401f64:	bl	403520 <ferror@plt+0x1ef0>
  401f68:	adrp	x3, 416000 <ferror@plt+0x149d0>
  401f6c:	mov	x19, x0
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401f78:	ldr	x21, [x3, #488]
  401f7c:	add	x1, x1, #0x850
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	bl	4015a0 <dcgettext@plt>
  401f88:	mov	x1, x0
  401f8c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401f90:	add	x0, x0, #0x200
  401f94:	mov	x4, x22
  401f98:	mov	x3, x19
  401f9c:	ldr	x2, [x0, #8]
  401fa0:	mov	x0, x21
  401fa4:	bl	401600 <fprintf@plt>
  401fa8:	mov	x0, x19
  401fac:	bl	401510 <free@plt>
  401fb0:	b	401800 <ferror@plt+0x1d0>
  401fb4:	mov	x21, #0x0                   	// #0
  401fb8:	b	401c3c <ferror@plt+0x60c>
  401fbc:	mov	w2, #0x1b6                 	// #438
  401fc0:	mov	w1, #0x2                   	// #2
  401fc4:	bl	4013e0 <open@plt>
  401fc8:	mov	w20, w0
  401fcc:	tbz	w0, #31, 4017e8 <ferror@plt+0x1b8>
  401fd0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401fd4:	add	x1, x1, #0x798
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	mov	x0, #0x0                   	// #0
  401fe0:	bl	4015a0 <dcgettext@plt>
  401fe4:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401fe8:	add	x1, x1, #0x200
  401fec:	ldr	x2, [x1, #8]
  401ff0:	mov	x1, x0
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	bl	401610 <err@plt>
  401ffc:	mov	x19, #0xffffffffffffffff    	// #-1
  402000:	b	4016d0 <ferror@plt+0xa0>
  402004:	mov	x21, #0xffffffffffffffff    	// #-1
  402008:	b	4016d0 <ferror@plt+0xa0>
  40200c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402010:	mov	w2, #0x5                   	// #5
  402014:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402018:	add	x1, x1, #0x6c8
  40201c:	ldr	x19, [x0, #464]
  402020:	mov	x0, #0x0                   	// #0
  402024:	bl	4015a0 <dcgettext@plt>
  402028:	mov	x1, x0
  40202c:	adrp	x2, 416000 <ferror@plt+0x149d0>
  402030:	mov	x0, x19
  402034:	ldr	x2, [x2, #496]
  402038:	bl	401600 <fprintf@plt>
  40203c:	mov	w0, #0x1                   	// #1
  402040:	bl	401320 <exit@plt>
  402044:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402048:	mov	w2, #0x5                   	// #5
  40204c:	add	x1, x1, #0x880
  402050:	b	401fdc <ferror@plt+0x9ac>
  402054:	mov	w2, #0x5                   	// #5
  402058:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40205c:	mov	x0, #0x0                   	// #0
  402060:	add	x1, x1, #0x758
  402064:	bl	4015a0 <dcgettext@plt>
  402068:	mov	x1, x0
  40206c:	mov	w0, #0x1                   	// #1
  402070:	bl	4015b0 <errx@plt>
  402074:	mov	w2, #0x5                   	// #5
  402078:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40207c:	mov	x0, #0x0                   	// #0
  402080:	add	x1, x1, #0x700
  402084:	bl	4015a0 <dcgettext@plt>
  402088:	mov	x1, x0
  40208c:	mov	w0, #0x1                   	// #1
  402090:	bl	4015b0 <errx@plt>
  402094:	mov	w2, #0x5                   	// #5
  402098:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40209c:	mov	x0, #0x0                   	// #0
  4020a0:	add	x1, x1, #0x718
  4020a4:	bl	4015a0 <dcgettext@plt>
  4020a8:	mov	x1, x0
  4020ac:	mov	w0, #0x1                   	// #1
  4020b0:	bl	4015b0 <errx@plt>
  4020b4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	add	x1, x1, #0x7f8
  4020c0:	b	401fdc <ferror@plt+0x9ac>
  4020c4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	add	x1, x1, #0x7c0
  4020d0:	b	401fdc <ferror@plt+0x9ac>
  4020d4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	add	x1, x1, #0x7a8
  4020e0:	b	401fdc <ferror@plt+0x9ac>
  4020e4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020e8:	mov	x2, x22
  4020ec:	add	x1, x1, #0x7d8
  4020f0:	mov	w0, #0x1                   	// #1
  4020f4:	bl	401610 <err@plt>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402100:	mov	x0, #0x0                   	// #0
  402104:	add	x1, x1, #0x778
  402108:	bl	4015a0 <dcgettext@plt>
  40210c:	mov	x1, x0
  402110:	mov	w0, #0x1                   	// #1
  402114:	bl	4015b0 <errx@plt>
  402118:	mov	w2, #0x5                   	// #5
  40211c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402120:	mov	x0, #0x0                   	// #0
  402124:	add	x1, x1, #0x738
  402128:	bl	4015a0 <dcgettext@plt>
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	4015b0 <errx@plt>
  402138:	mov	x29, #0x0                   	// #0
  40213c:	mov	x30, #0x0                   	// #0
  402140:	mov	x5, x0
  402144:	ldr	x1, [sp]
  402148:	add	x2, sp, #0x8
  40214c:	mov	x6, sp
  402150:	movz	x0, #0x0, lsl #48
  402154:	movk	x0, #0x0, lsl #32
  402158:	movk	x0, #0x40, lsl #16
  40215c:	movk	x0, #0x1640
  402160:	movz	x3, #0x0, lsl #48
  402164:	movk	x3, #0x0, lsl #32
  402168:	movk	x3, #0x40, lsl #16
  40216c:	movk	x3, #0x41f8
  402170:	movz	x4, #0x0, lsl #48
  402174:	movk	x4, #0x0, lsl #32
  402178:	movk	x4, #0x40, lsl #16
  40217c:	movk	x4, #0x4278
  402180:	bl	401420 <__libc_start_main@plt>
  402184:	bl	401490 <abort@plt>
  402188:	adrp	x0, 415000 <ferror@plt+0x139d0>
  40218c:	ldr	x0, [x0, #4064]
  402190:	cbz	x0, 402198 <ferror@plt+0xb68>
  402194:	b	401480 <__gmon_start__@plt>
  402198:	ret
  40219c:	nop
  4021a0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4021a4:	add	x0, x0, #0x1d0
  4021a8:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4021ac:	add	x1, x1, #0x1d0
  4021b0:	cmp	x1, x0
  4021b4:	b.eq	4021cc <ferror@plt+0xb9c>  // b.none
  4021b8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4021bc:	ldr	x1, [x1, #680]
  4021c0:	cbz	x1, 4021cc <ferror@plt+0xb9c>
  4021c4:	mov	x16, x1
  4021c8:	br	x16
  4021cc:	ret
  4021d0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4021d4:	add	x0, x0, #0x1d0
  4021d8:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4021dc:	add	x1, x1, #0x1d0
  4021e0:	sub	x1, x1, x0
  4021e4:	lsr	x2, x1, #63
  4021e8:	add	x1, x2, x1, asr #3
  4021ec:	cmp	xzr, x1, asr #1
  4021f0:	asr	x1, x1, #1
  4021f4:	b.eq	40220c <ferror@plt+0xbdc>  // b.none
  4021f8:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4021fc:	ldr	x2, [x2, #688]
  402200:	cbz	x2, 40220c <ferror@plt+0xbdc>
  402204:	mov	x16, x2
  402208:	br	x16
  40220c:	ret
  402210:	stp	x29, x30, [sp, #-32]!
  402214:	mov	x29, sp
  402218:	str	x19, [sp, #16]
  40221c:	adrp	x19, 416000 <ferror@plt+0x149d0>
  402220:	ldrb	w0, [x19, #504]
  402224:	cbnz	w0, 402234 <ferror@plt+0xc04>
  402228:	bl	4021a0 <ferror@plt+0xb70>
  40222c:	mov	w0, #0x1                   	// #1
  402230:	strb	w0, [x19, #504]
  402234:	ldr	x19, [sp, #16]
  402238:	ldp	x29, x30, [sp], #32
  40223c:	ret
  402240:	b	4021d0 <ferror@plt+0xba0>
  402244:	nop
  402248:	stp	x29, x30, [sp, #-32]!
  40224c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402250:	mov	x29, sp
  402254:	stp	x19, x20, [sp, #16]
  402258:	ldr	x20, [x0, #488]
  40225c:	bl	4015f0 <__errno_location@plt>
  402260:	mov	x19, x0
  402264:	mov	x0, x20
  402268:	str	wzr, [x19]
  40226c:	bl	401630 <ferror@plt>
  402270:	cbz	w0, 402310 <ferror@plt+0xce0>
  402274:	ldr	w0, [x19]
  402278:	cmp	w0, #0x9
  40227c:	b.ne	4022c0 <ferror@plt+0xc90>  // b.any
  402280:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402284:	ldr	x20, [x0, #464]
  402288:	str	wzr, [x19]
  40228c:	mov	x0, x20
  402290:	bl	401630 <ferror@plt>
  402294:	cbnz	w0, 4022a8 <ferror@plt+0xc78>
  402298:	mov	x0, x20
  40229c:	bl	401570 <fflush@plt>
  4022a0:	cbz	w0, 4022f0 <ferror@plt+0xcc0>
  4022a4:	nop
  4022a8:	ldr	w0, [x19]
  4022ac:	cmp	w0, #0x9
  4022b0:	b.ne	4022e8 <ferror@plt+0xcb8>  // b.any
  4022b4:	ldp	x19, x20, [sp, #16]
  4022b8:	ldp	x29, x30, [sp], #32
  4022bc:	ret
  4022c0:	cmp	w0, #0x20
  4022c4:	b.eq	402280 <ferror@plt+0xc50>  // b.none
  4022c8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4022cc:	mov	w2, #0x5                   	// #5
  4022d0:	add	x1, x1, #0x2b8
  4022d4:	cbz	w0, 40233c <ferror@plt+0xd0c>
  4022d8:	mov	x0, #0x0                   	// #0
  4022dc:	bl	4015a0 <dcgettext@plt>
  4022e0:	bl	4014e0 <warn@plt>
  4022e4:	nop
  4022e8:	mov	w0, #0x1                   	// #1
  4022ec:	bl	4012e0 <_exit@plt>
  4022f0:	mov	x0, x20
  4022f4:	bl	4013b0 <fileno@plt>
  4022f8:	tbnz	w0, #31, 4022a8 <ferror@plt+0xc78>
  4022fc:	bl	401330 <dup@plt>
  402300:	tbnz	w0, #31, 4022a8 <ferror@plt+0xc78>
  402304:	bl	401470 <close@plt>
  402308:	cbz	w0, 4022b4 <ferror@plt+0xc84>
  40230c:	b	4022a8 <ferror@plt+0xc78>
  402310:	mov	x0, x20
  402314:	bl	401570 <fflush@plt>
  402318:	cbnz	w0, 402274 <ferror@plt+0xc44>
  40231c:	mov	x0, x20
  402320:	bl	4013b0 <fileno@plt>
  402324:	tbnz	w0, #31, 402274 <ferror@plt+0xc44>
  402328:	bl	401330 <dup@plt>
  40232c:	tbnz	w0, #31, 402274 <ferror@plt+0xc44>
  402330:	bl	401470 <close@plt>
  402334:	cbz	w0, 402280 <ferror@plt+0xc50>
  402338:	b	402274 <ferror@plt+0xc44>
  40233c:	mov	x0, #0x0                   	// #0
  402340:	bl	4015a0 <dcgettext@plt>
  402344:	bl	401580 <warnx@plt>
  402348:	b	4022e8 <ferror@plt+0xcb8>
  40234c:	nop
  402350:	stp	x29, x30, [sp, #-32]!
  402354:	mov	x29, sp
  402358:	stp	x19, x20, [sp, #16]
  40235c:	mov	x19, x1
  402360:	mov	x20, x0
  402364:	bl	4015f0 <__errno_location@plt>
  402368:	mov	x4, x0
  40236c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402370:	mov	w5, #0x22                  	// #34
  402374:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402378:	mov	x3, x20
  40237c:	ldr	w0, [x0, #456]
  402380:	mov	x2, x19
  402384:	str	w5, [x4]
  402388:	add	x1, x1, #0xbc0
  40238c:	bl	401610 <err@plt>
  402390:	adrp	x1, 416000 <ferror@plt+0x149d0>
  402394:	str	w0, [x1, #456]
  402398:	ret
  40239c:	nop
  4023a0:	stp	x29, x30, [sp, #-128]!
  4023a4:	mov	x29, sp
  4023a8:	stp	x19, x20, [sp, #16]
  4023ac:	mov	x20, x0
  4023b0:	stp	x21, x22, [sp, #32]
  4023b4:	mov	x22, x1
  4023b8:	stp	x23, x24, [sp, #48]
  4023bc:	mov	x23, x2
  4023c0:	str	xzr, [x1]
  4023c4:	bl	4015f0 <__errno_location@plt>
  4023c8:	mov	x21, x0
  4023cc:	cbz	x20, 402668 <ferror@plt+0x1038>
  4023d0:	ldrsb	w19, [x20]
  4023d4:	cbz	w19, 402668 <ferror@plt+0x1038>
  4023d8:	bl	4014f0 <__ctype_b_loc@plt>
  4023dc:	mov	x24, x0
  4023e0:	ldr	x0, [x0]
  4023e4:	ubfiz	x1, x19, #1, #8
  4023e8:	ldrh	w1, [x0, x1]
  4023ec:	tbz	w1, #13, 402408 <ferror@plt+0xdd8>
  4023f0:	mov	x1, x20
  4023f4:	nop
  4023f8:	ldrsb	w19, [x1, #1]!
  4023fc:	ubfiz	x2, x19, #1, #8
  402400:	ldrh	w2, [x0, x2]
  402404:	tbnz	w2, #13, 4023f8 <ferror@plt+0xdc8>
  402408:	cmp	w19, #0x2d
  40240c:	b.eq	402668 <ferror@plt+0x1038>  // b.none
  402410:	stp	x25, x26, [sp, #64]
  402414:	mov	x0, x20
  402418:	mov	w3, #0x0                   	// #0
  40241c:	stp	x27, x28, [sp, #80]
  402420:	add	x27, sp, #0x78
  402424:	mov	x1, x27
  402428:	str	wzr, [x21]
  40242c:	mov	w2, #0x0                   	// #0
  402430:	str	xzr, [sp, #120]
  402434:	bl	401440 <__strtoul_internal@plt>
  402438:	mov	x25, x0
  40243c:	ldr	x28, [sp, #120]
  402440:	ldr	w0, [x21]
  402444:	cmp	x28, x20
  402448:	b.eq	402658 <ferror@plt+0x1028>  // b.none
  40244c:	cbnz	w0, 402688 <ferror@plt+0x1058>
  402450:	cbz	x28, 4026fc <ferror@plt+0x10cc>
  402454:	ldrsb	w0, [x28]
  402458:	mov	w20, #0x0                   	// #0
  40245c:	mov	x26, #0x0                   	// #0
  402460:	cbz	w0, 4026fc <ferror@plt+0x10cc>
  402464:	nop
  402468:	ldrsb	w0, [x28, #1]
  40246c:	cmp	w0, #0x69
  402470:	b.eq	40251c <ferror@plt+0xeec>  // b.none
  402474:	and	w1, w0, #0xffffffdf
  402478:	cmp	w1, #0x42
  40247c:	b.ne	4026ec <ferror@plt+0x10bc>  // b.any
  402480:	ldrsb	w0, [x28, #2]
  402484:	cbz	w0, 402734 <ferror@plt+0x1104>
  402488:	bl	4013a0 <localeconv@plt>
  40248c:	cbz	x0, 402660 <ferror@plt+0x1030>
  402490:	ldr	x1, [x0]
  402494:	cbz	x1, 402660 <ferror@plt+0x1030>
  402498:	mov	x0, x1
  40249c:	str	x1, [sp, #104]
  4024a0:	bl	401300 <strlen@plt>
  4024a4:	mov	x19, x0
  4024a8:	cbnz	x26, 402660 <ferror@plt+0x1030>
  4024ac:	ldrsb	w0, [x28]
  4024b0:	cbz	w0, 402660 <ferror@plt+0x1030>
  4024b4:	ldr	x1, [sp, #104]
  4024b8:	mov	x2, x19
  4024bc:	mov	x0, x1
  4024c0:	mov	x1, x28
  4024c4:	bl	401400 <strncmp@plt>
  4024c8:	cbnz	w0, 402660 <ferror@plt+0x1030>
  4024cc:	ldrsb	w4, [x28, x19]
  4024d0:	add	x1, x28, x19
  4024d4:	cmp	w4, #0x30
  4024d8:	b.ne	402710 <ferror@plt+0x10e0>  // b.any
  4024dc:	add	w0, w20, #0x1
  4024e0:	mov	x19, x1
  4024e4:	nop
  4024e8:	sub	w3, w19, w1
  4024ec:	ldrsb	w4, [x19, #1]!
  4024f0:	add	w20, w3, w0
  4024f4:	cmp	w4, #0x30
  4024f8:	b.eq	4024e8 <ferror@plt+0xeb8>  // b.none
  4024fc:	ldr	x0, [x24]
  402500:	ldrh	w0, [x0, w4, sxtw #1]
  402504:	tbnz	w0, #11, 40269c <ferror@plt+0x106c>
  402508:	mov	x28, x19
  40250c:	str	x19, [sp, #120]
  402510:	ldrsb	w0, [x28, #1]
  402514:	cmp	w0, #0x69
  402518:	b.ne	402474 <ferror@plt+0xe44>  // b.any
  40251c:	ldrsb	w0, [x28, #2]
  402520:	and	w0, w0, #0xffffffdf
  402524:	cmp	w0, #0x42
  402528:	b.ne	402488 <ferror@plt+0xe58>  // b.any
  40252c:	ldrsb	w0, [x28, #3]
  402530:	cbnz	w0, 402488 <ferror@plt+0xe58>
  402534:	mov	x19, #0x400                 	// #1024
  402538:	ldrsb	w27, [x28]
  40253c:	adrp	x24, 404000 <ferror@plt+0x29d0>
  402540:	add	x24, x24, #0xbd0
  402544:	mov	x0, x24
  402548:	mov	w1, w27
  40254c:	bl	401550 <strchr@plt>
  402550:	cbz	x0, 40273c <ferror@plt+0x110c>
  402554:	sub	x1, x0, x24
  402558:	add	w1, w1, #0x1
  40255c:	cbz	w1, 402758 <ferror@plt+0x1128>
  402560:	umulh	x0, x25, x19
  402564:	cbnz	x0, 402728 <ferror@plt+0x10f8>
  402568:	sub	w0, w1, #0x2
  40256c:	b	40257c <ferror@plt+0xf4c>
  402570:	umulh	x2, x25, x19
  402574:	sub	w0, w0, #0x1
  402578:	cbnz	x2, 402728 <ferror@plt+0x10f8>
  40257c:	mul	x25, x25, x19
  402580:	cmn	w0, #0x1
  402584:	b.ne	402570 <ferror@plt+0xf40>  // b.any
  402588:	mov	w0, #0x0                   	// #0
  40258c:	cbz	x23, 402594 <ferror@plt+0xf64>
  402590:	str	w1, [x23]
  402594:	cmp	x26, #0x0
  402598:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40259c:	b.eq	402644 <ferror@plt+0x1014>  // b.none
  4025a0:	sub	w1, w1, #0x2
  4025a4:	mov	x5, #0x1                   	// #1
  4025a8:	b	4025b8 <ferror@plt+0xf88>
  4025ac:	umulh	x2, x5, x19
  4025b0:	sub	w1, w1, #0x1
  4025b4:	cbnz	x2, 4025c4 <ferror@plt+0xf94>
  4025b8:	mul	x5, x5, x19
  4025bc:	cmn	w1, #0x1
  4025c0:	b.ne	4025ac <ferror@plt+0xf7c>  // b.any
  4025c4:	cmp	x26, #0xa
  4025c8:	mov	x1, #0xa                   	// #10
  4025cc:	b.ls	4025e0 <ferror@plt+0xfb0>  // b.plast
  4025d0:	add	x1, x1, x1, lsl #2
  4025d4:	cmp	x26, x1, lsl #1
  4025d8:	lsl	x1, x1, #1
  4025dc:	b.hi	4025d0 <ferror@plt+0xfa0>  // b.pmore
  4025e0:	cbz	w20, 4025fc <ferror@plt+0xfcc>
  4025e4:	mov	w2, #0x0                   	// #0
  4025e8:	add	x1, x1, x1, lsl #2
  4025ec:	add	w2, w2, #0x1
  4025f0:	cmp	w20, w2
  4025f4:	lsl	x1, x1, #1
  4025f8:	b.ne	4025e8 <ferror@plt+0xfb8>  // b.any
  4025fc:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402600:	mov	x4, #0x1                   	// #1
  402604:	movk	x8, #0xcccd
  402608:	umulh	x6, x26, x8
  40260c:	add	x7, x4, x4, lsl #2
  402610:	mov	x3, x4
  402614:	cmp	x26, #0x9
  402618:	lsl	x4, x7, #1
  40261c:	lsr	x2, x6, #3
  402620:	add	x2, x2, x2, lsl #2
  402624:	sub	x2, x26, x2, lsl #1
  402628:	lsr	x26, x6, #3
  40262c:	cbz	x2, 402640 <ferror@plt+0x1010>
  402630:	udiv	x3, x1, x3
  402634:	udiv	x2, x3, x2
  402638:	udiv	x2, x5, x2
  40263c:	add	x25, x25, x2
  402640:	b.hi	402608 <ferror@plt+0xfd8>  // b.pmore
  402644:	str	x25, [x22]
  402648:	tbnz	w0, #31, 402718 <ferror@plt+0x10e8>
  40264c:	ldp	x25, x26, [sp, #64]
  402650:	ldp	x27, x28, [sp, #80]
  402654:	b	402674 <ferror@plt+0x1044>
  402658:	cbnz	w0, 402694 <ferror@plt+0x1064>
  40265c:	nop
  402660:	ldp	x25, x26, [sp, #64]
  402664:	ldp	x27, x28, [sp, #80]
  402668:	mov	w1, #0x16                  	// #22
  40266c:	mov	w0, #0xffffffea            	// #-22
  402670:	str	w1, [x21]
  402674:	ldp	x19, x20, [sp, #16]
  402678:	ldp	x21, x22, [sp, #32]
  40267c:	ldp	x23, x24, [sp, #48]
  402680:	ldp	x29, x30, [sp], #128
  402684:	ret
  402688:	sub	x1, x25, #0x1
  40268c:	cmn	x1, #0x3
  402690:	b.ls	402450 <ferror@plt+0xe20>  // b.plast
  402694:	neg	w0, w0
  402698:	b	402648 <ferror@plt+0x1018>
  40269c:	str	wzr, [x21]
  4026a0:	mov	x1, x27
  4026a4:	mov	x0, x19
  4026a8:	mov	w3, #0x0                   	// #0
  4026ac:	mov	w2, #0x0                   	// #0
  4026b0:	str	xzr, [sp, #120]
  4026b4:	bl	401440 <__strtoul_internal@plt>
  4026b8:	mov	x26, x0
  4026bc:	ldr	x28, [sp, #120]
  4026c0:	ldr	w0, [x21]
  4026c4:	cmp	x28, x19
  4026c8:	b.eq	402658 <ferror@plt+0x1028>  // b.none
  4026cc:	cbz	w0, 4026f4 <ferror@plt+0x10c4>
  4026d0:	sub	x1, x26, #0x1
  4026d4:	cmn	x1, #0x3
  4026d8:	b.hi	402694 <ferror@plt+0x1064>  // b.pmore
  4026dc:	cbz	x28, 402660 <ferror@plt+0x1030>
  4026e0:	ldrsb	w0, [x28]
  4026e4:	cbnz	w0, 402468 <ferror@plt+0xe38>
  4026e8:	b	402660 <ferror@plt+0x1030>
  4026ec:	cbnz	w0, 402488 <ferror@plt+0xe58>
  4026f0:	b	402534 <ferror@plt+0xf04>
  4026f4:	cbnz	x26, 4026dc <ferror@plt+0x10ac>
  4026f8:	b	402468 <ferror@plt+0xe38>
  4026fc:	mov	w0, #0x0                   	// #0
  402700:	ldp	x27, x28, [sp, #80]
  402704:	str	x25, [x22]
  402708:	ldp	x25, x26, [sp, #64]
  40270c:	b	402674 <ferror@plt+0x1044>
  402710:	mov	x19, x1
  402714:	b	4024fc <ferror@plt+0xecc>
  402718:	neg	w1, w0
  40271c:	ldp	x25, x26, [sp, #64]
  402720:	ldp	x27, x28, [sp, #80]
  402724:	b	402670 <ferror@plt+0x1040>
  402728:	mov	w0, #0xffffffde            	// #-34
  40272c:	cbnz	x23, 402590 <ferror@plt+0xf60>
  402730:	b	402594 <ferror@plt+0xf64>
  402734:	mov	x19, #0x3e8                 	// #1000
  402738:	b	402538 <ferror@plt+0xf08>
  40273c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402740:	add	x24, x1, #0xbe0
  402744:	mov	x0, x24
  402748:	mov	w1, w27
  40274c:	bl	401550 <strchr@plt>
  402750:	cbnz	x0, 402554 <ferror@plt+0xf24>
  402754:	b	402660 <ferror@plt+0x1030>
  402758:	mov	w0, #0x0                   	// #0
  40275c:	cbnz	x23, 402590 <ferror@plt+0xf60>
  402760:	ldp	x27, x28, [sp, #80]
  402764:	str	x25, [x22]
  402768:	ldp	x25, x26, [sp, #64]
  40276c:	b	402674 <ferror@plt+0x1044>
  402770:	mov	x2, #0x0                   	// #0
  402774:	b	4023a0 <ferror@plt+0xd70>
  402778:	stp	x29, x30, [sp, #-48]!
  40277c:	mov	x29, sp
  402780:	stp	x21, x22, [sp, #32]
  402784:	mov	x22, x1
  402788:	cbz	x0, 4027e8 <ferror@plt+0x11b8>
  40278c:	mov	x21, x0
  402790:	stp	x19, x20, [sp, #16]
  402794:	mov	x20, x0
  402798:	b	4027b4 <ferror@plt+0x1184>
  40279c:	bl	4014f0 <__ctype_b_loc@plt>
  4027a0:	ubfiz	x19, x19, #1, #8
  4027a4:	ldr	x2, [x0]
  4027a8:	ldrh	w2, [x2, x19]
  4027ac:	tbz	w2, #11, 4027bc <ferror@plt+0x118c>
  4027b0:	add	x20, x20, #0x1
  4027b4:	ldrsb	w19, [x20]
  4027b8:	cbnz	w19, 40279c <ferror@plt+0x116c>
  4027bc:	cbz	x22, 4027c4 <ferror@plt+0x1194>
  4027c0:	str	x20, [x22]
  4027c4:	cmp	x20, x21
  4027c8:	b.ls	402800 <ferror@plt+0x11d0>  // b.plast
  4027cc:	ldrsb	w1, [x20]
  4027d0:	mov	w0, #0x1                   	// #1
  4027d4:	ldp	x19, x20, [sp, #16]
  4027d8:	cbnz	w1, 4027f0 <ferror@plt+0x11c0>
  4027dc:	ldp	x21, x22, [sp, #32]
  4027e0:	ldp	x29, x30, [sp], #48
  4027e4:	ret
  4027e8:	cbz	x1, 4027f0 <ferror@plt+0x11c0>
  4027ec:	str	xzr, [x1]
  4027f0:	mov	w0, #0x0                   	// #0
  4027f4:	ldp	x21, x22, [sp, #32]
  4027f8:	ldp	x29, x30, [sp], #48
  4027fc:	ret
  402800:	mov	w0, #0x0                   	// #0
  402804:	ldp	x19, x20, [sp, #16]
  402808:	b	4027f4 <ferror@plt+0x11c4>
  40280c:	nop
  402810:	stp	x29, x30, [sp, #-48]!
  402814:	mov	x29, sp
  402818:	stp	x21, x22, [sp, #32]
  40281c:	mov	x22, x1
  402820:	cbz	x0, 402880 <ferror@plt+0x1250>
  402824:	mov	x21, x0
  402828:	stp	x19, x20, [sp, #16]
  40282c:	mov	x20, x0
  402830:	b	40284c <ferror@plt+0x121c>
  402834:	bl	4014f0 <__ctype_b_loc@plt>
  402838:	ubfiz	x19, x19, #1, #8
  40283c:	ldr	x2, [x0]
  402840:	ldrh	w2, [x2, x19]
  402844:	tbz	w2, #12, 402854 <ferror@plt+0x1224>
  402848:	add	x20, x20, #0x1
  40284c:	ldrsb	w19, [x20]
  402850:	cbnz	w19, 402834 <ferror@plt+0x1204>
  402854:	cbz	x22, 40285c <ferror@plt+0x122c>
  402858:	str	x20, [x22]
  40285c:	cmp	x20, x21
  402860:	b.ls	402898 <ferror@plt+0x1268>  // b.plast
  402864:	ldrsb	w1, [x20]
  402868:	mov	w0, #0x1                   	// #1
  40286c:	ldp	x19, x20, [sp, #16]
  402870:	cbnz	w1, 402888 <ferror@plt+0x1258>
  402874:	ldp	x21, x22, [sp, #32]
  402878:	ldp	x29, x30, [sp], #48
  40287c:	ret
  402880:	cbz	x1, 402888 <ferror@plt+0x1258>
  402884:	str	xzr, [x1]
  402888:	mov	w0, #0x0                   	// #0
  40288c:	ldp	x21, x22, [sp, #32]
  402890:	ldp	x29, x30, [sp], #48
  402894:	ret
  402898:	mov	w0, #0x0                   	// #0
  40289c:	ldp	x19, x20, [sp, #16]
  4028a0:	b	40288c <ferror@plt+0x125c>
  4028a4:	nop
  4028a8:	stp	x29, x30, [sp, #-128]!
  4028ac:	mov	x29, sp
  4028b0:	stp	x19, x20, [sp, #16]
  4028b4:	mov	x19, x0
  4028b8:	mov	x20, x1
  4028bc:	mov	w0, #0xffffffd0            	// #-48
  4028c0:	add	x1, sp, #0x50
  4028c4:	stp	x21, x22, [sp, #32]
  4028c8:	add	x21, sp, #0x80
  4028cc:	stp	x21, x21, [sp, #48]
  4028d0:	str	x1, [sp, #64]
  4028d4:	stp	w0, wzr, [sp, #72]
  4028d8:	stp	x2, x3, [sp, #80]
  4028dc:	stp	x4, x5, [sp, #96]
  4028e0:	stp	x6, x7, [sp, #112]
  4028e4:	b	40292c <ferror@plt+0x12fc>
  4028e8:	ldr	x1, [x0]
  4028ec:	add	x2, x0, #0xf
  4028f0:	and	x2, x2, #0xfffffffffffffff8
  4028f4:	str	x2, [sp, #48]
  4028f8:	cbz	x1, 402978 <ferror@plt+0x1348>
  4028fc:	add	x0, x2, #0xf
  402900:	and	x0, x0, #0xfffffffffffffff8
  402904:	str	x0, [sp, #48]
  402908:	ldr	x22, [x2]
  40290c:	cbz	x22, 402978 <ferror@plt+0x1348>
  402910:	mov	x0, x19
  402914:	bl	4014d0 <strcmp@plt>
  402918:	cbz	w0, 40299c <ferror@plt+0x136c>
  40291c:	mov	x1, x22
  402920:	mov	x0, x19
  402924:	bl	4014d0 <strcmp@plt>
  402928:	cbz	w0, 4029a0 <ferror@plt+0x1370>
  40292c:	ldr	w3, [sp, #72]
  402930:	ldr	x0, [sp, #48]
  402934:	tbz	w3, #31, 4028e8 <ferror@plt+0x12b8>
  402938:	add	w2, w3, #0x8
  40293c:	str	w2, [sp, #72]
  402940:	cmp	w2, #0x0
  402944:	b.gt	4028e8 <ferror@plt+0x12b8>
  402948:	ldr	x1, [x21, w3, sxtw]
  40294c:	cbz	x1, 402978 <ferror@plt+0x1348>
  402950:	cbz	w2, 4029b0 <ferror@plt+0x1380>
  402954:	add	w3, w3, #0x10
  402958:	str	w3, [sp, #72]
  40295c:	cmp	w3, #0x0
  402960:	b.le	402994 <ferror@plt+0x1364>
  402964:	add	x3, x0, #0xf
  402968:	mov	x2, x0
  40296c:	and	x0, x3, #0xfffffffffffffff8
  402970:	str	x0, [sp, #48]
  402974:	b	402908 <ferror@plt+0x12d8>
  402978:	adrp	x0, 416000 <ferror@plt+0x149d0>
  40297c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402980:	mov	x3, x19
  402984:	mov	x2, x20
  402988:	ldr	w0, [x0, #456]
  40298c:	add	x1, x1, #0xbc0
  402990:	bl	4015b0 <errx@plt>
  402994:	add	x2, x21, w2, sxtw
  402998:	b	402908 <ferror@plt+0x12d8>
  40299c:	mov	w0, #0x1                   	// #1
  4029a0:	ldp	x19, x20, [sp, #16]
  4029a4:	ldp	x21, x22, [sp, #32]
  4029a8:	ldp	x29, x30, [sp], #128
  4029ac:	ret
  4029b0:	mov	x2, x0
  4029b4:	b	4028fc <ferror@plt+0x12cc>
  4029b8:	cbz	x1, 4029e4 <ferror@plt+0x13b4>
  4029bc:	add	x3, x0, x1
  4029c0:	sxtb	w2, w2
  4029c4:	b	4029d8 <ferror@plt+0x13a8>
  4029c8:	b.eq	4029e8 <ferror@plt+0x13b8>  // b.none
  4029cc:	add	x0, x0, #0x1
  4029d0:	cmp	x3, x0
  4029d4:	b.eq	4029e4 <ferror@plt+0x13b4>  // b.none
  4029d8:	ldrsb	w1, [x0]
  4029dc:	cmp	w2, w1
  4029e0:	cbnz	w1, 4029c8 <ferror@plt+0x1398>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	ret
  4029ec:	nop
  4029f0:	stp	x29, x30, [sp, #-64]!
  4029f4:	mov	x29, sp
  4029f8:	stp	x19, x20, [sp, #16]
  4029fc:	mov	x19, x0
  402a00:	stp	x21, x22, [sp, #32]
  402a04:	mov	x21, x1
  402a08:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402a0c:	str	xzr, [sp, #56]
  402a10:	bl	4015f0 <__errno_location@plt>
  402a14:	str	wzr, [x0]
  402a18:	cbz	x19, 402a2c <ferror@plt+0x13fc>
  402a1c:	mov	x20, x0
  402a20:	ldrsb	w0, [x19]
  402a24:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402a28:	cbnz	w0, 402a44 <ferror@plt+0x1414>
  402a2c:	ldr	w0, [x22, #456]
  402a30:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402a34:	mov	x3, x19
  402a38:	mov	x2, x21
  402a3c:	add	x1, x1, #0xbc0
  402a40:	bl	4015b0 <errx@plt>
  402a44:	add	x1, sp, #0x38
  402a48:	mov	x0, x19
  402a4c:	mov	w3, #0x0                   	// #0
  402a50:	mov	w2, #0xa                   	// #10
  402a54:	bl	401440 <__strtoul_internal@plt>
  402a58:	ldr	w1, [x20]
  402a5c:	cbnz	w1, 402aa0 <ferror@plt+0x1470>
  402a60:	ldr	x1, [sp, #56]
  402a64:	cmp	x19, x1
  402a68:	b.eq	402a2c <ferror@plt+0x13fc>  // b.none
  402a6c:	cbz	x1, 402a78 <ferror@plt+0x1448>
  402a70:	ldrsb	w1, [x1]
  402a74:	cbnz	w1, 402a2c <ferror@plt+0x13fc>
  402a78:	mov	x1, #0xffffffff            	// #4294967295
  402a7c:	cmp	x0, x1
  402a80:	b.hi	402ac0 <ferror@plt+0x1490>  // b.pmore
  402a84:	mov	x1, #0xffff                	// #65535
  402a88:	cmp	x0, x1
  402a8c:	b.hi	402acc <ferror@plt+0x149c>  // b.pmore
  402a90:	ldp	x19, x20, [sp, #16]
  402a94:	ldp	x21, x22, [sp, #32]
  402a98:	ldp	x29, x30, [sp], #64
  402a9c:	ret
  402aa0:	ldr	w0, [x22, #456]
  402aa4:	cmp	w1, #0x22
  402aa8:	b.ne	402a2c <ferror@plt+0x13fc>  // b.any
  402aac:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402ab0:	mov	x3, x19
  402ab4:	mov	x2, x21
  402ab8:	add	x1, x1, #0xbc0
  402abc:	bl	401610 <err@plt>
  402ac0:	mov	x1, x21
  402ac4:	mov	x0, x19
  402ac8:	bl	402350 <ferror@plt+0xd20>
  402acc:	mov	x1, x21
  402ad0:	mov	x0, x19
  402ad4:	bl	402350 <ferror@plt+0xd20>
  402ad8:	stp	x29, x30, [sp, #-64]!
  402adc:	mov	x29, sp
  402ae0:	stp	x19, x20, [sp, #16]
  402ae4:	mov	x19, x0
  402ae8:	stp	x21, x22, [sp, #32]
  402aec:	mov	x21, x1
  402af0:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402af4:	str	xzr, [sp, #56]
  402af8:	bl	4015f0 <__errno_location@plt>
  402afc:	str	wzr, [x0]
  402b00:	cbz	x19, 402b14 <ferror@plt+0x14e4>
  402b04:	mov	x20, x0
  402b08:	ldrsb	w0, [x19]
  402b0c:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402b10:	cbnz	w0, 402b2c <ferror@plt+0x14fc>
  402b14:	ldr	w0, [x22, #456]
  402b18:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402b1c:	mov	x3, x19
  402b20:	mov	x2, x21
  402b24:	add	x1, x1, #0xbc0
  402b28:	bl	4015b0 <errx@plt>
  402b2c:	add	x1, sp, #0x38
  402b30:	mov	x0, x19
  402b34:	mov	w3, #0x0                   	// #0
  402b38:	mov	w2, #0x10                  	// #16
  402b3c:	bl	401440 <__strtoul_internal@plt>
  402b40:	ldr	w1, [x20]
  402b44:	cbnz	w1, 402b88 <ferror@plt+0x1558>
  402b48:	ldr	x1, [sp, #56]
  402b4c:	cmp	x19, x1
  402b50:	b.eq	402b14 <ferror@plt+0x14e4>  // b.none
  402b54:	cbz	x1, 402b60 <ferror@plt+0x1530>
  402b58:	ldrsb	w1, [x1]
  402b5c:	cbnz	w1, 402b14 <ferror@plt+0x14e4>
  402b60:	mov	x1, #0xffffffff            	// #4294967295
  402b64:	cmp	x0, x1
  402b68:	b.hi	402ba8 <ferror@plt+0x1578>  // b.pmore
  402b6c:	mov	x1, #0xffff                	// #65535
  402b70:	cmp	x0, x1
  402b74:	b.hi	402bb4 <ferror@plt+0x1584>  // b.pmore
  402b78:	ldp	x19, x20, [sp, #16]
  402b7c:	ldp	x21, x22, [sp, #32]
  402b80:	ldp	x29, x30, [sp], #64
  402b84:	ret
  402b88:	ldr	w0, [x22, #456]
  402b8c:	cmp	w1, #0x22
  402b90:	b.ne	402b14 <ferror@plt+0x14e4>  // b.any
  402b94:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402b98:	mov	x3, x19
  402b9c:	mov	x2, x21
  402ba0:	add	x1, x1, #0xbc0
  402ba4:	bl	401610 <err@plt>
  402ba8:	mov	x1, x21
  402bac:	mov	x0, x19
  402bb0:	bl	402350 <ferror@plt+0xd20>
  402bb4:	mov	x1, x21
  402bb8:	mov	x0, x19
  402bbc:	bl	402350 <ferror@plt+0xd20>
  402bc0:	stp	x29, x30, [sp, #-64]!
  402bc4:	mov	x29, sp
  402bc8:	stp	x19, x20, [sp, #16]
  402bcc:	mov	x19, x0
  402bd0:	stp	x21, x22, [sp, #32]
  402bd4:	mov	x21, x1
  402bd8:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402bdc:	str	xzr, [sp, #56]
  402be0:	bl	4015f0 <__errno_location@plt>
  402be4:	str	wzr, [x0]
  402be8:	cbz	x19, 402bfc <ferror@plt+0x15cc>
  402bec:	mov	x20, x0
  402bf0:	ldrsb	w0, [x19]
  402bf4:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402bf8:	cbnz	w0, 402c14 <ferror@plt+0x15e4>
  402bfc:	ldr	w0, [x22, #456]
  402c00:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402c04:	mov	x3, x19
  402c08:	mov	x2, x21
  402c0c:	add	x1, x1, #0xbc0
  402c10:	bl	4015b0 <errx@plt>
  402c14:	add	x1, sp, #0x38
  402c18:	mov	x0, x19
  402c1c:	mov	w3, #0x0                   	// #0
  402c20:	mov	w2, #0xa                   	// #10
  402c24:	bl	401440 <__strtoul_internal@plt>
  402c28:	ldr	w1, [x20]
  402c2c:	cbnz	w1, 402c64 <ferror@plt+0x1634>
  402c30:	ldr	x1, [sp, #56]
  402c34:	cmp	x19, x1
  402c38:	b.eq	402bfc <ferror@plt+0x15cc>  // b.none
  402c3c:	cbz	x1, 402c48 <ferror@plt+0x1618>
  402c40:	ldrsb	w1, [x1]
  402c44:	cbnz	w1, 402bfc <ferror@plt+0x15cc>
  402c48:	mov	x1, #0xffffffff            	// #4294967295
  402c4c:	cmp	x0, x1
  402c50:	b.hi	402c84 <ferror@plt+0x1654>  // b.pmore
  402c54:	ldp	x19, x20, [sp, #16]
  402c58:	ldp	x21, x22, [sp, #32]
  402c5c:	ldp	x29, x30, [sp], #64
  402c60:	ret
  402c64:	ldr	w0, [x22, #456]
  402c68:	cmp	w1, #0x22
  402c6c:	b.ne	402bfc <ferror@plt+0x15cc>  // b.any
  402c70:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402c74:	mov	x3, x19
  402c78:	mov	x2, x21
  402c7c:	add	x1, x1, #0xbc0
  402c80:	bl	401610 <err@plt>
  402c84:	mov	x1, x21
  402c88:	mov	x0, x19
  402c8c:	bl	402350 <ferror@plt+0xd20>
  402c90:	stp	x29, x30, [sp, #-64]!
  402c94:	mov	x29, sp
  402c98:	stp	x19, x20, [sp, #16]
  402c9c:	mov	x19, x0
  402ca0:	stp	x21, x22, [sp, #32]
  402ca4:	mov	x21, x1
  402ca8:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402cac:	str	xzr, [sp, #56]
  402cb0:	bl	4015f0 <__errno_location@plt>
  402cb4:	str	wzr, [x0]
  402cb8:	cbz	x19, 402ccc <ferror@plt+0x169c>
  402cbc:	mov	x20, x0
  402cc0:	ldrsb	w0, [x19]
  402cc4:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402cc8:	cbnz	w0, 402ce4 <ferror@plt+0x16b4>
  402ccc:	ldr	w0, [x22, #456]
  402cd0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402cd4:	mov	x3, x19
  402cd8:	mov	x2, x21
  402cdc:	add	x1, x1, #0xbc0
  402ce0:	bl	4015b0 <errx@plt>
  402ce4:	add	x1, sp, #0x38
  402ce8:	mov	x0, x19
  402cec:	mov	w3, #0x0                   	// #0
  402cf0:	mov	w2, #0x10                  	// #16
  402cf4:	bl	401440 <__strtoul_internal@plt>
  402cf8:	ldr	w1, [x20]
  402cfc:	cbnz	w1, 402d34 <ferror@plt+0x1704>
  402d00:	ldr	x1, [sp, #56]
  402d04:	cmp	x19, x1
  402d08:	b.eq	402ccc <ferror@plt+0x169c>  // b.none
  402d0c:	cbz	x1, 402d18 <ferror@plt+0x16e8>
  402d10:	ldrsb	w1, [x1]
  402d14:	cbnz	w1, 402ccc <ferror@plt+0x169c>
  402d18:	mov	x1, #0xffffffff            	// #4294967295
  402d1c:	cmp	x0, x1
  402d20:	b.hi	402d54 <ferror@plt+0x1724>  // b.pmore
  402d24:	ldp	x19, x20, [sp, #16]
  402d28:	ldp	x21, x22, [sp, #32]
  402d2c:	ldp	x29, x30, [sp], #64
  402d30:	ret
  402d34:	ldr	w0, [x22, #456]
  402d38:	cmp	w1, #0x22
  402d3c:	b.ne	402ccc <ferror@plt+0x169c>  // b.any
  402d40:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402d44:	mov	x3, x19
  402d48:	mov	x2, x21
  402d4c:	add	x1, x1, #0xbc0
  402d50:	bl	401610 <err@plt>
  402d54:	mov	x1, x21
  402d58:	mov	x0, x19
  402d5c:	bl	402350 <ferror@plt+0xd20>
  402d60:	stp	x29, x30, [sp, #-64]!
  402d64:	mov	x29, sp
  402d68:	stp	x19, x20, [sp, #16]
  402d6c:	mov	x19, x0
  402d70:	stp	x21, x22, [sp, #32]
  402d74:	mov	x21, x1
  402d78:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402d7c:	str	xzr, [sp, #56]
  402d80:	bl	4015f0 <__errno_location@plt>
  402d84:	str	wzr, [x0]
  402d88:	cbz	x19, 402d9c <ferror@plt+0x176c>
  402d8c:	mov	x20, x0
  402d90:	ldrsb	w0, [x19]
  402d94:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402d98:	cbnz	w0, 402db4 <ferror@plt+0x1784>
  402d9c:	ldr	w0, [x22, #456]
  402da0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402da4:	mov	x3, x19
  402da8:	mov	x2, x21
  402dac:	add	x1, x1, #0xbc0
  402db0:	bl	4015b0 <errx@plt>
  402db4:	add	x1, sp, #0x38
  402db8:	mov	x0, x19
  402dbc:	mov	w3, #0x0                   	// #0
  402dc0:	mov	w2, #0xa                   	// #10
  402dc4:	bl	4013f0 <__strtol_internal@plt>
  402dc8:	ldr	w1, [x20]
  402dcc:	cbnz	w1, 402df8 <ferror@plt+0x17c8>
  402dd0:	ldr	x1, [sp, #56]
  402dd4:	cmp	x1, x19
  402dd8:	b.eq	402d9c <ferror@plt+0x176c>  // b.none
  402ddc:	cbz	x1, 402de8 <ferror@plt+0x17b8>
  402de0:	ldrsb	w1, [x1]
  402de4:	cbnz	w1, 402d9c <ferror@plt+0x176c>
  402de8:	ldp	x19, x20, [sp, #16]
  402dec:	ldp	x21, x22, [sp, #32]
  402df0:	ldp	x29, x30, [sp], #64
  402df4:	ret
  402df8:	ldr	w0, [x22, #456]
  402dfc:	cmp	w1, #0x22
  402e00:	b.ne	402d9c <ferror@plt+0x176c>  // b.any
  402e04:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e08:	mov	x3, x19
  402e0c:	mov	x2, x21
  402e10:	add	x1, x1, #0xbc0
  402e14:	bl	401610 <err@plt>
  402e18:	stp	x29, x30, [sp, #-32]!
  402e1c:	mov	x29, sp
  402e20:	stp	x19, x20, [sp, #16]
  402e24:	mov	x19, x1
  402e28:	mov	x20, x0
  402e2c:	bl	402d60 <ferror@plt+0x1730>
  402e30:	mov	x2, #0x80000000            	// #2147483648
  402e34:	add	x2, x0, x2
  402e38:	mov	x1, #0xffffffff            	// #4294967295
  402e3c:	cmp	x2, x1
  402e40:	b.hi	402e50 <ferror@plt+0x1820>  // b.pmore
  402e44:	ldp	x19, x20, [sp, #16]
  402e48:	ldp	x29, x30, [sp], #32
  402e4c:	ret
  402e50:	bl	4015f0 <__errno_location@plt>
  402e54:	mov	x4, x0
  402e58:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402e5c:	mov	w5, #0x22                  	// #34
  402e60:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e64:	mov	x3, x20
  402e68:	ldr	w0, [x0, #456]
  402e6c:	mov	x2, x19
  402e70:	str	w5, [x4]
  402e74:	add	x1, x1, #0xbc0
  402e78:	bl	401610 <err@plt>
  402e7c:	nop
  402e80:	stp	x29, x30, [sp, #-32]!
  402e84:	mov	x29, sp
  402e88:	stp	x19, x20, [sp, #16]
  402e8c:	mov	x19, x1
  402e90:	mov	x20, x0
  402e94:	bl	402e18 <ferror@plt+0x17e8>
  402e98:	add	w2, w0, #0x8, lsl #12
  402e9c:	mov	w1, #0xffff                	// #65535
  402ea0:	cmp	w2, w1
  402ea4:	b.hi	402eb4 <ferror@plt+0x1884>  // b.pmore
  402ea8:	ldp	x19, x20, [sp, #16]
  402eac:	ldp	x29, x30, [sp], #32
  402eb0:	ret
  402eb4:	bl	4015f0 <__errno_location@plt>
  402eb8:	mov	x4, x0
  402ebc:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402ec0:	mov	w5, #0x22                  	// #34
  402ec4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402ec8:	mov	x3, x20
  402ecc:	ldr	w0, [x0, #456]
  402ed0:	mov	x2, x19
  402ed4:	str	w5, [x4]
  402ed8:	add	x1, x1, #0xbc0
  402edc:	bl	401610 <err@plt>
  402ee0:	stp	x29, x30, [sp, #-64]!
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	mov	x19, x0
  402ef0:	stp	x21, x22, [sp, #32]
  402ef4:	mov	x21, x1
  402ef8:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402efc:	str	xzr, [sp, #56]
  402f00:	bl	4015f0 <__errno_location@plt>
  402f04:	str	wzr, [x0]
  402f08:	cbz	x19, 402f1c <ferror@plt+0x18ec>
  402f0c:	mov	x20, x0
  402f10:	ldrsb	w0, [x19]
  402f14:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402f18:	cbnz	w0, 402f34 <ferror@plt+0x1904>
  402f1c:	ldr	w0, [x22, #456]
  402f20:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402f24:	mov	x3, x19
  402f28:	mov	x2, x21
  402f2c:	add	x1, x1, #0xbc0
  402f30:	bl	4015b0 <errx@plt>
  402f34:	add	x1, sp, #0x38
  402f38:	mov	x0, x19
  402f3c:	mov	w3, #0x0                   	// #0
  402f40:	mov	w2, #0xa                   	// #10
  402f44:	bl	401440 <__strtoul_internal@plt>
  402f48:	ldr	w1, [x20]
  402f4c:	cbnz	w1, 402f78 <ferror@plt+0x1948>
  402f50:	ldr	x1, [sp, #56]
  402f54:	cmp	x19, x1
  402f58:	b.eq	402f1c <ferror@plt+0x18ec>  // b.none
  402f5c:	cbz	x1, 402f68 <ferror@plt+0x1938>
  402f60:	ldrsb	w1, [x1]
  402f64:	cbnz	w1, 402f1c <ferror@plt+0x18ec>
  402f68:	ldp	x19, x20, [sp, #16]
  402f6c:	ldp	x21, x22, [sp, #32]
  402f70:	ldp	x29, x30, [sp], #64
  402f74:	ret
  402f78:	ldr	w0, [x22, #456]
  402f7c:	cmp	w1, #0x22
  402f80:	b.ne	402f1c <ferror@plt+0x18ec>  // b.any
  402f84:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402f88:	mov	x3, x19
  402f8c:	mov	x2, x21
  402f90:	add	x1, x1, #0xbc0
  402f94:	bl	401610 <err@plt>
  402f98:	stp	x29, x30, [sp, #-64]!
  402f9c:	mov	x29, sp
  402fa0:	stp	x19, x20, [sp, #16]
  402fa4:	mov	x19, x0
  402fa8:	stp	x21, x22, [sp, #32]
  402fac:	mov	x21, x1
  402fb0:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402fb4:	str	xzr, [sp, #56]
  402fb8:	bl	4015f0 <__errno_location@plt>
  402fbc:	str	wzr, [x0]
  402fc0:	cbz	x19, 402fd4 <ferror@plt+0x19a4>
  402fc4:	mov	x20, x0
  402fc8:	ldrsb	w0, [x19]
  402fcc:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402fd0:	cbnz	w0, 402fec <ferror@plt+0x19bc>
  402fd4:	ldr	w0, [x22, #456]
  402fd8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402fdc:	mov	x3, x19
  402fe0:	mov	x2, x21
  402fe4:	add	x1, x1, #0xbc0
  402fe8:	bl	4015b0 <errx@plt>
  402fec:	add	x1, sp, #0x38
  402ff0:	mov	x0, x19
  402ff4:	mov	w3, #0x0                   	// #0
  402ff8:	mov	w2, #0x10                  	// #16
  402ffc:	bl	401440 <__strtoul_internal@plt>
  403000:	ldr	w1, [x20]
  403004:	cbnz	w1, 403030 <ferror@plt+0x1a00>
  403008:	ldr	x1, [sp, #56]
  40300c:	cmp	x19, x1
  403010:	b.eq	402fd4 <ferror@plt+0x19a4>  // b.none
  403014:	cbz	x1, 403020 <ferror@plt+0x19f0>
  403018:	ldrsb	w1, [x1]
  40301c:	cbnz	w1, 402fd4 <ferror@plt+0x19a4>
  403020:	ldp	x19, x20, [sp, #16]
  403024:	ldp	x21, x22, [sp, #32]
  403028:	ldp	x29, x30, [sp], #64
  40302c:	ret
  403030:	ldr	w0, [x22, #456]
  403034:	cmp	w1, #0x22
  403038:	b.ne	402fd4 <ferror@plt+0x19a4>  // b.any
  40303c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403040:	mov	x3, x19
  403044:	mov	x2, x21
  403048:	add	x1, x1, #0xbc0
  40304c:	bl	401610 <err@plt>
  403050:	stp	x29, x30, [sp, #-64]!
  403054:	mov	x29, sp
  403058:	stp	x19, x20, [sp, #16]
  40305c:	mov	x19, x0
  403060:	stp	x21, x22, [sp, #32]
  403064:	mov	x21, x1
  403068:	adrp	x22, 416000 <ferror@plt+0x149d0>
  40306c:	str	xzr, [sp, #56]
  403070:	bl	4015f0 <__errno_location@plt>
  403074:	str	wzr, [x0]
  403078:	cbz	x19, 40308c <ferror@plt+0x1a5c>
  40307c:	mov	x20, x0
  403080:	ldrsb	w0, [x19]
  403084:	adrp	x22, 416000 <ferror@plt+0x149d0>
  403088:	cbnz	w0, 4030a4 <ferror@plt+0x1a74>
  40308c:	ldr	w0, [x22, #456]
  403090:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403094:	mov	x3, x19
  403098:	mov	x2, x21
  40309c:	add	x1, x1, #0xbc0
  4030a0:	bl	4015b0 <errx@plt>
  4030a4:	mov	x0, x19
  4030a8:	add	x1, sp, #0x38
  4030ac:	bl	401350 <strtod@plt>
  4030b0:	ldr	w0, [x20]
  4030b4:	cbnz	w0, 4030e0 <ferror@plt+0x1ab0>
  4030b8:	ldr	x0, [sp, #56]
  4030bc:	cmp	x0, x19
  4030c0:	b.eq	40308c <ferror@plt+0x1a5c>  // b.none
  4030c4:	cbz	x0, 4030d0 <ferror@plt+0x1aa0>
  4030c8:	ldrsb	w0, [x0]
  4030cc:	cbnz	w0, 40308c <ferror@plt+0x1a5c>
  4030d0:	ldp	x19, x20, [sp, #16]
  4030d4:	ldp	x21, x22, [sp, #32]
  4030d8:	ldp	x29, x30, [sp], #64
  4030dc:	ret
  4030e0:	cmp	w0, #0x22
  4030e4:	ldr	w0, [x22, #456]
  4030e8:	b.ne	40308c <ferror@plt+0x1a5c>  // b.any
  4030ec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4030f0:	mov	x3, x19
  4030f4:	mov	x2, x21
  4030f8:	add	x1, x1, #0xbc0
  4030fc:	bl	401610 <err@plt>
  403100:	stp	x29, x30, [sp, #-64]!
  403104:	mov	x29, sp
  403108:	stp	x19, x20, [sp, #16]
  40310c:	mov	x19, x0
  403110:	stp	x21, x22, [sp, #32]
  403114:	mov	x21, x1
  403118:	adrp	x22, 416000 <ferror@plt+0x149d0>
  40311c:	str	xzr, [sp, #56]
  403120:	bl	4015f0 <__errno_location@plt>
  403124:	str	wzr, [x0]
  403128:	cbz	x19, 40313c <ferror@plt+0x1b0c>
  40312c:	mov	x20, x0
  403130:	ldrsb	w0, [x19]
  403134:	adrp	x22, 416000 <ferror@plt+0x149d0>
  403138:	cbnz	w0, 403154 <ferror@plt+0x1b24>
  40313c:	ldr	w0, [x22, #456]
  403140:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403144:	mov	x3, x19
  403148:	mov	x2, x21
  40314c:	add	x1, x1, #0xbc0
  403150:	bl	4015b0 <errx@plt>
  403154:	add	x1, sp, #0x38
  403158:	mov	x0, x19
  40315c:	mov	w2, #0xa                   	// #10
  403160:	bl	401500 <strtol@plt>
  403164:	ldr	w1, [x20]
  403168:	cbnz	w1, 403194 <ferror@plt+0x1b64>
  40316c:	ldr	x1, [sp, #56]
  403170:	cmp	x1, x19
  403174:	b.eq	40313c <ferror@plt+0x1b0c>  // b.none
  403178:	cbz	x1, 403184 <ferror@plt+0x1b54>
  40317c:	ldrsb	w1, [x1]
  403180:	cbnz	w1, 40313c <ferror@plt+0x1b0c>
  403184:	ldp	x19, x20, [sp, #16]
  403188:	ldp	x21, x22, [sp, #32]
  40318c:	ldp	x29, x30, [sp], #64
  403190:	ret
  403194:	ldr	w0, [x22, #456]
  403198:	cmp	w1, #0x22
  40319c:	b.ne	40313c <ferror@plt+0x1b0c>  // b.any
  4031a0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4031a4:	mov	x3, x19
  4031a8:	mov	x2, x21
  4031ac:	add	x1, x1, #0xbc0
  4031b0:	bl	401610 <err@plt>
  4031b4:	nop
  4031b8:	stp	x29, x30, [sp, #-64]!
  4031bc:	mov	x29, sp
  4031c0:	stp	x19, x20, [sp, #16]
  4031c4:	mov	x19, x0
  4031c8:	stp	x21, x22, [sp, #32]
  4031cc:	mov	x21, x1
  4031d0:	adrp	x22, 416000 <ferror@plt+0x149d0>
  4031d4:	str	xzr, [sp, #56]
  4031d8:	bl	4015f0 <__errno_location@plt>
  4031dc:	str	wzr, [x0]
  4031e0:	cbz	x19, 4031f4 <ferror@plt+0x1bc4>
  4031e4:	mov	x20, x0
  4031e8:	ldrsb	w0, [x19]
  4031ec:	adrp	x22, 416000 <ferror@plt+0x149d0>
  4031f0:	cbnz	w0, 40320c <ferror@plt+0x1bdc>
  4031f4:	ldr	w0, [x22, #456]
  4031f8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4031fc:	mov	x3, x19
  403200:	mov	x2, x21
  403204:	add	x1, x1, #0xbc0
  403208:	bl	4015b0 <errx@plt>
  40320c:	add	x1, sp, #0x38
  403210:	mov	x0, x19
  403214:	mov	w2, #0xa                   	// #10
  403218:	bl	4012f0 <strtoul@plt>
  40321c:	ldr	w1, [x20]
  403220:	cbnz	w1, 40324c <ferror@plt+0x1c1c>
  403224:	ldr	x1, [sp, #56]
  403228:	cmp	x1, x19
  40322c:	b.eq	4031f4 <ferror@plt+0x1bc4>  // b.none
  403230:	cbz	x1, 40323c <ferror@plt+0x1c0c>
  403234:	ldrsb	w1, [x1]
  403238:	cbnz	w1, 4031f4 <ferror@plt+0x1bc4>
  40323c:	ldp	x19, x20, [sp, #16]
  403240:	ldp	x21, x22, [sp, #32]
  403244:	ldp	x29, x30, [sp], #64
  403248:	ret
  40324c:	ldr	w0, [x22, #456]
  403250:	cmp	w1, #0x22
  403254:	b.ne	4031f4 <ferror@plt+0x1bc4>  // b.any
  403258:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40325c:	mov	x3, x19
  403260:	mov	x2, x21
  403264:	add	x1, x1, #0xbc0
  403268:	bl	401610 <err@plt>
  40326c:	nop
  403270:	stp	x29, x30, [sp, #-48]!
  403274:	mov	x29, sp
  403278:	stp	x19, x20, [sp, #16]
  40327c:	mov	x19, x1
  403280:	mov	x20, x0
  403284:	add	x1, sp, #0x28
  403288:	bl	402770 <ferror@plt+0x1140>
  40328c:	cbz	w0, 4032c4 <ferror@plt+0x1c94>
  403290:	bl	4015f0 <__errno_location@plt>
  403294:	ldr	w1, [x0]
  403298:	adrp	x2, 416000 <ferror@plt+0x149d0>
  40329c:	mov	x3, x20
  4032a0:	ldr	w0, [x2, #456]
  4032a4:	mov	x2, x19
  4032a8:	cbz	w1, 4032b8 <ferror@plt+0x1c88>
  4032ac:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4032b0:	add	x1, x1, #0xbc0
  4032b4:	bl	401610 <err@plt>
  4032b8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4032bc:	add	x1, x1, #0xbc0
  4032c0:	bl	4015b0 <errx@plt>
  4032c4:	ldp	x19, x20, [sp, #16]
  4032c8:	ldr	x0, [sp, #40]
  4032cc:	ldp	x29, x30, [sp], #48
  4032d0:	ret
  4032d4:	nop
  4032d8:	stp	x29, x30, [sp, #-32]!
  4032dc:	mov	x29, sp
  4032e0:	str	x19, [sp, #16]
  4032e4:	mov	x19, x1
  4032e8:	mov	x1, x2
  4032ec:	bl	403050 <ferror@plt+0x1a20>
  4032f0:	fcvtzs	d2, d0
  4032f4:	mov	x0, #0x848000000000        	// #145685290680320
  4032f8:	movk	x0, #0x412e, lsl #48
  4032fc:	fmov	d1, x0
  403300:	scvtf	d3, d2
  403304:	fsub	d0, d0, d3
  403308:	fmul	d0, d0, d1
  40330c:	fcvtzs	d0, d0
  403310:	stp	d2, d0, [x19]
  403314:	ldr	x19, [sp, #16]
  403318:	ldp	x29, x30, [sp], #32
  40331c:	ret
  403320:	mov	w2, w0
  403324:	mov	x0, x1
  403328:	and	w1, w2, #0xf000
  40332c:	add	x14, x0, #0x1
  403330:	cmp	w1, #0x4, lsl #12
  403334:	add	x13, x0, #0x2
  403338:	add	x12, x0, #0x3
  40333c:	add	x11, x0, #0x4
  403340:	add	x10, x0, #0x5
  403344:	add	x9, x0, #0x6
  403348:	add	x8, x0, #0x7
  40334c:	add	x7, x0, #0x8
  403350:	add	x6, x0, #0x9
  403354:	b.eq	4034c0 <ferror@plt+0x1e90>  // b.none
  403358:	cmp	w1, #0xa, lsl #12
  40335c:	b.eq	4033b4 <ferror@plt+0x1d84>  // b.none
  403360:	cmp	w1, #0x2, lsl #12
  403364:	b.eq	4034e0 <ferror@plt+0x1eb0>  // b.none
  403368:	cmp	w1, #0x6, lsl #12
  40336c:	b.eq	4034d0 <ferror@plt+0x1ea0>  // b.none
  403370:	cmp	w1, #0xc, lsl #12
  403374:	b.eq	4034f0 <ferror@plt+0x1ec0>  // b.none
  403378:	cmp	w1, #0x1, lsl #12
  40337c:	b.eq	403500 <ferror@plt+0x1ed0>  // b.none
  403380:	cmp	w1, #0x8, lsl #12
  403384:	b.eq	403510 <ferror@plt+0x1ee0>  // b.none
  403388:	mov	x4, x6
  40338c:	mov	x6, x7
  403390:	mov	x7, x8
  403394:	mov	x8, x9
  403398:	mov	x9, x10
  40339c:	mov	x10, x11
  4033a0:	mov	x11, x12
  4033a4:	mov	x12, x13
  4033a8:	mov	x13, x14
  4033ac:	mov	x14, x0
  4033b0:	b	4033c0 <ferror@plt+0x1d90>
  4033b4:	mov	x4, x0
  4033b8:	mov	w1, #0x6c                  	// #108
  4033bc:	strb	w1, [x4], #10
  4033c0:	tst	x2, #0x100
  4033c4:	mov	w5, #0x2d                  	// #45
  4033c8:	mov	w3, #0x72                  	// #114
  4033cc:	csel	w3, w3, w5, ne  // ne = any
  4033d0:	tst	x2, #0x80
  4033d4:	strb	w3, [x14]
  4033d8:	mov	w3, #0x77                  	// #119
  4033dc:	csel	w3, w3, w5, ne  // ne = any
  4033e0:	strb	w3, [x13]
  4033e4:	and	w1, w2, #0x40
  4033e8:	tbz	w2, #11, 403488 <ferror@plt+0x1e58>
  4033ec:	cmp	w1, #0x0
  4033f0:	mov	w3, #0x53                  	// #83
  4033f4:	mov	w1, #0x73                  	// #115
  4033f8:	csel	w1, w1, w3, ne  // ne = any
  4033fc:	tst	x2, #0x20
  403400:	strb	w1, [x12]
  403404:	mov	w5, #0x2d                  	// #45
  403408:	mov	w3, #0x72                  	// #114
  40340c:	csel	w3, w3, w5, ne  // ne = any
  403410:	tst	x2, #0x10
  403414:	strb	w3, [x11]
  403418:	mov	w3, #0x77                  	// #119
  40341c:	csel	w3, w3, w5, ne  // ne = any
  403420:	strb	w3, [x10]
  403424:	and	w1, w2, #0x8
  403428:	tbz	w2, #10, 4034b0 <ferror@plt+0x1e80>
  40342c:	cmp	w1, #0x0
  403430:	mov	w3, #0x53                  	// #83
  403434:	mov	w1, #0x73                  	// #115
  403438:	csel	w1, w1, w3, ne  // ne = any
  40343c:	tst	x2, #0x4
  403440:	strb	w1, [x9]
  403444:	mov	w5, #0x2d                  	// #45
  403448:	mov	w3, #0x72                  	// #114
  40344c:	csel	w3, w3, w5, ne  // ne = any
  403450:	tst	x2, #0x2
  403454:	strb	w3, [x8]
  403458:	mov	w3, #0x77                  	// #119
  40345c:	csel	w3, w3, w5, ne  // ne = any
  403460:	strb	w3, [x7]
  403464:	and	w1, w2, #0x1
  403468:	tbz	w2, #9, 403498 <ferror@plt+0x1e68>
  40346c:	cmp	w1, #0x0
  403470:	mov	w2, #0x54                  	// #84
  403474:	mov	w1, #0x74                  	// #116
  403478:	csel	w1, w1, w2, ne  // ne = any
  40347c:	strb	w1, [x6]
  403480:	strb	wzr, [x4]
  403484:	ret
  403488:	cmp	w1, #0x0
  40348c:	mov	w1, #0x78                  	// #120
  403490:	csel	w1, w1, w5, ne  // ne = any
  403494:	b	4033fc <ferror@plt+0x1dcc>
  403498:	cmp	w1, #0x0
  40349c:	mov	w1, #0x78                  	// #120
  4034a0:	csel	w1, w1, w5, ne  // ne = any
  4034a4:	strb	w1, [x6]
  4034a8:	strb	wzr, [x4]
  4034ac:	ret
  4034b0:	cmp	w1, #0x0
  4034b4:	mov	w1, #0x78                  	// #120
  4034b8:	csel	w1, w1, w5, ne  // ne = any
  4034bc:	b	40343c <ferror@plt+0x1e0c>
  4034c0:	mov	x4, x0
  4034c4:	mov	w1, #0x64                  	// #100
  4034c8:	strb	w1, [x4], #10
  4034cc:	b	4033c0 <ferror@plt+0x1d90>
  4034d0:	mov	x4, x0
  4034d4:	mov	w1, #0x62                  	// #98
  4034d8:	strb	w1, [x4], #10
  4034dc:	b	4033c0 <ferror@plt+0x1d90>
  4034e0:	mov	x4, x0
  4034e4:	mov	w1, #0x63                  	// #99
  4034e8:	strb	w1, [x4], #10
  4034ec:	b	4033c0 <ferror@plt+0x1d90>
  4034f0:	mov	x4, x0
  4034f4:	mov	w1, #0x73                  	// #115
  4034f8:	strb	w1, [x4], #10
  4034fc:	b	4033c0 <ferror@plt+0x1d90>
  403500:	mov	x4, x0
  403504:	mov	w1, #0x70                  	// #112
  403508:	strb	w1, [x4], #10
  40350c:	b	4033c0 <ferror@plt+0x1d90>
  403510:	mov	x4, x0
  403514:	mov	w1, #0x2d                  	// #45
  403518:	strb	w1, [x4], #10
  40351c:	b	4033c0 <ferror@plt+0x1d90>
  403520:	stp	x29, x30, [sp, #-96]!
  403524:	mov	x29, sp
  403528:	stp	x19, x20, [sp, #16]
  40352c:	add	x20, sp, #0x38
  403530:	mov	x4, x20
  403534:	stp	x21, x22, [sp, #32]
  403538:	tbz	w0, #1, 403548 <ferror@plt+0x1f18>
  40353c:	add	x4, x20, #0x1
  403540:	mov	w2, #0x20                  	// #32
  403544:	strb	w2, [sp, #56]
  403548:	cmp	x1, #0x3ff
  40354c:	b.ls	403694 <ferror@plt+0x2064>  // b.plast
  403550:	mov	x2, #0xfffff               	// #1048575
  403554:	cmp	x1, x2
  403558:	b.ls	403710 <ferror@plt+0x20e0>  // b.plast
  40355c:	mov	x2, #0x3fffffff            	// #1073741823
  403560:	cmp	x1, x2
  403564:	b.ls	40371c <ferror@plt+0x20ec>  // b.plast
  403568:	mov	x2, #0xffffffffff          	// #1099511627775
  40356c:	cmp	x1, x2
  403570:	b.ls	403728 <ferror@plt+0x20f8>  // b.plast
  403574:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403578:	cmp	x1, x2
  40357c:	b.ls	403734 <ferror@plt+0x2104>  // b.plast
  403580:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403584:	cmp	x1, x2
  403588:	b.ls	403740 <ferror@plt+0x2110>  // b.plast
  40358c:	mov	w3, #0x3c                  	// #60
  403590:	mov	w6, #0x46                  	// #70
  403594:	mov	w7, #0xcccd                	// #52429
  403598:	adrp	x8, 404000 <ferror@plt+0x29d0>
  40359c:	movk	w7, #0xcccc, lsl #16
  4035a0:	add	x8, x8, #0xbf8
  4035a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4035a8:	lsr	x22, x1, x3
  4035ac:	umull	x7, w3, w7
  4035b0:	lsl	x2, x2, x3
  4035b4:	bic	x2, x1, x2
  4035b8:	and	w5, w0, #0x1
  4035bc:	mov	w3, w22
  4035c0:	lsr	x7, x7, #35
  4035c4:	ldrsb	w1, [x8, w7, sxtw]
  4035c8:	strb	w1, [x4]
  4035cc:	cmp	w1, #0x42
  4035d0:	add	x1, x4, #0x1
  4035d4:	csel	w5, w5, wzr, ne  // ne = any
  4035d8:	cbz	w5, 4035e8 <ferror@plt+0x1fb8>
  4035dc:	add	x1, x4, #0x3
  4035e0:	mov	w5, #0x4269                	// #17001
  4035e4:	sturh	w5, [x4, #1]
  4035e8:	strb	wzr, [x1]
  4035ec:	cbz	x2, 4036a0 <ferror@plt+0x2070>
  4035f0:	sub	w6, w6, #0x14
  4035f4:	lsr	x2, x2, x6
  4035f8:	tbz	w0, #2, 4036d4 <ferror@plt+0x20a4>
  4035fc:	add	x2, x2, #0x5
  403600:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403604:	movk	x0, #0xcccd
  403608:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40360c:	movk	x4, #0x1999, lsl #48
  403610:	umulh	x19, x2, x0
  403614:	lsr	x19, x19, #3
  403618:	mul	x1, x19, x0
  40361c:	umulh	x0, x19, x0
  403620:	ror	x1, x1, #1
  403624:	lsr	x0, x0, #3
  403628:	cmp	x1, x4
  40362c:	csel	x19, x19, x0, hi  // hi = pmore
  403630:	cbz	x19, 4036a0 <ferror@plt+0x2070>
  403634:	bl	4013a0 <localeconv@plt>
  403638:	cbz	x0, 403704 <ferror@plt+0x20d4>
  40363c:	ldr	x4, [x0]
  403640:	cbz	x4, 403704 <ferror@plt+0x20d4>
  403644:	ldrsb	w1, [x4]
  403648:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40364c:	add	x0, x0, #0xbf0
  403650:	cmp	w1, #0x0
  403654:	csel	x4, x0, x4, eq  // eq = none
  403658:	mov	x6, x20
  40365c:	mov	x5, x19
  403660:	mov	w3, w22
  403664:	adrp	x2, 404000 <ferror@plt+0x29d0>
  403668:	add	x2, x2, #0xc00
  40366c:	add	x21, sp, #0x40
  403670:	mov	x1, #0x20                  	// #32
  403674:	mov	x0, x21
  403678:	bl	401390 <snprintf@plt>
  40367c:	mov	x0, x21
  403680:	bl	401460 <strdup@plt>
  403684:	ldp	x19, x20, [sp, #16]
  403688:	ldp	x21, x22, [sp, #32]
  40368c:	ldp	x29, x30, [sp], #96
  403690:	ret
  403694:	mov	w3, w1
  403698:	mov	w0, #0x42                  	// #66
  40369c:	strh	w0, [x4]
  4036a0:	mov	x4, x20
  4036a4:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4036a8:	add	x2, x2, #0xc10
  4036ac:	add	x21, sp, #0x40
  4036b0:	mov	x1, #0x20                  	// #32
  4036b4:	mov	x0, x21
  4036b8:	bl	401390 <snprintf@plt>
  4036bc:	mov	x0, x21
  4036c0:	bl	401460 <strdup@plt>
  4036c4:	ldp	x19, x20, [sp, #16]
  4036c8:	ldp	x21, x22, [sp, #32]
  4036cc:	ldp	x29, x30, [sp], #96
  4036d0:	ret
  4036d4:	add	x2, x2, #0x32
  4036d8:	mov	x5, #0xf5c3                	// #62915
  4036dc:	movk	x5, #0x5c28, lsl #16
  4036e0:	lsr	x19, x2, #2
  4036e4:	movk	x5, #0xc28f, lsl #32
  4036e8:	movk	x5, #0x28f5, lsl #48
  4036ec:	umulh	x19, x19, x5
  4036f0:	lsr	x19, x19, #2
  4036f4:	cmp	x19, #0xa
  4036f8:	b.ne	403630 <ferror@plt+0x2000>  // b.any
  4036fc:	add	w3, w22, #0x1
  403700:	b	4036a0 <ferror@plt+0x2070>
  403704:	adrp	x4, 404000 <ferror@plt+0x29d0>
  403708:	add	x4, x4, #0xbf0
  40370c:	b	403658 <ferror@plt+0x2028>
  403710:	mov	w6, #0x14                  	// #20
  403714:	sub	w3, w6, #0xa
  403718:	b	403594 <ferror@plt+0x1f64>
  40371c:	mov	w6, #0x1e                  	// #30
  403720:	sub	w3, w6, #0xa
  403724:	b	403594 <ferror@plt+0x1f64>
  403728:	mov	w6, #0x28                  	// #40
  40372c:	sub	w3, w6, #0xa
  403730:	b	403594 <ferror@plt+0x1f64>
  403734:	mov	w6, #0x32                  	// #50
  403738:	sub	w3, w6, #0xa
  40373c:	b	403594 <ferror@plt+0x1f64>
  403740:	mov	w6, #0x3c                  	// #60
  403744:	sub	w3, w6, #0xa
  403748:	b	403594 <ferror@plt+0x1f64>
  40374c:	nop
  403750:	cbz	x0, 40384c <ferror@plt+0x221c>
  403754:	stp	x29, x30, [sp, #-64]!
  403758:	mov	x29, sp
  40375c:	stp	x19, x20, [sp, #16]
  403760:	mov	x20, x0
  403764:	ldrsb	w4, [x0]
  403768:	cbz	w4, 40383c <ferror@plt+0x220c>
  40376c:	cmp	x1, #0x0
  403770:	stp	x21, x22, [sp, #32]
  403774:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403778:	stp	x23, x24, [sp, #48]
  40377c:	mov	x21, x2
  403780:	mov	x23, x1
  403784:	mov	x22, x3
  403788:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40378c:	b.eq	403834 <ferror@plt+0x2204>  // b.none
  403790:	mov	x19, #0x0                   	// #0
  403794:	nop
  403798:	cmp	w4, #0x2c
  40379c:	ldrsb	w4, [x20, #1]
  4037a0:	b.eq	4037cc <ferror@plt+0x219c>  // b.none
  4037a4:	cbz	w4, 4037d4 <ferror@plt+0x21a4>
  4037a8:	add	x20, x20, #0x1
  4037ac:	cmp	x21, x19
  4037b0:	b.hi	403798 <ferror@plt+0x2168>  // b.pmore
  4037b4:	mov	w0, #0xfffffffe            	// #-2
  4037b8:	ldp	x19, x20, [sp, #16]
  4037bc:	ldp	x21, x22, [sp, #32]
  4037c0:	ldp	x23, x24, [sp, #48]
  4037c4:	ldp	x29, x30, [sp], #64
  4037c8:	ret
  4037cc:	mov	x24, x20
  4037d0:	cbnz	w4, 4037d8 <ferror@plt+0x21a8>
  4037d4:	add	x24, x20, #0x1
  4037d8:	cmp	x0, x24
  4037dc:	b.cs	403834 <ferror@plt+0x2204>  // b.hs, b.nlast
  4037e0:	sub	x1, x24, x0
  4037e4:	blr	x22
  4037e8:	cmn	w0, #0x1
  4037ec:	b.eq	403834 <ferror@plt+0x2204>  // b.none
  4037f0:	str	w0, [x23, x19, lsl #2]
  4037f4:	add	x19, x19, #0x1
  4037f8:	ldrsb	w0, [x24]
  4037fc:	cbz	w0, 40381c <ferror@plt+0x21ec>
  403800:	mov	x0, x20
  403804:	ldrsb	w4, [x0, #1]!
  403808:	cbz	w4, 40381c <ferror@plt+0x21ec>
  40380c:	cmp	x21, x19
  403810:	b.ls	4037b4 <ferror@plt+0x2184>  // b.plast
  403814:	mov	x20, x0
  403818:	b	403798 <ferror@plt+0x2168>
  40381c:	mov	w0, w19
  403820:	ldp	x19, x20, [sp, #16]
  403824:	ldp	x21, x22, [sp, #32]
  403828:	ldp	x23, x24, [sp, #48]
  40382c:	ldp	x29, x30, [sp], #64
  403830:	ret
  403834:	ldp	x21, x22, [sp, #32]
  403838:	ldp	x23, x24, [sp, #48]
  40383c:	mov	w0, #0xffffffff            	// #-1
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldp	x29, x30, [sp], #64
  403848:	ret
  40384c:	mov	w0, #0xffffffff            	// #-1
  403850:	ret
  403854:	nop
  403858:	cbz	x0, 4038d4 <ferror@plt+0x22a4>
  40385c:	stp	x29, x30, [sp, #-32]!
  403860:	mov	x29, sp
  403864:	str	x19, [sp, #16]
  403868:	mov	x19, x3
  40386c:	mov	x3, x4
  403870:	cmp	x19, #0x0
  403874:	ldrsb	w4, [x0]
  403878:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40387c:	b.eq	4038cc <ferror@plt+0x229c>  // b.none
  403880:	ldr	x5, [x19]
  403884:	cmp	x5, x2
  403888:	b.hi	4038cc <ferror@plt+0x229c>  // b.pmore
  40388c:	cmp	w4, #0x2b
  403890:	b.eq	4038bc <ferror@plt+0x228c>  // b.none
  403894:	str	xzr, [x19]
  403898:	bl	403750 <ferror@plt+0x2120>
  40389c:	cmp	w0, #0x0
  4038a0:	b.le	4038b0 <ferror@plt+0x2280>
  4038a4:	ldr	x1, [x19]
  4038a8:	add	x1, x1, w0, sxtw
  4038ac:	str	x1, [x19]
  4038b0:	ldr	x19, [sp, #16]
  4038b4:	ldp	x29, x30, [sp], #32
  4038b8:	ret
  4038bc:	add	x0, x0, #0x1
  4038c0:	add	x1, x1, x5, lsl #2
  4038c4:	sub	x2, x2, x5
  4038c8:	b	403898 <ferror@plt+0x2268>
  4038cc:	mov	w0, #0xffffffff            	// #-1
  4038d0:	b	4038b0 <ferror@plt+0x2280>
  4038d4:	mov	w0, #0xffffffff            	// #-1
  4038d8:	ret
  4038dc:	nop
  4038e0:	cmp	x2, #0x0
  4038e4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4038e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4038ec:	b.eq	4039c8 <ferror@plt+0x2398>  // b.none
  4038f0:	stp	x29, x30, [sp, #-64]!
  4038f4:	mov	x29, sp
  4038f8:	stp	x19, x20, [sp, #16]
  4038fc:	mov	x20, x2
  403900:	mov	x19, x0
  403904:	stp	x21, x22, [sp, #32]
  403908:	mov	w21, #0x1                   	// #1
  40390c:	str	x23, [sp, #48]
  403910:	mov	x23, x1
  403914:	ldrsb	w3, [x0]
  403918:	cbz	w3, 4039b0 <ferror@plt+0x2380>
  40391c:	nop
  403920:	cmp	w3, #0x2c
  403924:	ldrsb	w3, [x19, #1]
  403928:	b.eq	403940 <ferror@plt+0x2310>  // b.none
  40392c:	cbz	w3, 40398c <ferror@plt+0x235c>
  403930:	add	x19, x19, #0x1
  403934:	cmp	w3, #0x2c
  403938:	ldrsb	w3, [x19, #1]
  40393c:	b.ne	40392c <ferror@plt+0x22fc>  // b.any
  403940:	mov	x22, x19
  403944:	cbz	w3, 40398c <ferror@plt+0x235c>
  403948:	cmp	x0, x22
  40394c:	b.cs	403998 <ferror@plt+0x2368>  // b.hs, b.nlast
  403950:	sub	x1, x22, x0
  403954:	blr	x20
  403958:	tbnz	w0, #31, 40399c <ferror@plt+0x236c>
  40395c:	asr	w2, w0, #3
  403960:	and	w0, w0, #0x7
  403964:	lsl	w0, w21, w0
  403968:	ldrb	w1, [x23, w2, sxtw]
  40396c:	orr	w0, w0, w1
  403970:	strb	w0, [x23, w2, sxtw]
  403974:	ldrsb	w0, [x22]
  403978:	cbz	w0, 4039b0 <ferror@plt+0x2380>
  40397c:	ldrsb	w3, [x19, #1]!
  403980:	cbz	w3, 4039b0 <ferror@plt+0x2380>
  403984:	mov	x0, x19
  403988:	b	403920 <ferror@plt+0x22f0>
  40398c:	add	x22, x19, #0x1
  403990:	cmp	x0, x22
  403994:	b.cc	403950 <ferror@plt+0x2320>  // b.lo, b.ul, b.last
  403998:	mov	w0, #0xffffffff            	// #-1
  40399c:	ldp	x19, x20, [sp, #16]
  4039a0:	ldp	x21, x22, [sp, #32]
  4039a4:	ldr	x23, [sp, #48]
  4039a8:	ldp	x29, x30, [sp], #64
  4039ac:	ret
  4039b0:	mov	w0, #0x0                   	// #0
  4039b4:	ldp	x19, x20, [sp, #16]
  4039b8:	ldp	x21, x22, [sp, #32]
  4039bc:	ldr	x23, [sp, #48]
  4039c0:	ldp	x29, x30, [sp], #64
  4039c4:	ret
  4039c8:	mov	w0, #0xffffffea            	// #-22
  4039cc:	ret
  4039d0:	cmp	x2, #0x0
  4039d4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4039d8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4039dc:	b.eq	403a9c <ferror@plt+0x246c>  // b.none
  4039e0:	stp	x29, x30, [sp, #-48]!
  4039e4:	mov	x29, sp
  4039e8:	stp	x19, x20, [sp, #16]
  4039ec:	mov	x19, x0
  4039f0:	stp	x21, x22, [sp, #32]
  4039f4:	mov	x21, x2
  4039f8:	mov	x22, x1
  4039fc:	ldrsb	w3, [x0]
  403a00:	cbz	w3, 403a88 <ferror@plt+0x2458>
  403a04:	nop
  403a08:	cmp	w3, #0x2c
  403a0c:	ldrsb	w3, [x19, #1]
  403a10:	b.eq	403a28 <ferror@plt+0x23f8>  // b.none
  403a14:	cbz	w3, 403a68 <ferror@plt+0x2438>
  403a18:	add	x19, x19, #0x1
  403a1c:	cmp	w3, #0x2c
  403a20:	ldrsb	w3, [x19, #1]
  403a24:	b.ne	403a14 <ferror@plt+0x23e4>  // b.any
  403a28:	mov	x20, x19
  403a2c:	cbz	w3, 403a68 <ferror@plt+0x2438>
  403a30:	cmp	x0, x20
  403a34:	b.cs	403a74 <ferror@plt+0x2444>  // b.hs, b.nlast
  403a38:	sub	x1, x20, x0
  403a3c:	blr	x21
  403a40:	tbnz	x0, #63, 403a78 <ferror@plt+0x2448>
  403a44:	ldr	x2, [x22]
  403a48:	orr	x0, x2, x0
  403a4c:	str	x0, [x22]
  403a50:	ldrsb	w0, [x20]
  403a54:	cbz	w0, 403a88 <ferror@plt+0x2458>
  403a58:	ldrsb	w3, [x19, #1]!
  403a5c:	cbz	w3, 403a88 <ferror@plt+0x2458>
  403a60:	mov	x0, x19
  403a64:	b	403a08 <ferror@plt+0x23d8>
  403a68:	add	x20, x19, #0x1
  403a6c:	cmp	x0, x20
  403a70:	b.cc	403a38 <ferror@plt+0x2408>  // b.lo, b.ul, b.last
  403a74:	mov	w0, #0xffffffff            	// #-1
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldp	x21, x22, [sp, #32]
  403a80:	ldp	x29, x30, [sp], #48
  403a84:	ret
  403a88:	mov	w0, #0x0                   	// #0
  403a8c:	ldp	x19, x20, [sp, #16]
  403a90:	ldp	x21, x22, [sp, #32]
  403a94:	ldp	x29, x30, [sp], #48
  403a98:	ret
  403a9c:	mov	w0, #0xffffffea            	// #-22
  403aa0:	ret
  403aa4:	nop
  403aa8:	stp	x29, x30, [sp, #-80]!
  403aac:	mov	x29, sp
  403ab0:	str	xzr, [sp, #72]
  403ab4:	cbz	x0, 403b48 <ferror@plt+0x2518>
  403ab8:	stp	x19, x20, [sp, #16]
  403abc:	mov	x19, x0
  403ac0:	mov	x20, x2
  403ac4:	stp	x21, x22, [sp, #32]
  403ac8:	mov	w21, w3
  403acc:	stp	x23, x24, [sp, #48]
  403ad0:	mov	x23, x1
  403ad4:	str	w3, [x1]
  403ad8:	str	w3, [x2]
  403adc:	bl	4015f0 <__errno_location@plt>
  403ae0:	str	wzr, [x0]
  403ae4:	mov	x22, x0
  403ae8:	ldrsb	w0, [x19]
  403aec:	cmp	w0, #0x3a
  403af0:	b.eq	403b54 <ferror@plt+0x2524>  // b.none
  403af4:	add	x24, sp, #0x48
  403af8:	mov	x0, x19
  403afc:	mov	x1, x24
  403b00:	mov	w2, #0xa                   	// #10
  403b04:	bl	401500 <strtol@plt>
  403b08:	str	w0, [x23]
  403b0c:	str	w0, [x20]
  403b10:	ldr	w0, [x22]
  403b14:	cbnz	w0, 403b8c <ferror@plt+0x255c>
  403b18:	ldr	x2, [sp, #72]
  403b1c:	cmp	x2, #0x0
  403b20:	ccmp	x2, x19, #0x4, ne  // ne = any
  403b24:	b.eq	403b8c <ferror@plt+0x255c>  // b.none
  403b28:	ldrsb	w3, [x2]
  403b2c:	cmp	w3, #0x3a
  403b30:	b.eq	403ba0 <ferror@plt+0x2570>  // b.none
  403b34:	cmp	w3, #0x2d
  403b38:	b.eq	403bbc <ferror@plt+0x258c>  // b.none
  403b3c:	ldp	x19, x20, [sp, #16]
  403b40:	ldp	x21, x22, [sp, #32]
  403b44:	ldp	x23, x24, [sp, #48]
  403b48:	mov	w0, #0x0                   	// #0
  403b4c:	ldp	x29, x30, [sp], #80
  403b50:	ret
  403b54:	add	x19, x19, #0x1
  403b58:	add	x1, sp, #0x48
  403b5c:	mov	x0, x19
  403b60:	mov	w2, #0xa                   	// #10
  403b64:	bl	401500 <strtol@plt>
  403b68:	str	w0, [x20]
  403b6c:	ldr	w0, [x22]
  403b70:	cbnz	w0, 403b8c <ferror@plt+0x255c>
  403b74:	ldr	x0, [sp, #72]
  403b78:	cbz	x0, 403b8c <ferror@plt+0x255c>
  403b7c:	ldrsb	w1, [x0]
  403b80:	cmp	w1, #0x0
  403b84:	ccmp	x0, x19, #0x4, eq  // eq = none
  403b88:	b.ne	403b3c <ferror@plt+0x250c>  // b.any
  403b8c:	mov	w0, #0xffffffff            	// #-1
  403b90:	ldp	x19, x20, [sp, #16]
  403b94:	ldp	x21, x22, [sp, #32]
  403b98:	ldp	x23, x24, [sp, #48]
  403b9c:	b	403b4c <ferror@plt+0x251c>
  403ba0:	ldrsb	w1, [x2, #1]
  403ba4:	cbnz	w1, 403bbc <ferror@plt+0x258c>
  403ba8:	ldp	x23, x24, [sp, #48]
  403bac:	str	w21, [x20]
  403bb0:	ldp	x19, x20, [sp, #16]
  403bb4:	ldp	x21, x22, [sp, #32]
  403bb8:	b	403b4c <ferror@plt+0x251c>
  403bbc:	str	wzr, [x22]
  403bc0:	add	x19, x2, #0x1
  403bc4:	mov	x1, x24
  403bc8:	mov	x0, x19
  403bcc:	mov	w2, #0xa                   	// #10
  403bd0:	str	xzr, [sp, #72]
  403bd4:	bl	401500 <strtol@plt>
  403bd8:	str	w0, [x20]
  403bdc:	ldr	w0, [x22]
  403be0:	cbz	w0, 403b74 <ferror@plt+0x2544>
  403be4:	b	403b8c <ferror@plt+0x255c>
  403be8:	cmp	x1, #0x0
  403bec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403bf0:	b.eq	403d7c <ferror@plt+0x274c>  // b.none
  403bf4:	stp	x29, x30, [sp, #-48]!
  403bf8:	mov	x29, sp
  403bfc:	stp	x19, x20, [sp, #16]
  403c00:	mov	x19, x0
  403c04:	mov	x20, x1
  403c08:	stp	x21, x22, [sp, #32]
  403c0c:	ldrsb	w0, [x19]
  403c10:	cmp	w0, #0x2f
  403c14:	b.eq	403c20 <ferror@plt+0x25f0>  // b.none
  403c18:	b	403ce4 <ferror@plt+0x26b4>
  403c1c:	add	x19, x19, #0x1
  403c20:	ldrsb	w0, [x19, #1]
  403c24:	cmp	w0, #0x2f
  403c28:	b.eq	403c1c <ferror@plt+0x25ec>  // b.none
  403c2c:	ldrsb	w0, [x19, #1]
  403c30:	mov	x21, #0x1                   	// #1
  403c34:	cmp	w0, #0x2f
  403c38:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c3c:	b.eq	403c54 <ferror@plt+0x2624>  // b.none
  403c40:	add	x21, x21, #0x1
  403c44:	ldrsb	w0, [x19, x21]
  403c48:	cmp	w0, #0x2f
  403c4c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c50:	b.ne	403c40 <ferror@plt+0x2610>  // b.any
  403c54:	ldrsb	w0, [x20]
  403c58:	cmp	w0, #0x2f
  403c5c:	b.eq	403c68 <ferror@plt+0x2638>  // b.none
  403c60:	b	403d00 <ferror@plt+0x26d0>
  403c64:	add	x20, x20, #0x1
  403c68:	ldrsb	w0, [x20, #1]
  403c6c:	cmp	w0, #0x2f
  403c70:	b.eq	403c64 <ferror@plt+0x2634>  // b.none
  403c74:	ldrsb	w0, [x20, #1]
  403c78:	cmp	w0, #0x2f
  403c7c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c80:	b.eq	403d70 <ferror@plt+0x2740>  // b.none
  403c84:	mov	x22, #0x1                   	// #1
  403c88:	add	x22, x22, #0x1
  403c8c:	ldrsb	w0, [x20, x22]
  403c90:	cmp	w0, #0x2f
  403c94:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c98:	b.ne	403c88 <ferror@plt+0x2658>  // b.any
  403c9c:	add	x0, x22, x21
  403ca0:	cbz	x0, 403d18 <ferror@plt+0x26e8>
  403ca4:	cmp	x0, #0x1
  403ca8:	b.eq	403d2c <ferror@plt+0x26fc>  // b.none
  403cac:	cmp	x20, #0x0
  403cb0:	ccmp	x21, x22, #0x0, ne  // ne = any
  403cb4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403cb8:	b.eq	403d5c <ferror@plt+0x272c>  // b.none
  403cbc:	mov	x2, x21
  403cc0:	mov	x1, x20
  403cc4:	mov	x0, x19
  403cc8:	bl	401400 <strncmp@plt>
  403ccc:	cbnz	w0, 403d5c <ferror@plt+0x272c>
  403cd0:	add	x19, x19, x21
  403cd4:	add	x20, x20, x22
  403cd8:	ldrsb	w0, [x19]
  403cdc:	cmp	w0, #0x2f
  403ce0:	b.eq	403c20 <ferror@plt+0x25f0>  // b.none
  403ce4:	cbnz	w0, 403c2c <ferror@plt+0x25fc>
  403ce8:	ldrsb	w0, [x20]
  403cec:	mov	x21, #0x0                   	// #0
  403cf0:	mov	x19, #0x0                   	// #0
  403cf4:	cmp	w0, #0x2f
  403cf8:	b.eq	403c68 <ferror@plt+0x2638>  // b.none
  403cfc:	nop
  403d00:	cbnz	w0, 403c74 <ferror@plt+0x2644>
  403d04:	mov	x0, x21
  403d08:	mov	x22, #0x0                   	// #0
  403d0c:	mov	x20, #0x0                   	// #0
  403d10:	cbnz	x0, 403ca4 <ferror@plt+0x2674>
  403d14:	nop
  403d18:	mov	w0, #0x1                   	// #1
  403d1c:	ldp	x19, x20, [sp, #16]
  403d20:	ldp	x21, x22, [sp, #32]
  403d24:	ldp	x29, x30, [sp], #48
  403d28:	ret
  403d2c:	cbz	x19, 403d3c <ferror@plt+0x270c>
  403d30:	ldrsb	w1, [x19]
  403d34:	cmp	w1, #0x2f
  403d38:	b.eq	403d1c <ferror@plt+0x26ec>  // b.none
  403d3c:	cbz	x20, 403d5c <ferror@plt+0x272c>
  403d40:	ldrsb	w0, [x20]
  403d44:	cmp	w0, #0x2f
  403d48:	b.eq	403d18 <ferror@plt+0x26e8>  // b.none
  403d4c:	cmp	x20, #0x0
  403d50:	ccmp	x21, x22, #0x0, ne  // ne = any
  403d54:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403d58:	b.ne	403cbc <ferror@plt+0x268c>  // b.any
  403d5c:	mov	w0, #0x0                   	// #0
  403d60:	ldp	x19, x20, [sp, #16]
  403d64:	ldp	x21, x22, [sp, #32]
  403d68:	ldp	x29, x30, [sp], #48
  403d6c:	ret
  403d70:	add	x0, x21, #0x1
  403d74:	mov	x22, #0x1                   	// #1
  403d78:	b	403ca0 <ferror@plt+0x2670>
  403d7c:	mov	w0, #0x0                   	// #0
  403d80:	ret
  403d84:	nop
  403d88:	stp	x29, x30, [sp, #-64]!
  403d8c:	mov	x29, sp
  403d90:	stp	x19, x20, [sp, #16]
  403d94:	mov	x19, x1
  403d98:	orr	x1, x0, x1
  403d9c:	cbz	x1, 403e1c <ferror@plt+0x27ec>
  403da0:	stp	x21, x22, [sp, #32]
  403da4:	mov	x20, x0
  403da8:	mov	x21, x2
  403dac:	cbz	x0, 403e30 <ferror@plt+0x2800>
  403db0:	cbz	x19, 403e48 <ferror@plt+0x2818>
  403db4:	stp	x23, x24, [sp, #48]
  403db8:	bl	401300 <strlen@plt>
  403dbc:	mov	x23, x0
  403dc0:	mvn	x0, x0
  403dc4:	mov	x22, #0x0                   	// #0
  403dc8:	cmp	x21, x0
  403dcc:	b.hi	403e04 <ferror@plt+0x27d4>  // b.pmore
  403dd0:	add	x24, x21, x23
  403dd4:	add	x0, x24, #0x1
  403dd8:	bl	4013d0 <malloc@plt>
  403ddc:	mov	x22, x0
  403de0:	cbz	x0, 403e04 <ferror@plt+0x27d4>
  403de4:	mov	x1, x20
  403de8:	mov	x2, x23
  403dec:	bl	4012d0 <memcpy@plt>
  403df0:	mov	x2, x21
  403df4:	mov	x1, x19
  403df8:	add	x0, x22, x23
  403dfc:	bl	4012d0 <memcpy@plt>
  403e00:	strb	wzr, [x22, x24]
  403e04:	mov	x0, x22
  403e08:	ldp	x19, x20, [sp, #16]
  403e0c:	ldp	x21, x22, [sp, #32]
  403e10:	ldp	x23, x24, [sp, #48]
  403e14:	ldp	x29, x30, [sp], #64
  403e18:	ret
  403e1c:	ldp	x19, x20, [sp, #16]
  403e20:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403e24:	ldp	x29, x30, [sp], #64
  403e28:	add	x0, x0, #0x330
  403e2c:	b	401460 <strdup@plt>
  403e30:	mov	x0, x19
  403e34:	mov	x1, x2
  403e38:	ldp	x19, x20, [sp, #16]
  403e3c:	ldp	x21, x22, [sp, #32]
  403e40:	ldp	x29, x30, [sp], #64
  403e44:	b	401530 <strndup@plt>
  403e48:	ldp	x19, x20, [sp, #16]
  403e4c:	ldp	x21, x22, [sp, #32]
  403e50:	ldp	x29, x30, [sp], #64
  403e54:	b	401460 <strdup@plt>
  403e58:	stp	x29, x30, [sp, #-32]!
  403e5c:	mov	x2, #0x0                   	// #0
  403e60:	mov	x29, sp
  403e64:	stp	x19, x20, [sp, #16]
  403e68:	mov	x20, x0
  403e6c:	mov	x19, x1
  403e70:	cbz	x1, 403e80 <ferror@plt+0x2850>
  403e74:	mov	x0, x1
  403e78:	bl	401300 <strlen@plt>
  403e7c:	mov	x2, x0
  403e80:	mov	x1, x19
  403e84:	mov	x0, x20
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x29, x30, [sp], #32
  403e90:	b	403d88 <ferror@plt+0x2758>
  403e94:	nop
  403e98:	stp	x29, x30, [sp, #-288]!
  403e9c:	mov	w9, #0xffffffd0            	// #-48
  403ea0:	mov	w8, #0xffffff80            	// #-128
  403ea4:	mov	x29, sp
  403ea8:	add	x10, sp, #0xf0
  403eac:	add	x11, sp, #0x120
  403eb0:	stp	x11, x11, [sp, #80]
  403eb4:	str	x10, [sp, #96]
  403eb8:	stp	w9, w8, [sp, #104]
  403ebc:	ldp	x10, x11, [sp, #80]
  403ec0:	str	x19, [sp, #16]
  403ec4:	ldp	x8, x9, [sp, #96]
  403ec8:	mov	x19, x0
  403ecc:	add	x0, sp, #0x48
  403ed0:	stp	x10, x11, [sp, #32]
  403ed4:	stp	x8, x9, [sp, #48]
  403ed8:	str	q0, [sp, #112]
  403edc:	str	q1, [sp, #128]
  403ee0:	str	q2, [sp, #144]
  403ee4:	str	q3, [sp, #160]
  403ee8:	str	q4, [sp, #176]
  403eec:	str	q5, [sp, #192]
  403ef0:	str	q6, [sp, #208]
  403ef4:	str	q7, [sp, #224]
  403ef8:	stp	x2, x3, [sp, #240]
  403efc:	add	x2, sp, #0x20
  403f00:	stp	x4, x5, [sp, #256]
  403f04:	stp	x6, x7, [sp, #272]
  403f08:	bl	401520 <vasprintf@plt>
  403f0c:	tbnz	w0, #31, 403f3c <ferror@plt+0x290c>
  403f10:	ldr	x1, [sp, #72]
  403f14:	sxtw	x2, w0
  403f18:	mov	x0, x19
  403f1c:	bl	403d88 <ferror@plt+0x2758>
  403f20:	mov	x19, x0
  403f24:	ldr	x0, [sp, #72]
  403f28:	bl	401510 <free@plt>
  403f2c:	mov	x0, x19
  403f30:	ldr	x19, [sp, #16]
  403f34:	ldp	x29, x30, [sp], #288
  403f38:	ret
  403f3c:	mov	x19, #0x0                   	// #0
  403f40:	mov	x0, x19
  403f44:	ldr	x19, [sp, #16]
  403f48:	ldp	x29, x30, [sp], #288
  403f4c:	ret
  403f50:	stp	x29, x30, [sp, #-96]!
  403f54:	mov	x29, sp
  403f58:	stp	x19, x20, [sp, #16]
  403f5c:	ldr	x19, [x0]
  403f60:	stp	x21, x22, [sp, #32]
  403f64:	stp	x23, x24, [sp, #48]
  403f68:	mov	x23, x0
  403f6c:	ldrsb	w0, [x19]
  403f70:	cbz	w0, 4040c8 <ferror@plt+0x2a98>
  403f74:	mov	x24, x1
  403f78:	mov	x22, x2
  403f7c:	mov	x1, x2
  403f80:	mov	x0, x19
  403f84:	stp	x25, x26, [sp, #64]
  403f88:	mov	w25, w3
  403f8c:	bl	401540 <strspn@plt>
  403f90:	ldrsb	w20, [x19, x0]
  403f94:	add	x21, x19, x0
  403f98:	cbz	w20, 404084 <ferror@plt+0x2a54>
  403f9c:	cbz	w25, 404050 <ferror@plt+0x2a20>
  403fa0:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403fa4:	mov	w1, w20
  403fa8:	add	x0, x0, #0xc18
  403fac:	bl	401550 <strchr@plt>
  403fb0:	cbz	x0, 4040e4 <ferror@plt+0x2ab4>
  403fb4:	ldrsb	w1, [x21, #1]
  403fb8:	add	x25, x21, #0x1
  403fbc:	strb	w20, [sp, #88]
  403fc0:	add	x26, sp, #0x58
  403fc4:	strb	wzr, [sp, #89]
  403fc8:	mov	w19, #0x0                   	// #0
  403fcc:	cbz	w1, 40419c <ferror@plt+0x2b6c>
  403fd0:	cmp	w1, #0x5c
  403fd4:	b.eq	4040a8 <ferror@plt+0x2a78>  // b.none
  403fd8:	mov	x0, x26
  403fdc:	bl	401550 <strchr@plt>
  403fe0:	cbnz	x0, 404188 <ferror@plt+0x2b58>
  403fe4:	add	w19, w19, #0x1
  403fe8:	sxtw	x0, w19
  403fec:	ldrsb	w1, [x25, w19, sxtw]
  403ff0:	cbnz	w1, 403fd0 <ferror@plt+0x29a0>
  403ff4:	add	x1, x0, #0x1
  403ff8:	add	x1, x21, x1
  403ffc:	str	x0, [x24]
  404000:	ldrsb	w1, [x1]
  404004:	cmp	w1, #0x0
  404008:	ccmp	w20, w1, #0x0, ne  // ne = any
  40400c:	b.ne	404084 <ferror@plt+0x2a54>  // b.any
  404010:	add	x0, x0, #0x2
  404014:	add	x19, x21, x0
  404018:	ldrsb	w1, [x21, x0]
  40401c:	cbz	w1, 40402c <ferror@plt+0x29fc>
  404020:	mov	x0, x22
  404024:	bl	401550 <strchr@plt>
  404028:	cbz	x0, 404084 <ferror@plt+0x2a54>
  40402c:	mov	x21, x25
  404030:	ldp	x25, x26, [sp, #64]
  404034:	str	x19, [x23]
  404038:	mov	x0, x21
  40403c:	ldp	x19, x20, [sp, #16]
  404040:	ldp	x21, x22, [sp, #32]
  404044:	ldp	x23, x24, [sp, #48]
  404048:	ldp	x29, x30, [sp], #96
  40404c:	ret
  404050:	mov	x1, x22
  404054:	mov	x0, x21
  404058:	bl	4015d0 <strcspn@plt>
  40405c:	ldp	x25, x26, [sp, #64]
  404060:	str	x0, [x24]
  404064:	add	x0, x21, x0
  404068:	str	x0, [x23]
  40406c:	mov	x0, x21
  404070:	ldp	x19, x20, [sp, #16]
  404074:	ldp	x21, x22, [sp, #32]
  404078:	ldp	x23, x24, [sp, #48]
  40407c:	ldp	x29, x30, [sp], #96
  404080:	ret
  404084:	ldp	x25, x26, [sp, #64]
  404088:	str	x21, [x23]
  40408c:	mov	x21, #0x0                   	// #0
  404090:	mov	x0, x21
  404094:	ldp	x19, x20, [sp, #16]
  404098:	ldp	x21, x22, [sp, #32]
  40409c:	ldp	x23, x24, [sp, #48]
  4040a0:	ldp	x29, x30, [sp], #96
  4040a4:	ret
  4040a8:	add	w0, w19, #0x1
  4040ac:	ldrsb	w0, [x25, w0, sxtw]
  4040b0:	cbz	w0, 404188 <ferror@plt+0x2b58>
  4040b4:	add	w19, w19, #0x2
  4040b8:	sxtw	x0, w19
  4040bc:	ldrsb	w1, [x25, w19, sxtw]
  4040c0:	cbnz	w1, 403fd0 <ferror@plt+0x29a0>
  4040c4:	b	403ff4 <ferror@plt+0x29c4>
  4040c8:	mov	x21, #0x0                   	// #0
  4040cc:	mov	x0, x21
  4040d0:	ldp	x19, x20, [sp, #16]
  4040d4:	ldp	x21, x22, [sp, #32]
  4040d8:	ldp	x23, x24, [sp, #48]
  4040dc:	ldp	x29, x30, [sp], #96
  4040e0:	ret
  4040e4:	sub	x25, x21, #0x1
  4040e8:	mov	w0, #0x0                   	// #0
  4040ec:	add	w19, w0, #0x1
  4040f0:	cmp	w20, #0x5c
  4040f4:	sxtw	x19, w19
  4040f8:	sub	w26, w19, #0x1
  4040fc:	b.eq	404130 <ferror@plt+0x2b00>  // b.none
  404100:	mov	w1, w20
  404104:	mov	x0, x22
  404108:	bl	401550 <strchr@plt>
  40410c:	add	x1, x19, #0x1
  404110:	cbnz	x0, 404190 <ferror@plt+0x2b60>
  404114:	ldrsb	w20, [x25, x1]
  404118:	add	x26, x21, x19
  40411c:	cbz	w20, 404150 <ferror@plt+0x2b20>
  404120:	mov	x19, x1
  404124:	cmp	w20, #0x5c
  404128:	sub	w26, w19, #0x1
  40412c:	b.ne	404100 <ferror@plt+0x2ad0>  // b.any
  404130:	ldrsb	w1, [x21, w19, sxtw]
  404134:	cbz	w1, 404190 <ferror@plt+0x2b60>
  404138:	add	w0, w19, #0x1
  40413c:	sxtw	x19, w0
  404140:	ldrsb	w20, [x21, w0, sxtw]
  404144:	add	x26, x21, x19
  404148:	cbnz	w20, 4040ec <ferror@plt+0x2abc>
  40414c:	nop
  404150:	str	x19, [x24]
  404154:	ldrsb	w1, [x26]
  404158:	cbz	w1, 404168 <ferror@plt+0x2b38>
  40415c:	mov	x0, x22
  404160:	bl	401550 <strchr@plt>
  404164:	cbz	x0, 404084 <ferror@plt+0x2a54>
  404168:	str	x26, [x23]
  40416c:	mov	x0, x21
  404170:	ldp	x19, x20, [sp, #16]
  404174:	ldp	x21, x22, [sp, #32]
  404178:	ldp	x23, x24, [sp, #48]
  40417c:	ldp	x25, x26, [sp, #64]
  404180:	ldp	x29, x30, [sp], #96
  404184:	ret
  404188:	sxtw	x0, w19
  40418c:	b	403ff4 <ferror@plt+0x29c4>
  404190:	sxtw	x19, w26
  404194:	add	x26, x21, x19
  404198:	b	404150 <ferror@plt+0x2b20>
  40419c:	mov	x1, x25
  4041a0:	mov	x0, #0x0                   	// #0
  4041a4:	b	403ffc <ferror@plt+0x29cc>
  4041a8:	stp	x29, x30, [sp, #-32]!
  4041ac:	mov	x29, sp
  4041b0:	str	x19, [sp, #16]
  4041b4:	mov	x19, x0
  4041b8:	b	4041c4 <ferror@plt+0x2b94>
  4041bc:	cmp	w0, #0xa
  4041c0:	b.eq	4041e4 <ferror@plt+0x2bb4>  // b.none
  4041c4:	mov	x0, x19
  4041c8:	bl	401430 <fgetc@plt>
  4041cc:	cmn	w0, #0x1
  4041d0:	b.ne	4041bc <ferror@plt+0x2b8c>  // b.any
  4041d4:	mov	w0, #0x1                   	// #1
  4041d8:	ldr	x19, [sp, #16]
  4041dc:	ldp	x29, x30, [sp], #32
  4041e0:	ret
  4041e4:	mov	w0, #0x0                   	// #0
  4041e8:	ldr	x19, [sp, #16]
  4041ec:	ldp	x29, x30, [sp], #32
  4041f0:	ret
  4041f4:	nop
  4041f8:	stp	x29, x30, [sp, #-64]!
  4041fc:	mov	x29, sp
  404200:	stp	x19, x20, [sp, #16]
  404204:	adrp	x20, 415000 <ferror@plt+0x139d0>
  404208:	add	x20, x20, #0xdf0
  40420c:	stp	x21, x22, [sp, #32]
  404210:	adrp	x21, 415000 <ferror@plt+0x139d0>
  404214:	add	x21, x21, #0xde8
  404218:	sub	x20, x20, x21
  40421c:	mov	w22, w0
  404220:	stp	x23, x24, [sp, #48]
  404224:	mov	x23, x1
  404228:	mov	x24, x2
  40422c:	bl	401290 <memcpy@plt-0x40>
  404230:	cmp	xzr, x20, asr #3
  404234:	b.eq	404260 <ferror@plt+0x2c30>  // b.none
  404238:	asr	x20, x20, #3
  40423c:	mov	x19, #0x0                   	// #0
  404240:	ldr	x3, [x21, x19, lsl #3]
  404244:	mov	x2, x24
  404248:	add	x19, x19, #0x1
  40424c:	mov	x1, x23
  404250:	mov	w0, w22
  404254:	blr	x3
  404258:	cmp	x20, x19
  40425c:	b.ne	404240 <ferror@plt+0x2c10>  // b.any
  404260:	ldp	x19, x20, [sp, #16]
  404264:	ldp	x21, x22, [sp, #32]
  404268:	ldp	x23, x24, [sp, #48]
  40426c:	ldp	x29, x30, [sp], #64
  404270:	ret
  404274:	nop
  404278:	ret
  40427c:	nop
  404280:	adrp	x2, 416000 <ferror@plt+0x149d0>
  404284:	mov	x1, #0x0                   	// #0
  404288:	ldr	x2, [x2, #448]
  40428c:	b	401360 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404290 <.fini>:
  404290:	stp	x29, x30, [sp, #-16]!
  404294:	mov	x29, sp
  404298:	ldp	x29, x30, [sp], #16
  40429c:	ret
