{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524261986776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524261986777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 03:36:26 2018 " "Processing started: Sat Apr 21 03:36:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524261986777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524261986777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practice -c Practice " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practice -c Practice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524261986778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524261986954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524261986954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practice.vhdl 25 12 " "Found 25 design units, including 12 entities, in source file Practice.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 harsh " "Found design unit 1: harsh" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D_FFp-WhatDoYouCare " "Found design unit 2: D_FFp-WhatDoYouCare" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dbtwo-struct " "Found design unit 3: dbtwo-struct" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 oneclock-struct " "Found design unit 4: oneclock-struct" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 D_FFn-WhatDoYouCare " "Found design unit 5: D_FFn-WhatDoYouCare" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 modfive-paach " "Found design unit 6: modfive-paach" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 modtwo-do " "Found design unit 7: modtwo-do" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Practice-fu " "Found design unit 8: Practice-fu" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 modten-fu " "Found design unit 9: modten-fu" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 303 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 onebitadder-bbeeh " "Found design unit 10: onebitadder-bbeeh" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 319 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 elevenbitadder-behave " "Found design unit 11: elevenbitadder-behave" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 348 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 DelayAdder-behave " "Found design unit 12: DelayAdder-behave" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 lcd_controller-Behavioral " "Found design unit 13: lcd_controller-Behavioral" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FFp " "Found entity 1: D_FFp" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "2 dbtwo " "Found entity 2: dbtwo" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "3 oneclock " "Found entity 3: oneclock" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "4 D_FFn " "Found entity 4: D_FFn" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "5 modfive " "Found entity 5: modfive" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "6 modtwo " "Found entity 6: modtwo" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "7 Practice " "Found entity 7: Practice" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "8 modten " "Found entity 8: modten" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "9 onebitadder " "Found entity 9: onebitadder" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "10 elevenbitadder " "Found entity 10: elevenbitadder" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "11 DelayAdder " "Found entity 11: DelayAdder" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""} { "Info" "ISGN_ENTITY_NAME" "12 lcd_controller " "Found entity 12: lcd_controller" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524262001829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524262001829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practice " "Elaborating entity \"Practice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524262001886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FFp D_FFp:dffg " "Elaborating entity \"D_FFp\" for hierarchy \"D_FFp:dffg\"" {  } { { "Practice.vhdl" "dffg" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modten modten:\\random:0:m10 " "Elaborating entity \"modten\" for hierarchy \"modten:\\random:0:m10\"" {  } { { "Practice.vhdl" "\\random:0:m10" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modfive modten:\\random:0:m10\|modfive:mf " "Elaborating entity \"modfive\" for hierarchy \"modten:\\random:0:m10\|modfive:mf\"" {  } { { "Practice.vhdl" "mf" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FFn modten:\\random:0:m10\|modfive:mf\|D_FFn:dff0 " "Elaborating entity \"D_FFn\" for hierarchy \"modten:\\random:0:m10\|modfive:mf\|D_FFn:dff0\"" {  } { { "Practice.vhdl" "dff0" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modtwo modten:\\random:0:m10\|modtwo:mt " "Elaborating entity \"modtwo\" for hierarchy \"modten:\\random:0:m10\|modtwo:mt\"" {  } { { "Practice.vhdl" "mt" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayAdder DelayAdder:timecalc " "Elaborating entity \"DelayAdder\" for hierarchy \"DelayAdder:timecalc\"" {  } { { "Practice.vhdl" "timecalc" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevenbitadder DelayAdder:timecalc\|elevenbitadder:add1 " "Elaborating entity \"elevenbitadder\" for hierarchy \"DelayAdder:timecalc\|elevenbitadder:add1\"" {  } { { "Practice.vhdl" "add1" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 Practice.vhdl(349) " "Verilog HDL or VHDL warning at Practice.vhdl(349): object \"c11\" assigned a value but never read" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524262001922 "|Practice|DelayAdder:timecalc|elevenbitadder:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder DelayAdder:timecalc\|elevenbitadder:add1\|onebitadder:oobbaad1 " "Elaborating entity \"onebitadder\" for hierarchy \"DelayAdder:timecalc\|elevenbitadder:add1\|onebitadder:oobbaad1\"" {  } { { "Practice.vhdl" "oobbaad1" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneclock oneclock:ondded " "Elaborating entity \"oneclock\" for hierarchy \"oneclock:ondded\"" {  } { { "Practice.vhdl" "ondded" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbtwo oneclock:ondded\|dbtwo:\\Q1:0:dbtwox " "Elaborating entity \"dbtwo\" for hierarchy \"oneclock:ondded\|dbtwo:\\Q1:0:dbtwox\"" {  } { { "Practice.vhdl" "\\Q1:0:dbtwox" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:display " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:display\"" {  } { { "Practice.vhdl" "display" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524262001939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data Practice.vhdl(423) " "Verilog HDL or VHDL warning at Practice.vhdl(423): object \"count_next_data\" assigned a value but never read" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524262001940 "|Practice|lcd_controller:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data1 Practice.vhdl(424) " "Verilog HDL or VHDL warning at Practice.vhdl(424): object \"count_next_data1\" assigned a value but never read" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524262001940 "|Practice|lcd_controller:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_line_next Practice.vhdl(425) " "Verilog HDL or VHDL warning at Practice.vhdl(425): object \"cmd_line_next\" assigned a value but never read" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524262001940 "|Practice|lcd_controller:display"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524262002390 "|Practice|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "b11 VCC " "Pin \"b11\" is stuck at VCC" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524262002390 "|Practice|b11"} { "Warning" "WMLS_MLS_STUCK_PIN" "b12 GND " "Pin \"b12\" is stuck at GND" {  } { { "Practice.vhdl" "" { Text "/home/harsh/Desktop/Endsem/Practice.vhdl" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524262002390 "|Practice|b12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524262002390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524262002433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524262002448 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524262002448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524262002448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524262002448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524262002514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 03:36:42 2018 " "Processing ended: Sat Apr 21 03:36:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524262002514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524262002514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524262002514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524262002514 ""}
