Analysis & Synthesis report for Mercury
Thu Oct 29 10:25:12 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Mercury|TLV
 10. State Machine - |Mercury|SPI:Alex_SPI_Tx|spi_state
 11. State Machine - |Mercury|NWire_rcv:CCrcv|TB_state
 12. State Machine - |Mercury|NWire_xmit:ser_no|NW_state
 13. State Machine - |Mercury|sp_xmit_ctrl:SPC|sp_state
 14. State Machine - |Mercury|NWire_xmit:SPD|NW_state
 15. State Machine - |Mercury|NWire_xmit:M_IQ|NW_state
 16. State Machine - |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|cic_state
 17. State Machine - |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|cic_state
 18. State Machine - |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|cic_state
 19. State Machine - |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|cic_state
 20. State Machine - |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|cic_state
 21. State Machine - |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|cic_state
 22. State Machine - |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|cic_state
 23. State Machine - |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|cic_state
 24. State Machine - |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|cic_state
 25. State Machine - |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|cic_state
 26. State Machine - |Mercury|I2S_xmit:LR|TLV_state
 27. State Machine - |Mercury|NWire_rcv:LRAudio|TB_state
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Added for RAM Pass-Through Logic
 33. Multiplexer Restructuring Statistics (No Restructuring Performed)
 34. Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 35. Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 36. Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 37. Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 38. Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 39. Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 40. Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 41. Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 42. Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 43. Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 44. Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 45. Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 46. Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 47. Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 48. Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 49. Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 50. Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 51. Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 52. Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 53. Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 54. Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 55. Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 56. Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 57. Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 58. Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 59. Source assignments for FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated
 60. Source assignments for ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1|altsyncram_rsi1:auto_generated
 61. Source assignments for ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2|altsyncram_rsi1:auto_generated
 62. Source assignments for ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3|altsyncram_rsi1:auto_generated
 63. Source assignments for ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4|altsyncram_rsi1:auto_generated
 64. Source assignments for ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5|altsyncram_rsi1:auto_generated
 65. Source assignments for ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6|altsyncram_rsi1:auto_generated
 66. Source assignments for ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7|altsyncram_rsi1:auto_generated
 67. Source assignments for ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8|altsyncram_rsi1:auto_generated
 68. Source assignments for ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9|altsyncram_rsi1:auto_generated
 69. Source assignments for ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10|altsyncram_rsi1:auto_generated
 70. Source assignments for altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4
 71. Parameter Settings for User Entity Instance: Top-level Entity: |Mercury
 72. Parameter Settings for User Entity Instance: clk_div:TLVCLK
 73. Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen
 74. Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen
 75. Parameter Settings for User Entity Instance: NWire_rcv:LRAudio
 76. Parameter Settings for User Entity Instance: I2S_xmit:LR
 77. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst
 78. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1
 79. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
 80. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
 81. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1
 82. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
 83. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
 84. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2
 85. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2
 86. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I
 88. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
 89. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
 90. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q
 91. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
 92. Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
 93. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst
 94. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1
 95. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
 96. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
 97. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1
 98. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
 99. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
100. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2
101. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2
102. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I
104. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
105. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
106. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q
107. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
108. Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
109. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst
110. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1
111. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
112. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
113. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1
114. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
115. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
116. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2
117. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2
118. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
119. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I
120. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
121. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
122. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q
123. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
124. Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
125. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst
126. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1
127. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
128. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
129. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1
130. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
131. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
132. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2
133. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2
134. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I
136. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
137. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
138. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q
139. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
140. Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
141. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst
142. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1
143. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
144. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
145. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1
146. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
147. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
148. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2
149. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2
150. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
151. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I
152. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
153. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
154. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q
155. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
156. Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
157. Parameter Settings for User Entity Instance: NWire_xmit:M_IQ
158. Parameter Settings for User Entity Instance: NWire_xmit:SPD
159. Parameter Settings for User Entity Instance: FIFO:SPF
160. Parameter Settings for User Entity Instance: NWire_xmit:ser_no
161. Parameter Settings for User Entity Instance: NWire_rcv:CCrcv
162. Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider
163. Parameter Settings for Inferred Entity Instance: FIFO:SPF|altsyncram:mem_rtl_0
164. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1
165. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2
166. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3
167. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4
168. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5
169. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6
170. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7
171. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8
172. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9
173. Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10
174. Parameter Settings for Inferred Entity Instance: altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11
175. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
176. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
177. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
178. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
179. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
180. altsyncram Parameter Settings by Entity Instance
181. altshift_taps Parameter Settings by Entity Instance
182. lpm_mult Parameter Settings by Entity Instance
183. Port Connectivity Checks: "NWire_rcv:CCrcv"
184. Port Connectivity Checks: "NWire_xmit:ser_no"
185. Port Connectivity Checks: "FIFO:SPF"
186. Port Connectivity Checks: "NWire_xmit:M_IQ"
187. Port Connectivity Checks: "ram_rcvr:MDC[4].Merc_rcv"
188. Port Connectivity Checks: "ram_rcvr:MDC[3].Merc_rcv"
189. Port Connectivity Checks: "ram_rcvr:MDC[2].Merc_rcv"
190. Port Connectivity Checks: "ram_rcvr:MDC[1].Merc_rcv"
191. Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q"
192. Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"
193. Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
194. Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2"
195. Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1"
196. Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1"
197. Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv"
198. Port Connectivity Checks: "I2S_xmit:LR"
199. Port Connectivity Checks: "clk_lrclk_gen:lrgen"
200. Port Connectivity Checks: "clk_lrclk_gen:clrgen"
201. Analysis & Synthesis Messages
202. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 29 10:25:11 2009   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Mercury                                 ;
; Top-level Entity Name              ; Mercury                                 ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 22,340                                  ;
;     Total combinational functions  ; 19,907                                  ;
;     Dedicated logic registers      ; 12,797                                  ;
; Total registers                    ; 12797                                   ;
; Total pins                         ; 76                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 193,039                                 ;
; Embedded Multiplier 9-bit elements ; 110                                     ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C25Q240C8       ;                    ;
; Top-level entity name                                          ; Mercury            ; Mercury            ;
; Family name                                                    ; Cyclone III        ; Stratix            ;
; Restructure Multiplexers                                       ; Off                ; Auto               ;
; State Machine Processing                                       ; User-Encoded       ; Auto               ;
; Remove Redundant Logic Cells                                   ; On                 ; Off                ;
; Ignore CASCADE Buffers                                         ; On                 ; Off                ;
; Ignore LCELL Buffers                                           ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                          ; On                 ; Off                ;
; Auto Shift Register Replacement                                ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                             ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                             ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; On                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; Off                ; On                 ;
; Use smart compilation                                          ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                        ; -1                 ; -1                 ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Maximum Number of M4K/M9K Memory Blocks                        ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+
; ../common/FIFO.v                 ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/FIFO.v                  ;
; ../common/I2S_xmit.v             ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v              ;
; ../common/NWire_rcv.v            ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v             ;
; ../common/NWire_xmit.v           ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v            ;
; ../common/clk_lrclk_gen.v        ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v         ;
; mult_24Sx24S.v                   ; yes             ; User Wizard-Generated File             ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/mult_24Sx24S.v         ;
; fir_mac.v                        ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/fir_mac.v              ;
; fir_shiftreg.v                   ; yes             ; User Wizard-Generated File             ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/fir_shiftreg.v         ;
; fir.v                            ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/fir.v                  ;
; fir_coeffs.v                     ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/fir_coeffs.v           ;
; fir_coeffs_rom.v                 ; yes             ; User Wizard-Generated File             ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/fir_coeffs_rom.v       ;
; varcic.v                         ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/varcic.v               ;
; cic_integrator.v                 ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/cic_integrator.v       ;
; cic_comb.v                       ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/cic_comb.v             ;
; cordic.v                         ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/cordic.v               ;
; SPI.v                            ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/SPI.v                  ;
; LPF_select.v                     ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/LPF_select.v           ;
; HPF_select.v                     ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/HPF_select.v           ;
; oddClockDiv.v                    ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/oddClockDiv.v          ;
; Mercury.v                        ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/Mercury.v              ;
; ../common/clk_div.v              ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_div.v               ;
; sp_xmit_ctrl.v                   ; yes             ; User Verilog HDL File                  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/sp_xmit_ctrl.v         ;
; ram_rcvr.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/ram_rcvr.v             ;
; ramcic.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/ramcic.v               ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                   ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                      ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                   ;
; aglobal90.inc                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                    ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                                       ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                                       ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                     ;
; altqpram.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                     ;
; db/altsyncram_h2a1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/altsyncram_h2a1.tdf ;
; fir_coeffs_rom.hex               ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/fir_coeffs_rom.hex     ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altshift_taps.tdf                                ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc                                  ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc                                  ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc                                 ;
; db/shift_taps_ils.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/shift_taps_ils.tdf  ;
; db/altsyncram_qka1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/altsyncram_qka1.tdf ;
; db/cntr_brf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/cntr_brf.tdf        ;
; db/cmpr_lfc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/cmpr_lfc.tdf        ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc                                     ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc                                     ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc                                     ;
; db/mult_djp.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/mult_djp.tdf        ;
; db/altsyncram_66j1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/altsyncram_66j1.tdf ;
; db/altsyncram_rsi1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/altsyncram_rsi1.tdf ;
; db/shift_taps_d3m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/shift_taps_d3m.tdf  ;
; db/altsyncram_eg31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/altsyncram_eg31.tdf ;
; db/add_sub_p2e.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/add_sub_p2e.tdf     ;
; db/cntr_tnf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/cntr_tnf.tdf        ;
; db/cmpr_ffc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/cmpr_ffc.tdf        ;
; db/mult_4611.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/db/mult_4611.tdf       ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 22,340         ;
;                                             ;                ;
; Total combinational functions               ; 19907          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2468           ;
;     -- 3 input functions                    ; 13720          ;
;     -- <=2 input functions                  ; 3719           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 5828           ;
;     -- arithmetic mode                      ; 14079          ;
;                                             ;                ;
; Total registers                             ; 12797          ;
;     -- Dedicated logic registers            ; 12797          ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 76             ;
; Total memory bits                           ; 193039         ;
; Embedded Multiplier 9-bit elements          ; 110            ;
; Maximum fan-out node                        ; C122_clk~input ;
; Maximum fan-out                             ; 13585          ;
; Total fan-out                               ; 111480         ;
; Average fan-out                             ; 3.29           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                               ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mercury                                                    ; 19907 (505)       ; 12797 (699)  ; 193039      ; 110          ; 10      ; 50        ; 76   ; 0            ; |Mercury                                                                                                                                                                          ; work         ;
;    |FIFO:SPF|                                               ; 92 (92)           ; 81 (81)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|FIFO:SPF                                                                                                                                                                 ; work         ;
;       |altsyncram:mem_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|FIFO:SPF|altsyncram:mem_rtl_0                                                                                                                                            ; work         ;
;          |altsyncram_66j1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                             ; work         ;
;    |HPF_select:Alex_HPF_select|                             ; 41 (41)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|HPF_select:Alex_HPF_select                                                                                                                                               ; work         ;
;    |I2S_xmit:LR|                                            ; 66 (66)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|I2S_xmit:LR                                                                                                                                                              ; work         ;
;    |LPF_select:Alex_LPF_select|                             ; 58 (58)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|LPF_select:Alex_LPF_select                                                                                                                                               ; work         ;
;    |NWire_rcv:CCrcv|                                        ; 297 (297)         ; 234 (234)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_rcv:CCrcv                                                                                                                                                          ; work         ;
;    |NWire_rcv:LRAudio|                                      ; 280 (280)         ; 177 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_rcv:LRAudio                                                                                                                                                        ; work         ;
;    |NWire_xmit:M_IQ|                                        ; 320 (320)         ; 283 (283)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:M_IQ                                                                                                                                                          ; work         ;
;    |NWire_xmit:SPD|                                         ; 62 (62)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:SPD                                                                                                                                                           ; work         ;
;    |NWire_xmit:ser_no|                                      ; 58 (58)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:ser_no                                                                                                                                                        ; work         ;
;    |SPI:Alex_SPI_Tx|                                        ; 59 (59)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SPI:Alex_SPI_Tx                                                                                                                                                          ; work         ;
;    |altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11|             ; 7 (0)             ; 4 (0)        ; 3           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11                                                                                                                               ; work         ;
;       |shift_taps_d3m:auto_generated|                       ; 7 (2)             ; 4 (2)        ; 3           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11|shift_taps_d3m:auto_generated                                                                                                 ; work         ;
;          |altsyncram_eg31:altsyncram4|                      ; 0 (0)             ; 0 (0)        ; 3           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4                                                                     ; work         ;
;          |cntr_tnf:cntr1|                                   ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11|shift_taps_d3m:auto_generated|cntr_tnf:cntr1                                                                                  ; work         ;
;    |clk_div:TLVCLK|                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_div:TLVCLK                                                                                                                                                           ; work         ;
;    |clk_lrclk_gen:clrgen|                                   ; 49 (49)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_lrclk_gen:clrgen                                                                                                                                                     ; work         ;
;    |clk_lrclk_gen:lrgen|                                    ; 31 (31)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_lrclk_gen:lrgen                                                                                                                                                      ; work         ;
;    |lpm_mult:Mult0|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;       |mult_4611:auto_generated|                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult0|mult_4611:auto_generated                                                                                                                                  ; work         ;
;    |lpm_mult:Mult1|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;       |mult_4611:auto_generated|                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult1|mult_4611:auto_generated                                                                                                                                  ; work         ;
;    |lpm_mult:Mult2|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult2                                                                                                                                                           ; work         ;
;       |mult_4611:auto_generated|                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult2|mult_4611:auto_generated                                                                                                                                  ; work         ;
;    |lpm_mult:Mult3|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult3                                                                                                                                                           ; work         ;
;       |mult_4611:auto_generated|                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult3|mult_4611:auto_generated                                                                                                                                  ; work         ;
;    |lpm_mult:Mult4|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult4                                                                                                                                                           ; work         ;
;       |mult_4611:auto_generated|                            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult4|mult_4611:auto_generated                                                                                                                                  ; work         ;
;    |oddClockDivider:refClockDivider|                        ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|oddClockDivider:refClockDivider                                                                                                                                          ; work         ;
;    |ram_rcvr:MDC[0].Merc_rcv|                               ; 3599 (0)          ; 2231 (0)     ; 25500       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1944 (1944)       ; 1046 (1046)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 178 (60)          ; 205 (31)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |ramcic:cic_inst_I2|                                  ; 428 (428)         ; 256 (256)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_6|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |ramcic:cic_inst_Q2|                                  ; 428 (428)         ; 255 (255)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_1|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |varcic:varcic_inst_I1|                               ; 236 (174)         ; 137 (44)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;    |ram_rcvr:MDC[1].Merc_rcv|                               ; 3544 (0)          ; 2213 (0)     ; 25500       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1926 (1926)       ; 1046 (1046)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |ramcic:cic_inst_I2|                                  ; 428 (428)         ; 256 (256)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_7|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |ramcic:cic_inst_Q2|                                  ; 428 (428)         ; 255 (255)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_2|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |varcic:varcic_inst_I1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;    |ram_rcvr:MDC[2].Merc_rcv|                               ; 3545 (0)          ; 2214 (0)     ; 25500       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1927 (1927)       ; 1047 (1047)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |ramcic:cic_inst_I2|                                  ; 428 (428)         ; 256 (256)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_8|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |ramcic:cic_inst_Q2|                                  ; 428 (428)         ; 255 (255)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_3|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |varcic:varcic_inst_I1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;    |ram_rcvr:MDC[3].Merc_rcv|                               ; 3544 (0)          ; 2214 (0)     ; 25500       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1926 (1926)       ; 1047 (1047)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |ramcic:cic_inst_I2|                                  ; 428 (428)         ; 256 (256)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_9|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |ramcic:cic_inst_Q2|                                  ; 428 (428)         ; 255 (255)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_4|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |varcic:varcic_inst_I1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;    |ram_rcvr:MDC[4].Merc_rcv|                               ; 3548 (0)          ; 2217 (0)     ; 25500       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1927 (1927)       ; 1047 (1047)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |ramcic:cic_inst_I2|                                  ; 428 (428)         ; 256 (256)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_10|                            ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10                                                                                                        ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10|altsyncram_rsi1:auto_generated                                                                         ; work         ;
;       |ramcic:cic_inst_Q2|                                  ; 431 (431)         ; 257 (257)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_5|                             ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5                                                                                                         ; work         ;
;             |altsyncram_rsi1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5|altsyncram_rsi1:auto_generated                                                                          ; work         ;
;       |varcic:varcic_inst_I1|                               ; 202 (140)         ; 121 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 202 (140)         ; 122 (29)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;    |sp_xmit_ctrl:SPC|                                       ; 17 (17)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|sp_xmit_ctrl:SPC                                                                                                                                                         ; work         ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None               ;
; altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 3            ; 1            ; 3            ; 1            ; 3     ; None               ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5|altsyncram_rsi1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 52           ; 64           ; 52           ; 3328  ; None               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 10          ;
; Simple Multipliers (18-bit)           ; 50          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 110         ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 30          ;
; Mixed Sign Embedded Multipliers       ; 20          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  User-Encoded
+----------------------------------+
; State Machine - |Mercury|TLV     ;
+----------+-------+-------+-------+
; Name     ; TLV~7 ; TLV~6 ; TLV~5 ;
+----------+-------+-------+-------+
; TLV.0000 ; 0     ; 0     ; 0     ;
; TLV.0001 ; 0     ; 0     ; 1     ;
; TLV.0010 ; 0     ; 1     ; 0     ;
; TLV.0011 ; 0     ; 1     ; 1     ;
; TLV.0100 ; 1     ; 0     ; 0     ;
; TLV.0101 ; 1     ; 0     ; 1     ;
+----------+-------+-------+-------+


Encoding Type:  User-Encoded
+------------------------------------------------------------+
; State Machine - |Mercury|SPI:Alex_SPI_Tx|spi_state         ;
+----------------+--------------+--------------+-------------+
; Name           ; spi_state~11 ; spi_state~10 ; spi_state~9 ;
+----------------+--------------+--------------+-------------+
; spi_state.0000 ; 0            ; 0            ; 0           ;
; spi_state.0001 ; 0            ; 0            ; 1           ;
; spi_state.0010 ; 0            ; 1            ; 0           ;
; spi_state.0011 ; 0            ; 1            ; 1           ;
; spi_state.0100 ; 1            ; 0            ; 0           ;
; spi_state.0101 ; 1            ; 0            ; 1           ;
; spi_state.0110 ; 1            ; 1            ; 0           ;
+----------------+--------------+--------------+-------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------+
; State Machine - |Mercury|NWire_rcv:CCrcv|TB_state          ;
+------------------+-------------+-------------+-------------+
; Name             ; TB_state~13 ; TB_state~12 ; TB_state~11 ;
+------------------+-------------+-------------+-------------+
; TB_state.TB_IDLE ; 0           ; 0           ; 0           ;
; TB_state.TB_DB   ; 0           ; 0           ; 1           ;
; TB_state.TB_CALC ; 0           ; 1           ; 0           ;
; TB_state.TB_SYNC ; 0           ; 1           ; 1           ;
; TB_state.TB_NEXT ; 1           ; 0           ; 0           ;
; TB_state.TB_BIT  ; 1           ; 0           ; 1           ;
+------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:ser_no|NW_state            ;
+----------------------+-------------+-------------+-------------+
; Name                 ; NW_state~13 ; NW_state~12 ; NW_state~11 ;
+----------------------+-------------+-------------+-------------+
; NW_state.NW_IDLE     ; 0           ; 0           ; 0           ;
; NW_state.NW_WAIT     ; 0           ; 1           ; 0           ;
; NW_state.NW_DATA_Q1  ; 0           ; 1           ; 1           ;
; NW_state.NW_DATA_Q23 ; 1           ; 0           ; 0           ;
; NW_state.NW_DATA_Q4  ; 1           ; 0           ; 1           ;
; NW_state.NW_LOW      ; 1           ; 1           ; 0           ;
+----------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |Mercury|sp_xmit_ctrl:SPC|sp_state           ;
+--------------------+-------------+-------------+-------------+
; Name               ; sp_state~15 ; sp_state~14 ; sp_state~13 ;
+--------------------+-------------+-------------+-------------+
; sp_state.000       ; 0           ; 0           ; 0           ;
; sp_state.TRIG      ; 0           ; 0           ; 1           ;
; sp_state.CAPTURE   ; 0           ; 1           ; 0           ;
; sp_state.SEND_RDY  ; 0           ; 1           ; 1           ;
; sp_state.SEND_REQ  ; 1           ; 0           ; 0           ;
; sp_state.SEND_DONE ; 1           ; 0           ; 1           ;
; sp_state.T_RDY     ; 1           ; 1           ; 0           ;
; sp_state.T_REQ     ; 1           ; 1           ; 1           ;
+--------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:SPD|NW_state               ;
+----------------------+-------------+-------------+-------------+
; Name                 ; NW_state~13 ; NW_state~12 ; NW_state~11 ;
+----------------------+-------------+-------------+-------------+
; NW_state.NW_IDLE     ; 0           ; 0           ; 0           ;
; NW_state.NW_WAIT     ; 0           ; 1           ; 0           ;
; NW_state.NW_DATA_Q1  ; 0           ; 1           ; 1           ;
; NW_state.NW_DATA_Q23 ; 1           ; 0           ; 0           ;
; NW_state.NW_DATA_Q4  ; 1           ; 0           ; 1           ;
; NW_state.NW_LOW      ; 1           ; 1           ; 0           ;
+----------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:M_IQ|NW_state              ;
+----------------------+-------------+-------------+-------------+
; Name                 ; NW_state~13 ; NW_state~12 ; NW_state~11 ;
+----------------------+-------------+-------------+-------------+
; NW_state.NW_IDLE     ; 0           ; 0           ; 0           ;
; NW_state.NW_WAIT     ; 0           ; 1           ; 0           ;
; NW_state.NW_DATA_Q1  ; 0           ; 1           ; 1           ;
; NW_state.NW_DATA_Q23 ; 1           ; 0           ; 0           ;
; NW_state.NW_DATA_Q4  ; 1           ; 0           ; 1           ;
; NW_state.NW_LOW      ; 1           ; 1           ; 0           ;
+----------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------+
; State Machine - |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|cic_state ;
+----------------------+--------------+--------------+---------------------------+
; Name                 ; cic_state~15 ; cic_state~14 ; cic_state~13              ;
+----------------------+--------------+--------------+---------------------------+
; cic_state.CIC_START  ; 0            ; 0            ; 0                         ;
; cic_state.INT_START  ; 0            ; 0            ; 1                         ;
; cic_state.INT_S2     ; 0            ; 1            ; 0                         ;
; cic_state.INT        ; 0            ; 1            ; 1                         ;
; cic_state.COMB_START ; 1            ; 0            ; 0                         ;
; cic_state.COMB_S2    ; 1            ; 0            ; 1                         ;
; cic_state.COMB       ; 1            ; 1            ; 0                         ;
; cic_state.COMB2      ; 1            ; 1            ; 1                         ;
+----------------------+--------------+--------------+---------------------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------------+
; State Machine - |Mercury|I2S_xmit:LR|TLV_state                   ;
+---------------------+--------------+--------------+--------------+
; Name                ; TLV_state~12 ; TLV_state~11 ; TLV_state~10 ;
+---------------------+--------------+--------------+--------------+
; TLV_state.TLV_IDLE  ; 0            ; 0            ; 0            ;
; TLV_state.TLV_WH    ; 0            ; 0            ; 1            ;
; TLV_state.TLV_LR_LO ; 0            ; 1            ; 0            ;
; TLV_state.TLV_WL    ; 0            ; 1            ; 1            ;
; TLV_state.TLV_LR_HI ; 1            ; 0            ; 0            ;
+---------------------+--------------+--------------+--------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------+
; State Machine - |Mercury|NWire_rcv:LRAudio|TB_state        ;
+------------------+-------------+-------------+-------------+
; Name             ; TB_state~13 ; TB_state~12 ; TB_state~11 ;
+------------------+-------------+-------------+-------------+
; TB_state.TB_IDLE ; 0           ; 0           ; 0           ;
; TB_state.TB_DB   ; 0           ; 0           ; 1           ;
; TB_state.TB_CALC ; 0           ; 1           ; 0           ;
; TB_state.TB_SYNC ; 0           ; 1           ; 1           ;
; TB_state.TB_NEXT ; 1           ; 0           ; 0           ;
; TB_state.TB_BIT  ; 1           ; 0           ; 1           ;
+------------------+-------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SPI_ALEX_HANDSHAKE.ad0[19]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; SPI_ALEX_HANDSHAKE.ad0[7,16..18]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; SPI_ALEX_HANDSHAKE.ad0[0]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; SPI_ALEX_HANDSHAKE.ad1[19]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; SPI_ALEX_HANDSHAKE.ad1[7,16..18]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; SPI_ALEX_HANDSHAKE.ad1[0]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; SPI_Alex_data[19]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; SPI_Alex_data[7,16..18]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; SPI_Alex_data[0]                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; SPI:Alex_SPI_Tx|previous_Alex_data[7,16..17]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; SPI:Alex_SPI_Tx|previous_Alex_data[18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; SPI:Alex_SPI_Tx|previous_Alex_data[19]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; SPI_ALEX_HANDSHAKE.ad0[15,27]                                                                                                                           ; Merged with SPI_ALEX_HANDSHAKE.ad0[28]                                                                                                                              ;
; SPI_ALEX_HANDSHAKE.ad1[15,27]                                                                                                                           ; Merged with SPI_ALEX_HANDSHAKE.ad1[28]                                                                                                                              ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|r_ic                                                                                                        ; Merged with ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|w_ic                                                                                                        ;
; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; SPI_Alex_data[15,27]                                                                                                                                    ; Merged with SPI_Alex_data[28]                                                                                                                                       ;
; SPI:Alex_SPI_Tx|previous_Alex_data[27..28]                                                                                                              ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[15]                                                                                                                  ;
; NWire_rcv:LRAudio|tb_width[14]                                                                                                                          ; Merged with NWire_rcv:LRAudio|tb_width[13]                                                                                                                          ;
; NWire_xmit:ser_no|dly_cnt[0..24]                                                                                                                        ; Lost fanout                                                                                                                                                         ;
; NWire_xmit:M_IQ|dly_cnt[0..24]                                                                                                                          ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                         ;
; NWire_rcv:CCrcv|tb_width[14..15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; NWire_xmit:ser_no|id[0][8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; NWire_rcv:LRAudio|tb_width[13]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; NWire_xmit:ser_no|id[0][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; NWire_xmit:ser_no|id[0][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; Total Number of Removed Registers = 677                                                                                                                 ;                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                            ;
+-----------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-----------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; C122_rst_cnt[10]                                    ; Stuck at VCC              ; C122_rst_cnt[1], C122_rst_cnt[2], C122_rst_cnt[3], C122_rst_cnt[4], C122_rst_cnt[5], ;
;                                                     ; due to stuck port data_in ; C122_rst_cnt[6], C122_rst_cnt[7], C122_rst_cnt[8], C122_rst_cnt[9], C122_rst         ;
; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][3],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][1]                                  ;
; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][3],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][1]                                  ;
; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][3],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][1]                                  ;
; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][3],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][1]                                  ;
; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][3],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Y[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[2][0],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Y[2][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[2][1]                                  ;
; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][3]                                  ;
; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][3]                                  ;
; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][3]                                  ;
; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][3]                                  ;
; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][0],                                 ;
;                                                     ; due to stuck port data_in ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][1],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][2],                                 ;
;                                                     ;                           ; ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][3]                                  ;
; SPI_ALEX_HANDSHAKE.ad0[19]                          ; Stuck at VCC              ; SPI_ALEX_HANDSHAKE.ad1[19], SPI_Alex_data[19],                                       ;
;                                                     ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[19]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[18]                          ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[18], SPI_Alex_data[18],                                       ;
;                                                     ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[18]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[17]                          ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[17], SPI_Alex_data[17],                                       ;
;                                                     ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[17]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[16]                          ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[16], SPI_Alex_data[16],                                       ;
;                                                     ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[16]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[7]                           ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[7], SPI_Alex_data[7], SPI:Alex_SPI_Tx|previous_Alex_data[7]   ;
;                                                     ; due to stuck port data_in ;                                                                                      ;
; SPI_ALEX_HANDSHAKE.ad0[0]                           ; Stuck at VCC              ; SPI_ALEX_HANDSHAKE.ad1[0], SPI_Alex_data[0], SPI:Alex_SPI_Tx|previous_Alex_data[0]   ;
;                                                     ; due to stuck port data_in ;                                                                                      ;
; NWire_xmit:ser_no|id[0][8]                          ; Stuck at GND              ; NWire_xmit:ser_no|id[0][7], NWire_xmit:ser_no|id[0][6]                               ;
;                                                     ; due to stuck port data_in ;                                                                                      ;
; NWire_xmit:ser_no|dly_cnt[24]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[24]                                                           ;
; NWire_xmit:ser_no|dly_cnt[23]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[23]                                                           ;
; NWire_xmit:ser_no|dly_cnt[22]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[22]                                                           ;
; NWire_xmit:ser_no|dly_cnt[21]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[21]                                                           ;
; NWire_xmit:ser_no|dly_cnt[20]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[20]                                                           ;
; NWire_xmit:ser_no|dly_cnt[8]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[8]                                                            ;
; NWire_xmit:ser_no|dly_cnt[7]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[7]                                                            ;
; NWire_xmit:ser_no|dly_cnt[6]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[6]                                                            ;
; NWire_xmit:ser_no|dly_cnt[5]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[5]                                                            ;
; NWire_xmit:ser_no|dly_cnt[4]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[4]                                                            ;
; NWire_xmit:ser_no|dly_cnt[3]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[3]                                                            ;
; NWire_xmit:ser_no|dly_cnt[2]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[2]                                                            ;
; NWire_xmit:ser_no|dly_cnt[1]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[1]                                                            ;
; NWire_xmit:ser_no|dly_cnt[0]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[0]                                                            ;
; NWire_xmit:ser_no|dly_cnt[10]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[10]                                                           ;
; NWire_xmit:ser_no|dly_cnt[11]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[11]                                                           ;
; NWire_xmit:ser_no|dly_cnt[12]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[12]                                                           ;
; NWire_xmit:ser_no|dly_cnt[13]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[13]                                                           ;
; NWire_xmit:ser_no|dly_cnt[14]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[14]                                                           ;
; NWire_xmit:ser_no|dly_cnt[9]                        ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[9]                                                            ;
; NWire_xmit:ser_no|dly_cnt[15]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[15]                                                           ;
; NWire_xmit:ser_no|dly_cnt[16]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[16]                                                           ;
; NWire_xmit:ser_no|dly_cnt[17]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[17]                                                           ;
; NWire_xmit:ser_no|dly_cnt[18]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[18]                                                           ;
; NWire_xmit:ser_no|dly_cnt[19]                       ; Lost Fanouts              ; NWire_xmit:SPD|dly_cnt[19]                                                           ;
+-----------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12797 ;
; Number of registers using Synchronous Clear  ; 646   ;
; Number of registers using Synchronous Load   ; 4962  ;
; Number of registers using Asynchronous Clear ; 1190  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2351  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|even_sample ; 2       ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; Total number of inverted registers = 11             ;         ;
+-----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                       ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register Name                                                ; RAM Name                                          ;
+--------------------------------------------------------------+---------------------------------------------------+
; FIFO:SPF|mem_0_bypass[0]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[1]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[2]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[3]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[4]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[5]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[6]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[7]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[8]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[9]                                     ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[10]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[11]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[12]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[13]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[14]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[15]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[16]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[17]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[18]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[19]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[20]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[21]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[22]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[23]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[24]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[25]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[26]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[27]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[28]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[29]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[30]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[31]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[32]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[33]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[34]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[35]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[36]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[37]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[38]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[39]                                    ; FIFO:SPF|mem~0                                    ;
; FIFO:SPF|mem_0_bypass[40]                                    ; FIFO:SPF|mem~0                                    ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[0]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[1]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[2]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[3]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[4]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[5]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[6]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[7]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[8]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[9]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[10] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[11] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[12] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[13] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[14] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[15] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[16] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[17] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[18] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[19] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[20] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[21] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[22] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[23] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[24] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[25] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[26] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[27] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[28] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[29] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[30] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[31] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[32] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[33] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[34] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[35] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[36] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[37] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[38] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[39] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[40] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[41] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[42] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[43] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[44] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[45] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[46] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[47] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[48] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[49] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[50] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[51] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[52] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[53] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[54] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[55] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[56] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[57] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[58] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[59] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[60] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[61] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[62] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[63] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[64] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[0]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[1]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[2]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[3]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[4]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[5]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[6]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[7]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[8]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[9]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[10] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[11] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[12] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[13] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[14] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[15] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[16] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[17] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[18] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[19] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[20] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[21] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[22] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[23] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[24] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[25] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[26] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[27] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[28] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[29] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[30] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[31] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[32] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[33] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[34] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[35] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[36] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[37] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[38] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[39] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[40] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[41] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[42] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[43] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[44] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[45] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[46] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[47] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[48] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[49] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[50] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[51] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[52] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[53] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[54] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[55] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[56] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[57] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[58] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[59] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[60] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[61] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[62] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[63] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[64] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[0]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[1]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[2]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[3]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[4]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[5]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[6]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[7]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[8]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[9]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[10] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[11] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[12] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[13] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[14] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[15] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[16] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[17] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[18] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[19] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[20] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[21] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[22] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[23] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[24] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[25] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[26] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[27] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[28] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[29] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[30] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[31] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[32] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[33] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[34] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[35] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[36] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[37] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[38] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[39] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[40] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[41] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[42] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[43] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[44] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[45] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[46] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[47] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[48] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[49] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[50] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[51] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[52] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[53] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[54] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[55] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[56] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[57] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[58] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[59] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[60] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[61] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[62] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[63] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[64] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[0]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[1]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[2]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[3]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[4]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[5]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[6]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[7]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[8]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[9]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[10] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[11] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[12] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[13] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[14] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[15] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[16] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[17] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[18] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[19] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[20] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[21] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[22] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[23] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[24] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[25] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[26] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[27] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[28] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[29] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[30] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[31] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[32] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[33] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[34] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[35] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[36] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[37] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[38] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[39] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[40] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[41] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[42] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[43] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[44] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[45] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[46] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[47] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[48] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[49] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[50] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[51] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[52] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[53] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[54] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[55] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[56] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[57] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[58] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[59] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[60] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[61] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[62] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[63] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[64] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[0]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[1]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[2]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[3]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[4]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[5]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[6]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[7]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[8]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[9]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[10] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[11] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[12] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[13] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[14] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[15] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[16] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[17] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[18] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[19] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[20] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[21] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[22] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[23] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[24] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[25] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[26] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[27] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[28] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[29] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[30] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[31] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[32] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[33] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[34] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[35] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[36] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[37] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[38] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[39] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[40] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[41] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[42] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[43] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[44] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[45] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[46] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[47] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[48] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[49] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[50] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[51] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[52] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[53] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[54] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[55] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[56] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[57] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[58] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[59] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[60] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[61] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[62] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[63] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem_0_bypass[64] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[0]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[1]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[2]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[3]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[4]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[5]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[6]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[7]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[8]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[9]  ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[10] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[11] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[12] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[13] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[14] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[15] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[16] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[17] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[18] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[19] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[20] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[21] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[22] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[23] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[24] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[25] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[26] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[27] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[28] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[29] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[30] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[31] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[32] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[33] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[34] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[35] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[36] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[37] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[38] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[39] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[40] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[41] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[42] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[43] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[44] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[45] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[46] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[47] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[48] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[49] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[50] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[51] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[52] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[53] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[54] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[55] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[56] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[57] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[58] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[59] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[60] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[61] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[62] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[63] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[64] ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[0]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[1]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[2]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[3]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[4]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[5]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[6]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[7]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[8]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[9]  ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[10] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[11] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[12] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[13] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[14] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[15] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[16] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[17] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[18] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[19] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[20] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[21] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[22] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[23] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[24] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[25] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[26] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[27] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[28] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[29] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[30] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[31] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[32] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[33] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[34] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[35] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[36] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[37] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[38] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[39] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[40] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[41] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[42] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[43] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[44] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[45] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[46] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[47] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[48] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[49] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[50] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[51] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[52] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[53] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[54] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[55] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[56] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[57] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[58] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[59] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[60] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[61] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[62] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[63] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[64] ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[0]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[1]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[2]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[3]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[4]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[5]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[6]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[7]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[8]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[9]  ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[10] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[11] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[12] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[13] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[14] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[15] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[16] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[17] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[18] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[19] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[20] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[21] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[22] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[23] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[24] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[25] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[26] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[27] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[28] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[29] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[30] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[31] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[32] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[33] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[34] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[35] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[36] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[37] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[38] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[39] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[40] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[41] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[42] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[43] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[44] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[45] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[46] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[47] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[48] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[49] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[50] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[51] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[52] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[53] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[54] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[55] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[56] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[57] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[58] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[59] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[60] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[61] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[62] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[63] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[64] ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[0]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[1]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[2]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[3]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[4]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[5]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[6]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[7]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[8]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[9]  ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[10] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[11] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[12] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[13] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[14] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[15] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[16] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[17] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[18] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[19] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[20] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[21] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[22] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[23] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[24] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[25] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[26] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[27] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[28] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[29] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[30] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[31] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[32] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[33] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[34] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[35] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[36] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[37] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[38] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[39] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[40] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[41] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[42] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[43] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[44] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[45] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[46] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[47] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[48] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[49] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[50] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[51] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[52] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[53] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[54] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[55] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[56] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[57] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[58] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[59] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[60] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[61] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[62] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[63] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[64] ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[0]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[1]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[2]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[3]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[4]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[5]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[6]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[7]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[8]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[9]  ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[10] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[11] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[12] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[13] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[14] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[15] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[16] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[17] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[18] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[19] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[20] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[21] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[22] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[23] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[24] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[25] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[26] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[27] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[28] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[29] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[30] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[31] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[32] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[33] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[34] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[35] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[36] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[37] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[38] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[39] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[40] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[41] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[42] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[43] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[44] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[45] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[46] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[47] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[48] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[49] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[50] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[51] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[52] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[53] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[54] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[55] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[56] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[57] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[58] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[59] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[60] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[61] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[62] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[63] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem_0_bypass[64] ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0 ;
+--------------------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mercury|NWire_rcv:CCrcv|DBrise_cnt[3]                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|tb_width[13]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mercury|NWire_rcv:CCrcv|data_cnt[0]                                 ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|sum[44]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|out_data[15]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|sum[9]          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|out_data[4]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|sum[48]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|out_data[22]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|sum[34]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|out_data[12]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|sum[37]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|out_data[17]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|sum[7]          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|out_data[21]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|sum[47]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|out_data[14]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|sum[24]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|out_data[23]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|sum[48]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|out_data[10]    ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|sum[5]          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|out_data[13]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|I2S_xmit:LR|last_data[29]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mercury|NWire_rcv:LRAudio|DBrise_cnt[4]                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|tb_width[7]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mercury|NWire_rcv:LRAudio|data_cnt[4]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|tb_cnt[14]                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|tb_cnt[9]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Mercury|C122_DFS0                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Mercury|clk_div:TLVCLK|cnt[1]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mercury|NWire_xmit:ser_no|id[0][4]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Mercury|FIFO:SPF|usedw[0]                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Mercury|NWire_xmit:SPD|id[0][4]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mercury|NWire_xmit:M_IQ|id[3][47]                                   ;
; 3:1                ; 235 bits  ; 470 LEs       ; 235 LEs              ; 235 LEs                ; Yes        ; |Mercury|NWire_xmit:M_IQ|id[2][0]                                    ;
; 4:1                ; 280 bits  ; 560 LEs       ; 560 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|out_data[21] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mercury|I2S_xmit:LR|bit_count[3]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mercury|C122_SPEED[0]                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|DB_LEN[0][9]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mercury|clk_lrclk_gen:clrgen|BCLK_cnt[0]                            ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|DB_LEN[0][14]                             ;
; 3:1                ; 61 bits   ; 122 LEs       ; 61 LEs               ; 61 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|rdata[0][1]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mercury|clk_lrclk_gen:lrgen|BCLK_cnt[13]                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Mercury|temp_ADC[5]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[0][27]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|rdata[0][19]                              ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][10]        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][17]        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][15]        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][9]         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][13]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[4][10]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[3][23]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[2][0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[1][3]                                     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|rd_data[30]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|rd_data[7]      ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|rd_data[15]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|rd_data[12]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|rd_data[31]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|rd_data[5]      ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|rd_data[26]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|rd_data[26]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|rd_data[15]     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|rd_data[7]      ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Mercury|NWire_xmit:SPD|dly_cnt[3]                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Mercury|I2S_xmit:LR|data[10]                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Mercury|C122_TX_relay[0]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Mercury|clk_lrclk_gen:clrgen|LRCLK_cnt[0]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|sample_no[1]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mercury|bit_cnt[0]                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |Mercury|NWire_xmit:ser_no|bcnt[9]                                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Mercury|NWire_xmit:SPD|bcnt[4]                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Mercury|NWire_xmit:M_IQ|bcnt[30]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Mercury|HPF_select:Alex_HPF_select|HPF[0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mercury|SPI:Alex_SPI_Tx|data_count[1]                               ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|wr_data[5]      ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|wr_data[8]      ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|wr_data[2]      ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|wr_data[31]     ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|wr_data[30]     ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|wr_data[36]     ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|wr_data[23]     ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|wr_data[9]      ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|wr_data[45]     ;
; 6:1                ; 52 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|wr_data[5]      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|state[2]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|state[1]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|state[2]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|state[1]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|state[2]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|state[2]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|state[2]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|state[1]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|state[2]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|state[2]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Mercury|LPF_select:Alex_LPF_select|LPF[2]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|ShiftLeft0   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|ShiftLeft0   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mercury|ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|ShiftLeft0   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10|altsyncram_rsi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Mercury ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; C122_TPD       ; 2.1   ; Signed Float                                   ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:TLVCLK ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; CLK_DIV        ; 10    ; Signed Integer                     ;
; TPD            ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                       ;
; BCLK_01        ; 32        ; Signed Integer                       ;
; BCLK_10        ; 32        ; Signed Integer                       ;
; CLK_FREQ       ; 122880000 ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen ;
+----------------+-----------+-------------------------------------+
; Parameter Name ; Value     ; Type                                ;
+----------------+-----------+-------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                      ;
; BCLK_01        ; 32        ; Signed Integer                      ;
; BCLK_10        ; 32        ; Signed Integer                      ;
; CLK_FREQ       ; 122880000 ; Signed Integer                      ;
+----------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:LRAudio ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; OSL            ; 32        ; Signed Integer                    ;
; OSW            ; 1         ; Signed Integer                    ;
; SLOWEST_FREQ   ; 10000     ; Signed Integer                    ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                    ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                    ;
; TPD            ; 1         ; Signed Integer                    ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:LR ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; TPD            ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 1     ; Signed Integer                                                     ;
; DECIMATION     ; 80    ; Signed Integer                                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 31    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 28    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                  ;
; DECIMATION     ; 4     ; Signed Integer                                                  ;
; IN_WIDTH       ; 28    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 52    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                          ;
; WIDTH          ; 25             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                  ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                               ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:M_IQ ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; DLY_TIME       ; 200       ; Signed Integer                  ;
; SEND_FREQ      ; 192000    ; Signed Integer                  ;
; LOW_BITS       ; 3         ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                  ;
; LOW_TIME       ; 0         ; Unsigned Binary                 ;
; OSW            ; 5         ; Signed Integer                  ;
; OSL            ; 48        ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:SPD ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; XCLK_FREQ      ; 122880000 ; Signed Integer                 ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                 ;
; DLY_TIME       ; 200       ; Signed Integer                 ;
; SEND_FREQ      ; 48000     ; Signed Integer                 ;
; LOW_BITS       ; 3         ; Signed Integer                 ;
; TPD            ; 1         ; Signed Integer                 ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                 ;
; LOW_TIME       ; 402       ; Signed Integer                 ;
; OSW            ; 1         ; Signed Integer                 ;
; OSL            ; 16        ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:SPF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 4096  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:ser_no ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; XCLK_FREQ      ; 122880000 ; Signed Integer                    ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                    ;
; DLY_TIME       ; 200       ; Signed Integer                    ;
; SEND_FREQ      ; 1000      ; Signed Integer                    ;
; LOW_BITS       ; 3         ; Signed Integer                    ;
; TPD            ; 1         ; Signed Integer                    ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                    ;
; LOW_TIME       ; 30720     ; Signed Integer                    ;
; OSW            ; 1         ; Signed Integer                    ;
; OSL            ; 9         ; Signed Integer                    ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:CCrcv ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; OSL            ; 61        ; Signed Integer                  ;
; OSW            ; 1         ; Signed Integer                  ;
; SLOWEST_FREQ   ; 5000      ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DIVIDE_RATE    ; 125   ; Signed Integer                                      ;
; COUNTER_WIDTH  ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:SPF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 12                   ; Untyped            ;
; NUMWORDS_A                         ; 4096                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 12                   ; Untyped            ;
; NUMWORDS_B                         ; 4096                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_66j1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 52                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 52                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 52                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 52                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_rsi1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11 ;
+----------------+----------------+-----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                      ;
+----------------+----------------+-----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                   ;
; TAP_DISTANCE   ; 3              ; Untyped                                                   ;
; WIDTH          ; 1              ; Untyped                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                   ;
; CBXI_PARAMETER ; shift_taps_d3m ; Untyped                                                   ;
+----------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4611   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4611   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4611   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4611   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4611   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                     ;
; Entity Instance                           ; ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; ram_rcvr:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; ram_rcvr:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; ram_rcvr:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; ram_rcvr:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; FIFO:SPF|altsyncram:mem_rtl_0                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_2                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_3                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_4                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_5                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_6                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_7                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_8                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_9                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|altsyncram:mem_rtl_10                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 11                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 256                                                                                                          ;
;     -- WIDTH               ; 25                                                                                                           ;
; Entity Instance            ; altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11                                                                   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                            ;
;     -- TAP_DISTANCE        ; 3                                                                                                            ;
;     -- WIDTH               ; 1                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 15                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; lpm_mult:Mult4                                                                                                          ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; lpm_mult:Mult3                                                                                                          ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; lpm_mult:Mult0                                                                                                          ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; lpm_mult:Mult1                                                                                                          ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; lpm_mult:Mult2                                                                                                          ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:CCrcv"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; xrcv_data[18..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:ser_no"            ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; xdata[5..3] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[8..6] ; Input  ; Info     ; Stuck at GND           ;
; xdata[2..1] ; Input  ; Info     ; Stuck at GND           ;
; xreq        ; Input  ; Info     ; Stuck at VCC           ;
; xrdy        ; Output ; Info     ; Explicitly unconnected ;
; xack        ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:SPF"                                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; usedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:M_IQ"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; xrdy ; Output ; Info     ; Explicitly unconnected ;
; xack ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[4].Merc_rcv"                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; in_strobe  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[3].Merc_rcv"                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; in_strobe  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[2].Merc_rcv"                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; in_strobe  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[1].Merc_rcv"                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; in_strobe  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q" ;
+------------+--------+----------+------------------------------------+
; Port       ; Type   ; Severity ; Details                            ;
+------------+--------+----------+------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected             ;
+------------+--------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[55..47] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data[21..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2" ;
+------------+--------+----------+----------------------------------------+
; Port       ; Type   ; Severity ; Details                                ;
+------------+--------+----------+----------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                 ;
+------------+--------+----------+----------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_Q1" ;
+------------+--------+----------+-------------------------------------------+
; Port       ; Type   ; Severity ; Details                                   ;
+------------+--------+----------+-------------------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                              ;
; out_strobe ; Output ; Info     ; Explicitly unconnected                    ;
+------------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                                ;
+-----------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rcvr:MDC[0].Merc_rcv"                                                                                                                        ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_strobe ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_xmit:LR"                                                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xmit_rdy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; xmit_ack ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:lrgen"                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Brise  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Bfall  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRCLK  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:clrgen"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Speed  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Oct 29 10:19:50 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mercury -c Mercury
Info: Found 1 design units, including 1 entities, in source file ../common/FIFO.v
    Info: Found entity 1: FIFO
Info: Found 1 design units, including 1 entities, in source file ../common/I2S_xmit.v
    Info: Found entity 1: I2S_xmit
Info: Found 1 design units, including 1 entities, in source file ../common/NWire_rcv.v
    Info: Found entity 1: NWire_rcv
Info: Found 1 design units, including 1 entities, in source file ../common/NWire_xmit.v
    Info: Found entity 1: NWire_xmit
Info: Found 1 design units, including 1 entities, in source file ../common/clk_lrclk_gen.v
    Info: Found entity 1: clk_lrclk_gen
Info: Found 1 design units, including 1 entities, in source file mult_24Sx24S.v
    Info: Found entity 1: mult_24Sx24S
Info: Found 1 design units, including 1 entities, in source file receiver.v
    Info: Found entity 1: receiver
Info: Found 1 design units, including 1 entities, in source file fir_mac.v
    Info: Found entity 1: fir_mac
Info: Found 1 design units, including 1 entities, in source file fir_shiftreg.v
    Info: Found entity 1: fir_shiftreg
Info: Found 1 design units, including 1 entities, in source file fir.v
    Info: Found entity 1: fir
Info: Found 1 design units, including 1 entities, in source file fir_coeffs.v
    Info: Found entity 1: fir_coeffs
Info: Found 1 design units, including 1 entities, in source file fir_coeffs_rom.v
    Info: Found entity 1: fir_coeffs_rom
Info: Found 1 design units, including 1 entities, in source file varcic.v
    Info: Found entity 1: varcic
Info: Found 1 design units, including 1 entities, in source file cic_integrator.v
    Info: Found entity 1: cic_integrator
Info: Found 1 design units, including 1 entities, in source file cic.v
    Info: Found entity 1: cic
Info: Found 1 design units, including 1 entities, in source file cic_comb.v
    Info: Found entity 1: cic_comb
Info: Found 1 design units, including 1 entities, in source file cordic.v
    Info: Found entity 1: cordic
Info: Found 1 design units, including 1 entities, in source file SPI.v
    Info: Found entity 1: SPI
Info: Found 1 design units, including 1 entities, in source file LPF_select.v
    Info: Found entity 1: LPF_select
Info: Found 1 design units, including 1 entities, in source file HPF_select.v
    Info: Found entity 1: HPF_select
Info: Found 1 design units, including 1 entities, in source file oddClockDiv.v
    Info: Found entity 1: oddClockDivider
Info: Found 1 design units, including 1 entities, in source file Mercury.v
    Info: Found entity 1: Mercury
Info: Found 1 design units, including 1 entities, in source file mac.v
    Info: Found entity 1: MAC
Info: Found 1 design units, including 1 entities, in source file CC_decoder.v
    Info: Found entity 1: CC_decoder
Info: Found 1 design units, including 1 entities, in source file ../common/clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file sp_xmit_ctrl.v
    Info: Found entity 1: sp_xmit_ctrl
Info: Found 1 design units, including 1 entities, in source file kordic.v
    Info: Found entity 1: kordic
Info: Found 1 design units, including 1 entities, in source file TestModeChecker.v
    Info: Found entity 1: TestModeChecker
Info: Elaborating entity "Mercury" for the top level hierarchy
Warning (10034): Output port "MDOUT[7]" at Mercury.v(76) has no driver
Warning (10034): Output port "MDOUT[6]" at Mercury.v(76) has no driver
Warning (10034): Output port "MDOUT[5]" at Mercury.v(76) has no driver
Info: Elaborating entity "clk_div" for hierarchy "clk_div:TLVCLK"
Info: Elaborating entity "clk_lrclk_gen" for hierarchy "clk_lrclk_gen:clrgen"
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(39): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(82): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(84): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(86): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(88): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:LRAudio"
Info: Elaborating entity "I2S_xmit" for hierarchy "I2S_xmit:LR"
Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(81): truncated value with size 32 to match size of target (4)
Warning: Using design file ram_rcvr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ram_rcvr
Info: Elaborating entity "ram_rcvr" for hierarchy "ram_rcvr:MDC[0].Merc_rcv"
Info: Elaborating entity "cordic" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|cordic:cordic_inst"
Info: Elaborating entity "varcic" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1"
Info: Elaborating entity "cic_integrator" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst"
Info: Elaborating entity "cic_comb" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst"
Warning: Using design file ramcic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ramcic
Info: Elaborating entity "ramcic" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2"
Info: Elaborating entity "fir_coeffs" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst"
Info: Elaborating entity "fir_coeffs_rom" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst"
Info: Elaborating entity "altsyncram" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "fir_coeffs_rom.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2a1.tdf
    Info: Found entity 1: altsyncram_h2a1
Info: Elaborating entity "altsyncram_h2a1" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated"
Info: Elaborating entity "fir" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I"
Info: Elaborating entity "fir_shiftreg" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
Info: Elaborating entity "altshift_taps" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info: Instantiated megafunction "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "1"
    Info: Parameter "tap_distance" = "256"
    Info: Parameter "width" = "25"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ils.tdf
    Info: Found entity 1: shift_taps_ils
Info: Elaborating entity "shift_taps_ils" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qka1.tdf
    Info: Found entity 1: altsyncram_qka1
Info: Elaborating entity "altsyncram_qka1" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_brf.tdf
    Info: Found entity 1: cntr_brf
Info: Elaborating entity "cntr_brf" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info: Found entity 1: cmpr_lfc
Info: Elaborating entity "cmpr_lfc" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4"
Info: Elaborating entity "fir_mac" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"
Info: Elaborating entity "mult_24Sx24S" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst"
Info: Elaborating entity "lpm_mult" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_pipeline" = "3"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "24"
    Info: Parameter "lpm_widthb" = "24"
    Info: Parameter "lpm_widthp" = "48"
Info: Found 1 design units, including 1 entities, in source file db/mult_djp.tdf
    Info: Found entity 1: mult_djp
Info: Elaborating entity "mult_djp" for hierarchy "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:M_IQ"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:SPD"
Info: Elaborating entity "FIFO" for hierarchy "FIFO:SPF"
Info: Elaborating entity "sp_xmit_ctrl" for hierarchy "sp_xmit_ctrl:SPC"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:ser_no"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:CCrcv"
Info: Elaborating entity "LPF_select" for hierarchy "LPF_select:Alex_LPF_select"
Info: Elaborating entity "HPF_select" for hierarchy "HPF_select:Alex_HPF_select"
Info: Elaborating entity "SPI" for hierarchy "SPI:Alex_SPI_Tx"
Info: Elaborating entity "oddClockDivider" for hierarchy "oddClockDivider:refClockDivider"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer reference
Info: Ignored 1750 buffer(s)
    Info: Ignored 1750 SOFT buffer(s)
Warning: Inferred RAM node "FIFO:SPF|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 12 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "FIFO:SPF|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_Q2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_Q2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_Q2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_Q2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_I2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[1].Merc_rcv|ramcic:cic_inst_I2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[2].Merc_rcv|ramcic:cic_inst_I2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[3].Merc_rcv|ramcic:cic_inst_I2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "ram_rcvr:MDC[4].Merc_rcv|ramcic:cic_inst_I2|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 52
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 52
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altshift_taps megafunction from the following design logic: "SPI_ALEX_HANDSHAKE.a0~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 1
Info: Inferred 5 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2"
Info: Elaborated megafunction instantiation "FIFO:SPF|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "FIFO:SPF|altsyncram:mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf
    Info: Found entity 1: altsyncram_66j1
Info: Elaborated megafunction instantiation "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1"
Info: Instantiated megafunction "ram_rcvr:MDC[0].Merc_rcv|ramcic:cic_inst_Q2|altsyncram:mem_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "52"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "WIDTH_B" = "52"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "NUMWORDS_B" = "64"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rsi1.tdf
    Info: Found entity 1: altsyncram_rsi1
Info: Elaborated megafunction instantiation "altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11"
Info: Instantiated megafunction "altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_11" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "1"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_d3m.tdf
    Info: Found entity 1: shift_taps_d3m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eg31.tdf
    Info: Found entity 1: altsyncram_eg31
Info: Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf
    Info: Found entity 1: add_sub_p2e
Info: Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info: Found entity 1: cntr_tnf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info: Found entity 1: cmpr_ffc
Info: Elaborated megafunction instantiation "lpm_mult:Mult4"
Info: Instantiated megafunction "lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "31"
    Info: Parameter "LPM_WIDTHP" = "63"
    Info: Parameter "LPM_WIDTHR" = "63"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_4611.tdf
    Info: Found entity 1: mult_4611
Warning: 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 80 WYSIWYG logic cells and I/Os untouched
Info: Ignored 840 buffer(s)
    Info: Ignored 840 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "MDOUT[5]" is stuck at GND
    Warning (13410): Pin "MDOUT[6]" is stuck at GND
    Warning (13410): Pin "MDOUT[7]" is stuck at GND
    Warning (13410): Pin "CMODE" is stuck at VCC
    Warning (13410): Pin "SHDN" is stuck at GND
    Warning (13410): Pin "PGA" is stuck at GND
    Warning (13410): Pin "INIT_DONE" is stuck at GND
    Warning (13410): Pin "TEST3" is stuck at GND
    Warning (13410): Pin "Merc_ID_drv[0]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[1]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[2]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[3]" is stuck at VCC
Info: 342 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[24]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[23]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[22]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[21]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[20]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[19]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[18]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[16]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[15]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[14]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[13]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[12]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[11]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[10]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[9]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[8]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[7]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[4]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[24]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[23]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[22]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[21]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[20]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[19]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[18]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[16]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[15]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[14]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[13]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[12]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[11]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[10]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[9]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[8]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[7]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[4]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "ram_rcvr:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Implemented 23529 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 49 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 22436 logic cells
    Info: Implemented 907 RAM segments
    Info: Implemented 110 DSP elements
Info: Generated suppressed messages file C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/Mercury.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 249 megabytes
    Info: Processing ended: Thu Oct 29 10:25:14 2009
    Info: Elapsed time: 00:05:24
    Info: Total CPU time (on all processors): 00:05:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/Mercury/Mercury.map.smsg.


