==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.18 seconds; current allocated memory: 690.215 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.39 seconds. CPU system time: 1.11 seconds. Elapsed time: 6.63 seconds; current allocated memory: 692.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,918 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_15_1'(top.cpp:15:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:15:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_60_9'(top.cpp:60:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:60:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.71 seconds. CPU system time: 1.1 seconds. Elapsed time: 9.91 seconds; current allocated memory: 701.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 701.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 702.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 702.273 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 716.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 715.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.38 seconds; current allocated memory: 716.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 716.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 718.004 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.91 seconds; current allocated memory: 725.766 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.84 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.07 seconds; current allocated memory: 730.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:27; Allocated memory: 57.043 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:50; Allocated memory: 26.133 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:34; Allocated memory: 2.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.26 seconds; current allocated memory: 806.586 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'A' (top.cpp:11:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:11:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'tmp' (top.cpp:12:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:12:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'C' (top.cpp:13:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:13:38)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 16.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.21 seconds; current allocated memory: 806.574 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.11 seconds. CPU system time: 1.16 seconds. Elapsed time: 6.41 seconds; current allocated memory: 808.227 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,921 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,429 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 660 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 587 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,426 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,058 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,061 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,071 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,069 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,067 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,675 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,044 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,048 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,063 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_7' (top.cpp:54:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_64_8' (top.cpp:64:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_32_4' (top.cpp:32:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_42_5' (top.cpp:42:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_0' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_1' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_10' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_11' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_12' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_13' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_14' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_15' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_16' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_17' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_18' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_19' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_2' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_20' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_21' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_22' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_23' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_24' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_25' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_26' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_27' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_28' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_29' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_3' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_30' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_31' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_32' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_33' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_34' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_35' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_36' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_37' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_38' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_39' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_4' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_40' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_41' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_42' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_43' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_44' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_45' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_46' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_47' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_48' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_49' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_5' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_50' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_51' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_52' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_53' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_54' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_55' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_56' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_57' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_58' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_59' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_6' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_60' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_61' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_62' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_63' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_7' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_8' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_9' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-248] Applying array_partition to 'tmp_0': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_1': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_2': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_3': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_4': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_5': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_6': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_7': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_8': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_9': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_10': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_11': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_12': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_13': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_14': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_15': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_16': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_17': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_18': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_19': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_20': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_21': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_22': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_23': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_24': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_25': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_26': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_27': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_28': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_29': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_30': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_31': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_32': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_33': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_34': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_35': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_36': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_37': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_38': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_39': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_40': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_41': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_42': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_43': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_44': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_45': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_46': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_47': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_48': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_49': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_50': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_51': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_52': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_53': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_54': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_55': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_56': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_57': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_58': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_59': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_60': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_61': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_62': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_63': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_20_1'(top.cpp:20:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:20:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_71_9'(top.cpp:71:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:71:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.99 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.15 seconds; current allocated memory: 821.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 821.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 825.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 827.219 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 848.863 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_1'(top.cpp:20:19) and 'VITIS_LOOP_21_2'(top.cpp:21:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_9'(top.cpp:71:22) and 'VITIS_LOOP_72_10'(top.cpp:72:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (top.cpp:20:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_9' (top.cpp:71:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 905.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 906.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 906.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 907.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 907.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_42_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 912.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 912.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 917.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 917.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_64_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 926.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 926.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 926.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 926.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 926.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 926.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 926.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_32_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_32_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 928.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_42_5' pipeline 'VITIS_LOOP_42_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_42_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 936.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 951.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_64_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_64_8' pipeline 'VITIS_LOOP_64_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_64_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.88 seconds; current allocated memory: 972.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline 'VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.64 seconds; current allocated memory: 989.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 998.750 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1009.699 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.06 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1021.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:39; Allocated memory: 231.066 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:40; Allocated memory: 18.613 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:09:54; Allocated memory: 12.094 MB.
