<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="autoparkinglot.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="addr_finder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clk_25m.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_25m.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="clk_25m.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="clk_25m_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="countertest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digi_clk.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="digi_clk.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="digi_clk.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="digi_clk_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="empty_address_finder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="empty_address_finder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="empty_address_finder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="empty_address_finder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="empty_address_finder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="empty_address_finder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="empty_address_finder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="empty_address_finder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="empty_address_finder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="empty_address_finder_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="empty_address_finder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="empty_address_finder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gate_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="gate_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gate_controller.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="led_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="led_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="led_decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledcontroller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ledcontroller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ledcontroller.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ram.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ram_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ram_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ram_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ram_controller.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_controller.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ram_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ram_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ram_controller.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_controller_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ram_controller_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_controller_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_controller_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_controller_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ram_controller_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_controller_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ram_controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ram_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ramsmtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ramsmtest_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sel_car_cont_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sel_car_cont_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sel_car_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sel_car_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sel_car_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="select_car_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="select_car_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="select_car_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="select_car_controller.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="select_car_controller.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="select_car_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="select_car_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="select_car_controller.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="select_car_controller_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="select_car_controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="select_car_controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="select_car_controller_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="select_car_controller_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="select_car_controller_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_module.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_module.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_module.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_module.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_module.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_module.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_module.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_module.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_module.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_module_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_module_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_module_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_module_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_module_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_module_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_module_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_module_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="u_clk_new.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="u_clk_new_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1464688842" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1464688842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465798040" xil_pn:in_ck="4047443718664264495" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1465807586">
      <status xil_pn:value="ExecutingRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TFT_LCD_Image.vhd"/>
      <outfile xil_pn:name="addr_finder_test.vhd"/>
      <outfile xil_pn:name="addrtolocation.vhd"/>
      <outfile xil_pn:name="btn_clock_divider.vhd"/>
      <outfile xil_pn:name="calculator.vhd"/>
      <outfile xil_pn:name="count_0to5.vhd"/>
      <outfile xil_pn:name="counter_0_to_23.vhd"/>
      <outfile xil_pn:name="countertest.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="digi_clk.vhd"/>
      <outfile xil_pn:name="digi_clk_test.vhd"/>
      <outfile xil_pn:name="empty_address_finder.vhd"/>
      <outfile xil_pn:name="gate_controller.vhd"/>
      <outfile xil_pn:name="keypad_controller.vhd"/>
      <outfile xil_pn:name="lcd_25m_clk.vhd"/>
      <outfile xil_pn:name="led_clock_divider.vhd"/>
      <outfile xil_pn:name="led_decoder.vhd"/>
      <outfile xil_pn:name="ledcontroller.vhd"/>
      <outfile xil_pn:name="locationtoaddr.vhd"/>
      <outfile xil_pn:name="ram_controller.vhd"/>
      <outfile xil_pn:name="ram_controller_test.vhd"/>
      <outfile xil_pn:name="ram_state_machine.vhd"/>
      <outfile xil_pn:name="ram_test.vhd"/>
      <outfile xil_pn:name="ramsmtest.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="seg_clk_divider.vhd"/>
      <outfile xil_pn:name="seg_controller.vhd"/>
      <outfile xil_pn:name="select_car_controller.vhd"/>
      <outfile xil_pn:name="shift_register_6bit.vhd"/>
      <outfile xil_pn:name="top_module.vhd"/>
      <outfile xil_pn:name="x4_clk_divider.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465737789" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1774733717529190248" xil_pn:start_ts="1465737789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465737789" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1831356617458073424" xil_pn:start_ts="1465737789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465798041" xil_pn:in_ck="5283101519822483088" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9038506934242018428" xil_pn:start_ts="1465798040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/car_reg_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/car_reg_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/counter0to23.ngc"/>
      <outfile xil_pn:name="ipcore_dir/counter0to23.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465798041" xil_pn:in_ck="-1838237831878223241" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1465798041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TFT_LCD_Image.vhd"/>
      <outfile xil_pn:name="addr_finder_test.vhd"/>
      <outfile xil_pn:name="addrtolocation.vhd"/>
      <outfile xil_pn:name="btn_clock_divider.vhd"/>
      <outfile xil_pn:name="calculator.vhd"/>
      <outfile xil_pn:name="count_0to5.vhd"/>
      <outfile xil_pn:name="counter_0_to_23.vhd"/>
      <outfile xil_pn:name="countertest.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="digi_clk.vhd"/>
      <outfile xil_pn:name="digi_clk_test.vhd"/>
      <outfile xil_pn:name="empty_address_finder.vhd"/>
      <outfile xil_pn:name="gate_controller.vhd"/>
      <outfile xil_pn:name="ipcore_dir/car_reg_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/counter0to23.vhd"/>
      <outfile xil_pn:name="keypad_controller.vhd"/>
      <outfile xil_pn:name="lcd_25m_clk.vhd"/>
      <outfile xil_pn:name="led_clock_divider.vhd"/>
      <outfile xil_pn:name="led_decoder.vhd"/>
      <outfile xil_pn:name="ledcontroller.vhd"/>
      <outfile xil_pn:name="locationtoaddr.vhd"/>
      <outfile xil_pn:name="ram_controller.vhd"/>
      <outfile xil_pn:name="ram_controller_test.vhd"/>
      <outfile xil_pn:name="ram_state_machine.vhd"/>
      <outfile xil_pn:name="ram_test.vhd"/>
      <outfile xil_pn:name="ramsmtest.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="seg_clk_divider.vhd"/>
      <outfile xil_pn:name="seg_controller.vhd"/>
      <outfile xil_pn:name="select_car_controller.vhd"/>
      <outfile xil_pn:name="shift_register_6bit.vhd"/>
      <outfile xil_pn:name="top_module.vhd"/>
      <outfile xil_pn:name="x4_clk_divider.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465798049" xil_pn:in_ck="-5376667657090960633" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4371678111994841811" xil_pn:start_ts="1465798041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ram_controller_test_beh.prj"/>
      <outfile xil_pn:name="ram_controller_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1465798050" xil_pn:in_ck="8853754031634930276" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6452907291836396794" xil_pn:start_ts="1465798049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1465645087" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1465645087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465726441" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6926152053924420994" xil_pn:start_ts="1465726441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465800508" xil_pn:in_ck="5283101519822483088" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9038506934242018428" xil_pn:start_ts="1465800508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/car_reg_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/car_reg_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/counter0to23.ngc"/>
      <outfile xil_pn:name="ipcore_dir/counter0to23.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465726442" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7689464125452635194" xil_pn:start_ts="1465726442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465726442" xil_pn:in_ck="3332321094181270511" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7127834657212944795" xil_pn:start_ts="1465726442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465726442" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1632778174367617350" xil_pn:start_ts="1465726442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465807565" xil_pn:in_ck="8691893880017869518" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="4431913510482094118" xil_pn:start_ts="1465807555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ram_controller.lso"/>
      <outfile xil_pn:name="ram_controller.ngc"/>
      <outfile xil_pn:name="ram_controller.ngr"/>
      <outfile xil_pn:name="ram_controller.prj"/>
      <outfile xil_pn:name="ram_controller.stx"/>
      <outfile xil_pn:name="ram_controller.syr"/>
      <outfile xil_pn:name="ram_controller.xst"/>
      <outfile xil_pn:name="ram_controller_beh.prj"/>
      <outfile xil_pn:name="ram_controller_test_beh.prj"/>
      <outfile xil_pn:name="ram_controller_vhdl.prj"/>
      <outfile xil_pn:name="ram_controller_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1465708815" xil_pn:in_ck="8587344472795584292" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5168643746791539632" xil_pn:start_ts="1465708815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
