Analysis & Synthesis report for lab07
Sat Jun 21 20:41:50 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated
 13. Source assignments for rom2:inst9|altsyncram:altsyncram_component|altsyncram_p5s3:auto_generated
 14. Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: rom2:inst9|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_3"
 18. Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_2"
 19. Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_1"
 20. Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_0"
 21. Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 21 20:41:50 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab07                                       ;
; Top-level Entity Name              ; lab07toptemp                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 84                                          ;
;     Total combinational functions  ; 83                                          ;
;     Dedicated logic registers      ; 26                                          ;
; Total registers                    ; 26                                          ;
; Total pins                         ; 57                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab07toptemp       ; lab07              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; divisor.vhd                      ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/divisor.vhd                                               ;         ;
; MULTIPLEX18.vhd                  ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/MULTIPLEX18.vhd                                           ;         ;
; CONTADOR1FF.vhd                  ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/CONTADOR1FF.vhd                                           ;         ;
; LOGICACONTADORF.vhd              ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/LOGICACONTADORF.vhd                                       ;         ;
; CONTADORF.vhd                    ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/CONTADORF.vhd                                             ;         ;
; CONTADOR9.vhd                    ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/CONTADOR9.vhd                                             ;         ;
; CONTROLADOR.vhd                  ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/CONTROLADOR.vhd                                           ;         ;
; PISO8BITS.vhd                    ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/PISO8BITS.vhd                                             ;         ;
; LOGICADETECTOR.vhd               ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/LOGICADETECTOR.vhd                                        ;         ;
; DETECTOR.vhd                     ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/DETECTOR.vhd                                              ;         ;
; CONTADOR.vhd                     ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/CONTADOR.vhd                                              ;         ;
; FFJK.vhd                         ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/FFJK.vhd                                                  ;         ;
; FFD.vhd                          ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/FFD.vhd                                                   ;         ;
; LED7SEG.vhd                      ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/LED7SEG.vhd                                               ;         ;
; lab07toptemp.bdf                 ; yes             ; User Block Diagram/Schematic File      ; C:/PROJETOS2/LAB07/lab07toptemp.bdf                                          ;         ;
; rom.vhd                          ; yes             ; User Wizard-Generated File             ; C:/PROJETOS2/LAB07/rom.vhd                                                   ;         ;
; rom2.vhd                         ; yes             ; User Wizard-Generated File             ; C:/PROJETOS2/LAB07/rom2.vhd                                                  ;         ;
; DIVISOR_VETOR02.vhd              ; yes             ; User VHDL File                         ; C:/PROJETOS2/LAB07/DIVISOR_VETOR02.vhd                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1sp3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/PROJETOS2/LAB07/db/altsyncram_1sp3.tdf                                    ;         ;
; rom_256_8.hex                    ; yes             ; Auto-Found Memory Initialization File  ; C:/PROJETOS2/LAB07/rom_256_8.hex                                             ;         ;
; db/altsyncram_p5s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/PROJETOS2/LAB07/db/altsyncram_p5s3.tdf                                    ;         ;
; rom_decrescente.hex              ; yes             ; Auto-Found Memory Initialization File  ; C:/PROJETOS2/LAB07/rom_decrescente.hex                                       ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                ;
+---------------------------------------------+--------------------------------------------------------------+
; Resource                                    ; Usage                                                        ;
+---------------------------------------------+--------------------------------------------------------------+
; Estimated Total logic elements              ; 84                                                           ;
;                                             ;                                                              ;
; Total combinational functions               ; 83                                                           ;
; Logic element usage by number of LUT inputs ;                                                              ;
;     -- 4 input functions                    ; 51                                                           ;
;     -- 3 input functions                    ; 27                                                           ;
;     -- <=2 input functions                  ; 5                                                            ;
;                                             ;                                                              ;
; Logic elements by mode                      ;                                                              ;
;     -- normal mode                          ; 83                                                           ;
;     -- arithmetic mode                      ; 0                                                            ;
;                                             ;                                                              ;
; Total registers                             ; 26                                                           ;
;     -- Dedicated logic registers            ; 26                                                           ;
;     -- I/O registers                        ; 0                                                            ;
;                                             ;                                                              ;
; I/O pins                                    ; 57                                                           ;
; Total memory bits                           ; 4096                                                         ;
;                                             ;                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                            ;
;                                             ;                                                              ;
; Maximum fan-out node                        ; CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0|FFD:inst_FFD0|Q ;
; Maximum fan-out                             ; 27                                                           ;
; Total fan-out                               ; 628                                                          ;
; Average fan-out                             ; 2.63                                                         ;
+---------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                              ; Entity Name      ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+------------------+--------------+
; |lab07toptemp                                       ; 83 (1)              ; 26 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 57   ; 0            ; 0          ; |lab07toptemp                                                                                    ; lab07toptemp     ; work         ;
;    |CONTADOR1FF:inst2|                              ; 12 (1)              ; 9 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2                                                                  ; CONTADOR1FF      ; work         ;
;       |CONTADORF:inst_contadorf_0|                  ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0                                       ; CONTADORF        ; work         ;
;          |FFD:inst_FFD0|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0|FFD:inst_FFD0                         ; FFD              ; work         ;
;          |FFD:inst_FFD1|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0|FFD:inst_FFD1                         ; FFD              ; work         ;
;          |FFD:inst_FFD2|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0|FFD:inst_FFD2                         ; FFD              ; work         ;
;          |FFD:inst_FFD3|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0|FFD:inst_FFD3                         ; FFD              ; work         ;
;          |LOGICACONTADORF:inst_LOGICACONTADORF|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0|LOGICACONTADORF:inst_LOGICACONTADORF  ; LOGICACONTADORF  ; work         ;
;       |CONTADORF:inst_contadorf_1|                  ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_1                                       ; CONTADORF        ; work         ;
;          |FFD:inst_FFD0|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_1|FFD:inst_FFD0                         ; FFD              ; work         ;
;          |FFD:inst_FFD1|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_1|FFD:inst_FFD1                         ; FFD              ; work         ;
;          |FFD:inst_FFD2|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_1|FFD:inst_FFD2                         ; FFD              ; work         ;
;          |FFD:inst_FFD3|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_1|FFD:inst_FFD3                         ; FFD              ; work         ;
;          |LOGICACONTADORF:inst_LOGICACONTADORF|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTADOR1FF:inst2|CONTADORF:inst_contadorf_1|LOGICACONTADORF:inst_LOGICACONTADORF  ; LOGICACONTADORF  ; work         ;
;    |CONTROLADOR:inst|                               ; 11 (6)              ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTROLADOR:inst                                                                   ; CONTROLADOR      ; work         ;
;       |CONTADOR9:inst_CONTADOR9|                    ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9                                          ; CONTADOR9        ; work         ;
;          |FFJK:U_FF_JK_0|                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_0                           ; FFJK             ; work         ;
;          |FFJK:U_FF_JK_1|                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_1                           ; FFJK             ; work         ;
;          |FFJK:U_FF_JK_2|                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_2                           ; FFJK             ; work         ;
;          |FFJK:U_FF_JK_3|                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_3                           ; FFJK             ; work         ;
;          |LOGICA_JK_CONT09:U_LOGICA_PROX_ESTADO_09| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|LOGICA_JK_CONT09:U_LOGICA_PROX_ESTADO_09 ; LOGICA_JK_CONT09 ; work         ;
;    |DETECTOR:inst7|                                 ; 9 (8)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|DETECTOR:inst7                                                                     ; DETECTOR         ; work         ;
;       |FFD:FFD_inst0|                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|DETECTOR:inst7|FFD:FFD_inst0                                                       ; FFD              ; work         ;
;       |FFD:FFD_inst1|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|DETECTOR:inst7|FFD:FFD_inst1                                                       ; FFD              ; work         ;
;       |FFD:FFD_inst2|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|DETECTOR:inst7|FFD:FFD_inst2                                                       ; FFD              ; work         ;
;    |LED7SEG_VHDL:2|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|LED7SEG_VHDL:2                                                                     ; LED7SEG_VHDL     ; work         ;
;    |LED7SEG_VHDL:4|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|LED7SEG_VHDL:4                                                                     ; LED7SEG_VHDL     ; work         ;
;    |LED7SEG_VHDL:LED1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|LED7SEG_VHDL:LED1                                                                  ; LED7SEG_VHDL     ; work         ;
;    |LED7SEG_VHDL:LED5|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|LED7SEG_VHDL:LED5                                                                  ; LED7SEG_VHDL     ; work         ;
;    |LED7SEG_VHDL:LED6|                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|LED7SEG_VHDL:LED6                                                                  ; LED7SEG_VHDL     ; work         ;
;    |LED7SEG_VHDL:LED7|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|LED7SEG_VHDL:LED7                                                                  ; LED7SEG_VHDL     ; work         ;
;    |MULTIPLEX8:inst19|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|MULTIPLEX8:inst19                                                                  ; MULTIPLEX8       ; work         ;
;    |PISO8BITS:piso|                                 ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|PISO8BITS:piso                                                                     ; PISO8BITS        ; work         ;
;    |rom2:inst9|                                     ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|rom2:inst9                                                                         ; rom2             ; work         ;
;       |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|rom2:inst9|altsyncram:altsyncram_component                                         ; altsyncram       ; work         ;
;          |altsyncram_p5s3:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|rom2:inst9|altsyncram:altsyncram_component|altsyncram_p5s3:auto_generated          ; altsyncram_p5s3  ; work         ;
;    |rom:rom|                                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|rom:rom                                                                            ; rom              ; work         ;
;       |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|rom:rom|altsyncram:altsyncram_component                                            ; altsyncram       ; work         ;
;          |altsyncram_1sp3:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab07toptemp|rom:rom|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated             ; altsyncram_1sp3  ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; rom2:inst9|altsyncram:altsyncram_component|altsyncram_p5s3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; rom_decrescente.hex ;
; rom:rom|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ROM_256_8.hex       ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |lab07toptemp|rom2:inst9 ; rom2.vhd        ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |lab07toptemp|rom:rom    ; rom.vhd         ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab07toptemp|DETECTOR:inst7|FFD:FFD_inst0|Q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for rom2:inst9|altsyncram:altsyncram_component|altsyncram_p5s3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Signed Integer           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ROM_256_8.hex        ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_1sp3      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom2:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; rom_decrescente.hex  ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_p5s3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; rom:rom|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; rom2:inst9|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_3"                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; qn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_2"                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; qn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_1"                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; qn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_0"                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; qn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clear     ; Input  ; Info     ; Stuck at GND                                                                        ;
; preset    ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 26                          ;
;     ENA               ; 4                           ;
;     ENA SLD           ; 7                           ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 85                          ;
;     normal            ; 85                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 51                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jun 21 20:41:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab07 -c lab07
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file multiplex81.vhd
    Info (12022): Found design unit 1: MULTIPLEX81-behavioral File: C:/PROJETOS2/LAB07/MULTIPLEX81.vhd Line: 13
    Info (12023): Found entity 1: MULTIPLEX81 File: C:/PROJETOS2/LAB07/MULTIPLEX81.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file timing_reference.vhd
    Info (12022): Found design unit 1: Timing_Reference-freq_div File: C:/PROJETOS2/LAB07/Timing_Reference.vhd Line: 11
    Info (12023): Found entity 1: Timing_Reference File: C:/PROJETOS2/LAB07/Timing_Reference.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divisor.vhd
    Info (12022): Found design unit 1: DIVISOR_VETOR-Behavioral File: C:/PROJETOS2/LAB07/divisor.vhd Line: 13
    Info (12023): Found entity 1: DIVISOR_VETOR File: C:/PROJETOS2/LAB07/divisor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multiplex18.vhd
    Info (12022): Found design unit 1: MULTIPLEX8-behavioral File: C:/PROJETOS2/LAB07/MULTIPLEX18.vhd Line: 12
    Info (12023): Found entity 1: MULTIPLEX8 File: C:/PROJETOS2/LAB07/MULTIPLEX18.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplex24.vhd
    Info (12022): Found design unit 1: multiplex24-behavioral File: C:/PROJETOS2/LAB07/multiplex24.vhd Line: 13
    Info (12023): Found entity 1: multiplex24 File: C:/PROJETOS2/LAB07/multiplex24.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador1ff.vhd
    Info (12022): Found design unit 1: CONTADOR1FF-behavorial File: C:/PROJETOS2/LAB07/CONTADOR1FF.vhd Line: 14
    Info (12023): Found entity 1: CONTADOR1FF File: C:/PROJETOS2/LAB07/CONTADOR1FF.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicacontadorf.vhd
    Info (12022): Found design unit 1: LOGICACONTADORF-behavorial File: C:/PROJETOS2/LAB07/LOGICACONTADORF.vhd Line: 14
    Info (12023): Found entity 1: LOGICACONTADORF File: C:/PROJETOS2/LAB07/LOGICACONTADORF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file contadorf.vhd
    Info (12022): Found design unit 1: CONTADORF-behavorial File: C:/PROJETOS2/LAB07/CONTADORF.vhd Line: 14
    Info (12023): Found entity 1: CONTADORF File: C:/PROJETOS2/LAB07/CONTADORF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file contador9.vhd
    Info (12022): Found design unit 1: CONTADOR9-Behavioral File: C:/PROJETOS2/LAB07/CONTADOR9.vhd Line: 15
    Info (12023): Found entity 1: CONTADOR9 File: C:/PROJETOS2/LAB07/CONTADOR9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlador.vhd
    Info (12022): Found design unit 1: CONTROLADOR-Behavioral File: C:/PROJETOS2/LAB07/CONTROLADOR.vhd Line: 19
    Info (12023): Found entity 1: CONTROLADOR File: C:/PROJETOS2/LAB07/CONTROLADOR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file piso8bits.vhd
    Info (12022): Found design unit 1: PISO8BITS-behavorial File: C:/PROJETOS2/LAB07/PISO8BITS.vhd Line: 14
    Info (12023): Found entity 1: PISO8BITS File: C:/PROJETOS2/LAB07/PISO8BITS.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicadetector.vhd
    Info (12022): Found design unit 1: LOGICADETECTOR-gate_level File: C:/PROJETOS2/LAB07/LOGICADETECTOR.vhd Line: 13
    Info (12023): Found entity 1: LOGICADETECTOR File: C:/PROJETOS2/LAB07/LOGICADETECTOR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file detector.vhd
    Info (12022): Found design unit 1: DETECTOR-behavorial File: C:/PROJETOS2/LAB07/DETECTOR.vhd Line: 15
    Info (12023): Found entity 1: DETECTOR File: C:/PROJETOS2/LAB07/DETECTOR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: LOGICA_JK_CONT09-Behavioral File: C:/PROJETOS2/LAB07/CONTADOR.vhd Line: 13
    Info (12023): Found entity 1: LOGICA_JK_CONT09 File: C:/PROJETOS2/LAB07/CONTADOR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ffjk.vhd
    Info (12022): Found design unit 1: FFJK-behavioral File: C:/PROJETOS2/LAB07/FFJK.vhd Line: 16
    Info (12023): Found entity 1: FFJK File: C:/PROJETOS2/LAB07/FFJK.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-behavorial File: C:/PROJETOS2/LAB07/FFD.vhd Line: 12
    Info (12023): Found entity 1: FFD File: C:/PROJETOS2/LAB07/FFD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file led7seg.vhd
    Info (12022): Found design unit 1: LED7SEG_VHDL-GATE_LEVEL File: C:/PROJETOS2/LAB07/LED7SEG.vhd Line: 11
    Info (12023): Found entity 1: LED7SEG_VHDL File: C:/PROJETOS2/LAB07/LED7SEG.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file lab07toptemp.bdf
    Info (12023): Found entity 1: lab07toptemp
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/PROJETOS2/LAB07/rom.vhd Line: 53
    Info (12023): Found entity 1: rom File: C:/PROJETOS2/LAB07/rom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rom2.vhd
    Info (12022): Found design unit 1: rom2-SYN File: C:/PROJETOS2/LAB07/rom2.vhd Line: 52
    Info (12023): Found entity 1: rom2 File: C:/PROJETOS2/LAB07/rom2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file msb.vhd
    Info (12022): Found design unit 1: MSB-Behavioral File: C:/PROJETOS2/LAB07/MSB.vhd Line: 11
    Info (12023): Found entity 1: MSB File: C:/PROJETOS2/LAB07/MSB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divisor_vetor02.vhd
    Info (12022): Found design unit 1: DIVISOR_VETOR02-Behavioral File: C:/PROJETOS2/LAB07/DIVISOR_VETOR02.vhd Line: 12
    Info (12023): Found entity 1: DIVISOR_VETOR02 File: C:/PROJETOS2/LAB07/DIVISOR_VETOR02.vhd Line: 5
Info (12127): Elaborating entity "lab07toptemp" for the top level hierarchy
Warning (275011): Block or symbol "LED7SEG_VHDL" of instance "LED1" overlaps another block or symbol
Info (12128): Elaborating entity "CONTROLADOR" for hierarchy "CONTROLADOR:inst"
Info (12128): Elaborating entity "CONTADOR9" for hierarchy "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9" File: C:/PROJETOS2/LAB07/CONTROLADOR.vhd Line: 39
Info (12128): Elaborating entity "LOGICA_JK_CONT09" for hierarchy "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|LOGICA_JK_CONT09:U_LOGICA_PROX_ESTADO_09" File: C:/PROJETOS2/LAB07/CONTADOR9.vhd Line: 48
Info (12128): Elaborating entity "FFJK" for hierarchy "CONTROLADOR:inst|CONTADOR9:inst_CONTADOR9|FFJK:U_FF_JK_0" File: C:/PROJETOS2/LAB07/CONTADOR9.vhd Line: 59
Info (12128): Elaborating entity "DETECTOR" for hierarchy "DETECTOR:inst7"
Info (12128): Elaborating entity "LOGICADETECTOR" for hierarchy "DETECTOR:inst7|LOGICADETECTOR:LOGICADETECTOR_inst" File: C:/PROJETOS2/LAB07/DETECTOR.vhd Line: 40
Info (12128): Elaborating entity "FFD" for hierarchy "DETECTOR:inst7|FFD:FFD_inst0" File: C:/PROJETOS2/LAB07/DETECTOR.vhd Line: 61
Info (12128): Elaborating entity "PISO8BITS" for hierarchy "PISO8BITS:piso"
Info (12128): Elaborating entity "MULTIPLEX8" for hierarchy "MULTIPLEX8:inst19"
Info (12128): Elaborating entity "CONTADOR1FF" for hierarchy "CONTADOR1FF:inst2"
Info (12128): Elaborating entity "CONTADORF" for hierarchy "CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0" File: C:/PROJETOS2/LAB07/CONTADOR1FF.vhd Line: 35
Info (12128): Elaborating entity "LOGICACONTADORF" for hierarchy "CONTADOR1FF:inst2|CONTADORF:inst_contadorf_0|LOGICACONTADORF:inst_LOGICACONTADORF" File: C:/PROJETOS2/LAB07/CONTADORF.vhd Line: 39
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom|altsyncram:altsyncram_component" File: C:/PROJETOS2/LAB07/rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "rom:rom|altsyncram:altsyncram_component" File: C:/PROJETOS2/LAB07/rom.vhd Line: 60
Info (12133): Instantiated megafunction "rom:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/PROJETOS2/LAB07/rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM_256_8.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sp3.tdf
    Info (12023): Found entity 1: altsyncram_1sp3 File: C:/PROJETOS2/LAB07/db/altsyncram_1sp3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1sp3" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_1sp3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom2" for hierarchy "rom2:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom2:inst9|altsyncram:altsyncram_component" File: C:/PROJETOS2/LAB07/rom2.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "rom2:inst9|altsyncram:altsyncram_component" File: C:/PROJETOS2/LAB07/rom2.vhd Line: 59
Info (12133): Instantiated megafunction "rom2:inst9|altsyncram:altsyncram_component" with the following parameter: File: C:/PROJETOS2/LAB07/rom2.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rom_decrescente.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p5s3.tdf
    Info (12023): Found entity 1: altsyncram_p5s3 File: C:/PROJETOS2/LAB07/db/altsyncram_p5s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p5s3" for hierarchy "rom2:inst9|altsyncram:altsyncram_component|altsyncram_p5s3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LED7SEG_VHDL" for hierarchy "LED7SEG_VHDL:LED1"
Info (12128): Elaborating entity "DIVISOR_VETOR" for hierarchy "DIVISOR_VETOR:DIV1"
Info (12128): Elaborating entity "DIVISOR_VETOR02" for hierarchy "DIVISOR_VETOR02:inst3"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CONTROLADOR:inst|Mux1 File: C:/PROJETOS2/LAB07/CONTROLADOR.vhd Line: 82
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 164 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 91 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Sat Jun 21 20:41:50 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:18


