 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:00:47 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.44
  Critical Path Slack:          -0.26
  Critical Path Clk Period:      1.26
  Total Negative Slack:        -13.71
  No. of Violating Paths:       61.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1580
  Buf/Inv Cell Count:             214
  Buf Cell Count:                  20
  Inv Cell Count:                 194
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1385
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3109.197709
  Noncombinational Area:  1293.847145
  Buf/Inv Area:            317.171715
  Total Buffer Area:            56.93
  Total Inverter Area:         260.24
  Macro/Black Box Area:      0.000000
  Net Area:               1057.224476
  -----------------------------------
  Cell Area:              4403.044853
  Design Area:            5460.269330


  Design Rules
  -----------------------------------
  Total Number of Nets:          1762
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.29
  Logic Optimization:                  3.58
  Mapping Optimization:               45.73
  -----------------------------------------
  Overall Compile Time:               89.51
  Overall Compile Wall Clock Time:    92.96

  --------------------------------------------------------------------

  Design  WNS: 0.26  TNS: 13.71  Number of Violating Paths: 61


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
