
---------- Begin Simulation Statistics ----------
simSeconds                                   2.021890                       # Number of seconds simulated (Second)
simTicks                                 2021890104817                       # Number of ticks simulated (Tick)
finalTick                                2021890104817                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1632.12                       # Real time elapsed on the host (Second)
hostTickRate                               1238812710                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8680704                       # Number of bytes of host memory used (Byte)
simInsts                                    262050928                       # Number of instructions simulated (Count)
simOps                                      434211961                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   160559                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     266042                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        151645550                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.578687                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.728049                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       548714064                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3685                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      510877374                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 926771                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            114505767                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         209598370                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 302                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           151290890                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.376789                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.774624                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  46109588     30.48%     30.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5870197      3.88%     34.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   9669993      6.39%     40.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10555159      6.98%     47.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  19238212     12.72%     60.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  16938039     11.20%     71.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  18298910     12.10%     83.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  14321125      9.47%     93.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  10289667      6.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             151290890                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 7216910     97.07%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  46810      0.63%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    216      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   31      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  63389      0.85%     98.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                106363      1.43%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               562      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              411      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     10545796      2.06%      2.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     399885002     78.27%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       327387      0.06%     80.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43455      0.01%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       289363      0.06%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1356      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7359      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       671353      0.13%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       109492      0.02%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       154932      0.03%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3911      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        46702      0.01%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        93404      0.02%     80.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        46702      0.01%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     60620414     11.87%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     37522397      7.34%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       445665      0.09%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        62678      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      510877374                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.368891                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             7434707                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014553                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1177483892                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               660199773                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       502066634                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   3923223                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3026600                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1792327                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   505780930                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1985355                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   5080312                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           80748                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          354660                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       70172604                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      43884276                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     32463531                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     19099022                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2245      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2167185      2.86%      2.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1939420      2.56%      5.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1323      0.00%      5.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     65169491     86.12%     91.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      5678304      7.50%     99.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       711620      0.94%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       75669588                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1932      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       565179      2.85%      2.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       338014      1.71%      4.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          718      0.00%      4.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     17546654     88.51%     93.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1272795      6.42%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        99090      0.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      19824382                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          500      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           21      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       140917      7.12%      7.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          242      0.01%      7.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1789565     90.39%     97.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        47323      2.39%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1153      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1979721                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          313      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1602005      2.87%      2.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1601405      2.87%      5.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          605      0.00%      5.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     47622837     85.28%     91.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      4405509      7.89%     98.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       612530      1.10%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     55845204                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          313      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            9      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        93792      5.11%      5.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          217      0.01%      5.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1693945     92.24%     97.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        47063      2.56%     99.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1097      0.06%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1836436                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     26768794     35.38%     35.38% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     46074146     60.89%     96.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2167183      2.86%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       659465      0.87%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     75669588                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       756042     38.23%     38.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1221277     61.76%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           21      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          137      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1977477                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          65171736                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     38741464                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1979721                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         282000                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       757768                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1221953                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             75669588                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               755852                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                68586346                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.906392                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          282868                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          712943                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             659465                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            53478                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2245      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2167185      2.86%      2.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1939420      2.56%      5.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1323      0.00%      5.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     65169491     86.12%     91.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      5678304      7.50%     99.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       711620      0.94%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     75669588                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          432      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2167185     30.60%     30.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       141412      2.00%     32.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1323      0.02%     32.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4013626     56.66%     89.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        47644      0.67%     89.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       711620     10.05%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       7083242                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       140917     18.64%     18.64% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     18.64% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       567612     75.10%     93.74% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        47323      6.26%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       755852                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       140917     18.64%     18.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     18.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       567612     75.10%     93.74% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        47323      6.26%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       755852                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       712943                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       659465                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        53478                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1395                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       714338                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2505922                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2505917                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             903911                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1602005                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1601996                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 9                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       109823639                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            3383                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1791517                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    136316898                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.185313                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.786137                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        37083347     27.20%     27.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6393211      4.69%     31.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         9368714      6.87%     38.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        40639008     29.81%     68.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7444857      5.46%     74.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         3951081      2.90%     76.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         4883751      3.58%     80.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4096473      3.01%     83.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        22456456     16.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    136316898                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1756                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1602010                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      8564144      1.97%      1.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    334538242     77.04%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       140572      0.03%     79.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39630      0.01%     79.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       147300      0.03%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1312      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6606      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       480227      0.11%     79.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     79.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       107092      0.02%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       153618      0.04%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1828      0.00%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        46702      0.01%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        93404      0.02%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        46702      0.01%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     55383016     12.75%     92.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     34102110      7.85%     99.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       297815      0.07%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        61635      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    434211961                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      22456456                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            262050928                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              434211961                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      262050928                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        434211961                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.578687                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.728049                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           89844576                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1448148                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         424606238                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         55680831                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        34163745                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      8564144      1.97%      1.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    334538242     77.04%     79.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       140572      0.03%     79.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39630      0.01%     79.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       147300      0.03%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1312      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6606      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       480227      0.11%     79.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     79.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       107092      0.02%     79.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       153618      0.04%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1828      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        46702      0.01%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        93404      0.02%     79.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        46702      0.01%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     55383016     12.75%     92.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     34102110      7.85%     99.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       297815      0.07%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        61635      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    434211961                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     55845204                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     53629751                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2215140                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     47622837                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      8222054                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1602010                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1602005                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 39649918                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              15730403                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  87670374                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6351752                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1888443                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             44907388                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                188448                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              576112177                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1362823                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           505797061                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         60113225                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        60729658                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       36836026                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.335390                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      261942025                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     203763488                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2207197                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1581236                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     534184658                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    345177335                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          97565684                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    224629068                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          738                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           48900794                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     114195452                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4153660                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2285                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  62813444                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                283776                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          151290890                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.929459                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.220822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 45902000     30.34%     30.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3209053      2.12%     32.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  8623515      5.70%     38.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 16458465     10.88%     49.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  9583666      6.33%     55.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1581862      1.05%     56.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 21366352     14.12%     70.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  6310031      4.17%     74.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 38255946     25.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            151290890                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             362802761                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.392439                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           75669588                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.498990                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     35016085                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1888443                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   13105623                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    46053                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              548717749                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  905                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 70172604                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                43884276                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1727                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2220                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    39860                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2877                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1222787                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       757892                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1980679                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                505228275                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               503858961                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 361632175                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 574979215                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.322610                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.628948                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          88496760                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             88496760                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         88496760                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            88496760                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           90690                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              90690                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          90690                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             90690                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  20498740852                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   20498740852                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  20498740852                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  20498740852                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      88587450                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         88587450                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     88587450                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        88587450                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.001024                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.001024                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.001024                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.001024                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 226030.883802                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 226030.883802                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 226030.883802                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 226030.883802                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs            121                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             33                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           15433                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                15433                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         45461                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            45461                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        45461                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           45461                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        45229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          45229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        45229                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         45229                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   9852660344                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   9852660344                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   9852660344                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   9852660344                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.000511                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.000511                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.000511                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.000511                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 217839.446904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 217839.446904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 217839.446904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 217839.446904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     45232                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          808                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          808                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           70                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           70                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     14879628                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     14879628                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          878                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          878                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.079727                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.079727                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 212566.114286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 212566.114286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           70                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           70                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     93690991                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     93690991                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.079727                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.079727                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1338442.728571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1338442.728571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          878                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          878                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          878                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          878                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        54300969                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           54300969                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         76900                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            76900                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  17321846943                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  17321846943                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     54377869                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       54377869                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.001414                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.001414                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 225251.585735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 225251.585735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        45439                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          45439                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        31461                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        31461                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   6863855066                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   6863855066                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.000579                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.000579                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 218170.276406                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 218170.276406                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       34195791                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          34195791                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        13790                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           13790                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   3176893909                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   3176893909                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     34209581                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      34209581                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.000403                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.000403                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 230376.643147                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 230376.643147                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           22                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            22                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        13768                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        13768                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   2988805278                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   2988805278                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.000402                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.000402                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 217083.474579                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 217083.474579                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999715                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  808941                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 45232                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 17.884263                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::4              64                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses            1417472592                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses           1417472592                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          60372624                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             60372624                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         60372624                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            60372624                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         2440820                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            2440820                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        2440820                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           2440820                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 518423425757                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  518423425757                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 518423425757                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 518423425757                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      62813444                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         62813444                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     62813444                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        62813444                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.038858                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.038858                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.038858                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.038858                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 212397.237714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 212397.237714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 212397.237714                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 212397.237714                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         47822                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            47822                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        47822                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           47822                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      2392998                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        2392998                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      2392998                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       2392998                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 483906742029                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 483906742029                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 483906742029                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 483906742029                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.038097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.038097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.038097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.038097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 202217.779551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 202217.779551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 202217.779551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 202217.779551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   2392930                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        60372624                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           60372624                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       2440820                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          2440820                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 518423425757                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 518423425757                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     62813444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       62813444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.038858                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.038858                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 212397.237714                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 212397.237714                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        47822                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          47822                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      2392998                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      2392998                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 483906742029                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 483906742029                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.038097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.038097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 202217.779551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 202217.779551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.999252                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                51180140                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               2392933                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 21.388037                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.999252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              24                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              24                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses            1007408101                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses           1007408101                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     6349489                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                14491770                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  376                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2877                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                9720530                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  105                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     21                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           55680831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.203377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.688160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               55618183     99.89%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                43835      0.08%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                17448      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1206      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  143      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               58                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             55680831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                60729912                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                36882923                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3227                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      7267                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                62813703                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       689                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1888443                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 41930652                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13206619                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          11238                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  91095715                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3158223                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              567151498                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 19658                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1032673                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  25571                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1054191                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              25                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          1023444306                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1965281039                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                620252070                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2971127                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             780034500                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                243409773                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     817                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 805                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  16032247                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        656671039                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1103045901                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                262050928                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  434211961                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 93508                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     14072.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   2392995.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     43029.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003158953108                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           806                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           806                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5406239                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               13272                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2438291                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       15433                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2438291                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     15433                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2267                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1361                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2438291                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 15433                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2429717                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     5747                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      488                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       52                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     547                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     601                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     809                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     808                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          806                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       67.277916                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.065549                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     135.104385                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             607     75.31%     75.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            85     10.55%     85.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           44      5.46%     91.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           23      2.85%     94.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           15      1.86%     96.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           11      1.36%     97.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            7      0.87%     98.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            6      0.74%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575            1      0.12%     99.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639            2      0.25%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703            1      0.12%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767            1      0.12%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1215            1      0.12%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1599            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1984-2047            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            806                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          806                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.426799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.403617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.885481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               211     26.18%     26.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                46      5.71%     31.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               543     67.37%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 6      0.74%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            806                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   145088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                156050624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                987712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               77180566.65306449                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               488509.24075787                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2021889931488                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      824008.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    153151680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       898944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 75746787.441675350070                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1362020.613009157591                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 444605.766583620978                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      2392995                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        45296                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        15433                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  81920553029                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1435052490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 527259807256                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34233.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31681.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  34164440.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    153151680                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2898944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       156050624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    153151680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    153151680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       987712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       987712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       2392995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         45296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2438291                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        15433                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           15433                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        75746787                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1433779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           77180567                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     75746787                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       75746787                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       488509                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            488509                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       488509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       75746787                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1433779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          77669076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2436024                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                14046                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        610442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          4387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         95559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         96983                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        191901                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        611275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        188455                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        470086                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2951                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3692                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       144556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           892                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1002                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           790                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           888                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           738                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          839                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          743                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          602                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          967                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              37680155519                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            12180120000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         83355605519                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15467.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34217.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1292525                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               12565                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1144975                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   136.949687                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   114.027682                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    95.598094                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       502972     43.93%     43.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       543444     47.46%     91.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        49305      4.31%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        47113      4.11%     99.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          354      0.03%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          258      0.02%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          291      0.03%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          190      0.02%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1048      0.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1144975                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          155905536                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          898944                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                77.108808                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.444606                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                53.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       6169395540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       3279096315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     12866751240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       39468420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 159606027360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 620026019790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 254278625760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1056265384425                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    522.414834                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 655278348000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  67515240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1299096516817                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2005761660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1066083810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4526460120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       33851700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 159606027360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 269316491610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 549612965280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   986167641540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    487.745422                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1426029903589                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  67515240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 528344961228                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2424451                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         15433                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2422729                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              13842                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             13842                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2424452                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       135827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       135827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      7178922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      7178922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7314749                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      3886656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      3886656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port    153151616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total    153151616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                157038272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                3                       # Total snoops (Count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2438297                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000037                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.006041                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2438208    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       89      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2438297                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2021890104817                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         65840900603                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3069777382                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       162646623185                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4876459                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2438163                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           88                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000036                       # Number of seconds simulated (Second)
simTicks                                     35559111                       # Number of ticks simulated (Tick)
finalTick                                2021925663928                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.03                       # Real time elapsed on the host (Second)
hostTickRate                               1112821900                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8681728                       # Number of bytes of host memory used (Byte)
simInsts                                    262055540                       # Number of instructions simulated (Count)
simOps                                      434219501                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               7881843720                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                13057269614                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                             2667                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.578274                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.729284                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                            9843                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                           9085                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     15                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 2309                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4290                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples                2666                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.407727                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.752437                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                       812     30.46%     30.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                        84      3.15%     33.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                       143      5.36%     38.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       198      7.43%     46.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       357     13.39%     59.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       342     12.83%     72.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       292     10.95%     83.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       273     10.24%     93.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       165      6.19%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                  2666                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     155     98.73%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.64%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          209      2.30%      2.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu          7240     79.69%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            2      0.02%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            8      0.09%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            2      0.02%     82.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            2      0.02%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         1008     11.10%     93.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite          612      6.74%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            2      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total           9085                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.406449                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 157                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.017281                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    20980                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   12139                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses            8924                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        29                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       14                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               14                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                        9018                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           15                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       112                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                               1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                               1                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads           1194                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores           745                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          603                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          408                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return            27      1.89%      1.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect           28      1.96%      3.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      3.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         1227     85.92%     89.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          125      8.75%     98.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           21      1.47%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total           1428                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            7      1.69%      1.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            8      1.94%      3.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      3.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          356     86.20%     89.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond           32      7.75%     97.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           10      2.42%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total           413                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            3      7.50%      7.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      7.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond           35     87.50%     95.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            1      2.50%     97.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     97.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      2.50%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total           40                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return           20      1.97%      1.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect           20      1.97%      3.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      3.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond          871     85.81%     89.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond           93      9.16%     98.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           11      1.08%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         1015                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            3      7.69%      7.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      7.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond           34     87.18%     94.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            1      2.56%     97.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      2.56%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total           39                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget          546     38.24%     38.24% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB          845     59.17%     97.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS           27      1.89%     99.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           10      0.70%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total         1428                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch           16     40.00%     40.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           24     60.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total           40                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              1227                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken          700                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                40                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              5                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted           16                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            24                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                 1428                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   15                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1318                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.922969                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               5                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              21                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return           27      1.89%      1.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect           28      1.96%      3.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      3.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         1227     85.92%     89.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          125      8.75%     98.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           21      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total         1428                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return           27     24.55%     24.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            6      5.45%     30.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     30.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond           55     50.00%     80.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            1      0.91%     80.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     80.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           21     19.09%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total           110                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            3     20.00%     20.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     20.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond           11     73.33%     93.33% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            1      6.67%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total           15                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            3     20.00%     20.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond           11     73.33%     93.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            1      6.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total           15                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           21                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           10                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           11                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                   35                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                     35                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                 15                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                     20                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                  20                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts            2259                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                36                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples         2363                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.190859                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.710012                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0             626     26.49%     26.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1              82      3.47%     29.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             123      5.21%     35.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             810     34.28%     69.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             135      5.71%     75.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5              82      3.47%     78.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6              66      2.79%     81.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              76      3.22%     84.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             363     15.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total         2363                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                    20                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          164      2.18%      2.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         5909     78.37%     80.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.01%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            8      0.11%     80.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            2      0.03%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            2      0.03%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead          912     12.10%     92.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite          540      7.16%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            2      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total         7540                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           363                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                 4612                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                   7540                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP           4612                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP             7540                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.578274                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.729284                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs               1454                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 14                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts              7364                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts              914                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts             540                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          164      2.18%      2.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu         5909     78.37%     80.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            1      0.01%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            8      0.11%     80.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     80.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            2      0.03%     80.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            2      0.03%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead          912     12.10%     92.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite          540      7.16%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            2      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total         7540                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         1015                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl          984                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl           31                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl          871                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          144                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           20                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           20                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                      589                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   290                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      1664                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                    86                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     37                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                  825                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  10428                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    31                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts                8974                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             1096                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts            1002                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts            596                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.364829                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads           4791                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites          3666                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads             24                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites            12                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads          9125                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites         6108                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              1598                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads         3943                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches                882                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                          2112                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      82                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                      1264                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples               2666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.049137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.098421                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                      691     25.92%     25.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       68      2.55%     28.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      168      6.30%     34.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      343     12.87%     47.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      180      6.75%     54.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       30      1.13%     55.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      437     16.39%     71.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      122      4.58%     76.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                      627     23.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                 2666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                  6648                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.492688                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               1428                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.535433                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles          513                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                        37                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                        266                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                        0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                   9844                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     1194                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                     745                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             24                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           15                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   39                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                     8963                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                    8938                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      6373                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     10103                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.351331                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.630803                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data              1446                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                 1446                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data             1446                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total                1446                       # number of overall hits (Count)
system.cpu.l1d.demandAccesses::cpu.data          1446                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total             1446                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data         1446                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total            1446                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.replacements                         0                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data             906                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total                906                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.accesses::cpu.data          906                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total            906                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.hits::cpu.data            540                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total               540                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.accesses::cpu.data          540                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total           540                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::4              64                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 23136                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                23136                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              1229                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 1229                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             1229                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                1229                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst              35                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                 35                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst             35                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                35                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst      7359816                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total       7359816                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst      7359816                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total      7359816                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          1264                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             1264                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         1264                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            1264                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.027690                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.027690                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.027690                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.027690                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 210280.457143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 210280.457143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 210280.457143                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 210280.457143                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total                1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total               1                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst           34                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total             34                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst           34                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total            34                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst      6853162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total      6853162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst      6853162                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total      6853162                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.026899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.026899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.026899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.026899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 201563.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 201563.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 201563.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 201563.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                        34                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            1229                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               1229                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst            35                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total               35                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst      7359816                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total      7359816                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         1264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           1264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.027690                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.027690                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 210280.457143                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 210280.457143                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total              1                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst           34                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total           34                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst      6853162                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total      6853162                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.026899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.026899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 201563.588235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 201563.588235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  608190                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                    34                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs              17887.941176                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 20258                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                20258                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                          96                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     282                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    202                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples                914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.153173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.372311                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                    914    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value                4                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                  914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    1002                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                     596                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    1264                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     37                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                      634                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     266                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      1691                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                    38                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  10241                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                     18                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands               18580                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       35543                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    10883                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        24                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 13694                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     4909                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                       173                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            11786                       # The number of ROB reads (Count)
system.cpu.rob.writes                           19896                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                     4612                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                       7540                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000427200                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                   76                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                           34                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                         34                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                     34                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                       34                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                     2176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61193880.80315056                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                       35625776                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1047816.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 61193880.803150564432                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      1123600                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33047.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total            2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total               34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        61193881                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61193881                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     61193881                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       61193881                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       61193881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          61193881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                    34                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                   486100                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                 170000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat             1123600                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14297.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33047.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                   18                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           21                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   108.468240                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    80.954308                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95           10     47.62%     47.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159            5     23.81%     71.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223            4     19.05%     90.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351            2      9.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           21                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead               2176                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                61.193881                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                52.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy            85680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy            60720                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          157080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     12182610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      3476160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy       19035450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    535.318501                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      8927268                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      1076428                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     25555415                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy            28560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy            18975                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy           85680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy      5635020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      8984640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       17826075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    501.308230                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     23313849                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      1090178                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     11155084                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                  34                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                34                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq             34                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          102                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total          102                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     102                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                     2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                 34                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                       34    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                   34                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     35559111                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              906644                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy            2302132                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests             68                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001026                       # Number of seconds simulated (Second)
simTicks                                   1025774355                       # Number of ticks simulated (Tick)
finalTick                                2022951438283                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.41                       # Real time elapsed on the host (Second)
hostTickRate                               2492260037                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8695040                       # Number of bytes of host memory used (Byte)
simInsts                                    262112919                       # Number of instructions simulated (Count)
simOps                                      434327044                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                630869235                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1045347001                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            76935                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.340822                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.745811                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          158784                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1970                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         143804                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    624                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                53183                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             84210                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 614                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               76205                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.887068                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.441677                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     37463     49.16%     49.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      9036     11.86%     61.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      5237      6.87%     67.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      5127      6.73%     74.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      5221      6.85%     81.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      4762      6.25%     87.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3893      5.11%     92.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2867      3.76%     96.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2599      3.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 76205                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1542     34.22%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     11      0.24%     34.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     34.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      3      0.07%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.09%     34.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.33%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     34.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1348     29.92%     64.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1444     32.05%     96.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               110      2.44%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               29      0.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3921      2.73%      2.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         99396     69.12%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          212      0.15%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           369      0.26%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          188      0.13%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          300      0.21%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          320      0.22%     72.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          274      0.19%     73.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          170      0.12%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          656      0.46%     73.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     73.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           27      0.02%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        23404     16.27%     89.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        12798      8.90%     98.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          944      0.66%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          820      0.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         143804                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.869162                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                4506                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031334                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   360265                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  209606                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          135011                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      8676                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     4817                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4161                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      139973                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4416                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2460                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             213                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             730                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          27240                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         16254                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         7153                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         5409                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            9      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1918     10.21%     10.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         2039     10.85%     21.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          213      1.13%     22.24% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        11804     62.81%     85.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1203      6.40%     91.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     91.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1608      8.56%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          18794                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            8      0.09%      0.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          784      8.86%      8.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          996     11.26%     20.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          122      1.38%     21.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4846     54.78%     76.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          732      8.27%     84.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     84.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1359     15.36%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          8847                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            2      0.15%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           11      0.83%      0.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          205     15.52%     16.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           75      5.68%     22.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          674     51.02%     73.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          166     12.57%     85.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     85.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          188     14.23%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1321                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            1      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1135     11.42%     11.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1044     10.51%     21.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           91      0.92%     22.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         6946     69.91%     92.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          470      4.73%     97.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          249      2.51%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         9936                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            1      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            7      0.67%      0.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          106     10.21%     10.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           72      6.94%     17.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          581     55.97%     73.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           93      8.96%     82.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          178     17.15%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1038                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        10341     55.02%     55.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         6374     33.92%     88.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1918     10.21%     99.14% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          161      0.86%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        18794                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1121     85.90%     85.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          165     12.64%     98.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           11      0.84%     99.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            8      0.61%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1305                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             11813                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         4308                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1321                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            457                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1174                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           147                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                18794                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  898                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    8415                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.447749                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             646                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1821                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                161                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1660                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            9      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1918     10.21%     10.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         2039     10.85%     21.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          213      1.13%     22.24% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        11804     62.81%     85.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1203      6.40%     91.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     91.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1608      8.56%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        18794                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1918     18.48%     18.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          300      2.89%     21.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          213      2.05%     23.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         6101     58.78%     82.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          239      2.30%     84.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     84.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1608     15.49%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         10379                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          205     22.83%     22.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     22.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          527     58.69%     81.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          166     18.49%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          898                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          205     22.83%     22.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          527     58.69%     81.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          166     18.49%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          898                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1821                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          161                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1660                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          263                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2084                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3036                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3036                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1902                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1135                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1128                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           52547                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1356                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1045                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        68234                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.576091                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.617137                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           40932     59.99%     59.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            7714     11.31%     71.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            3667      5.37%     76.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            4714      6.91%     83.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1471      2.16%     85.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             737      1.08%     86.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1134      1.66%     88.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             940      1.38%     89.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            6925     10.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        68234                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         758                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1135                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1637      1.52%      1.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        74707     69.47%     70.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          204      0.19%     71.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          303      0.28%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          177      0.16%     71.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          288      0.27%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          312      0.29%     72.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          204      0.19%     72.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          154      0.14%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          639      0.59%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            7      0.01%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     73.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        17274     16.06%     89.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         9995      9.29%     98.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          866      0.81%     99.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          771      0.72%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       107543                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          6925                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                57379                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 107543                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          57379                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           107543                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.340822                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.745811                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              28906                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               3947                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            103268                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            18140                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           10766                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1637      1.52%      1.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        74707     69.47%     70.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          204      0.19%     71.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          303      0.28%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          177      0.16%     71.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          288      0.27%     71.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          312      0.29%     72.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          204      0.19%     72.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          154      0.14%     72.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          639      0.59%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.01%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     73.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        17274     16.06%     89.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         9995      9.29%     98.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          866      0.81%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          771      0.72%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       107543                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         9936                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         8460                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1475                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         6946                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2989                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1135                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1135                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    27378                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22718                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     20646                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  4034                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1429                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 6042                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   383                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 172221                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1932                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              141342                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            12260                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           23714                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          13126                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.837161                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          46090                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         38841                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5591                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          2957                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        151359                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       100579                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             36840                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        64222                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          162                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               8453                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         46045                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3620                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1135                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     13250                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   692                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              76205                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.537327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.414279                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    45477     59.68%     59.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1481      1.94%     61.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1590      2.09%     63.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2357      3.09%     66.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2538      3.33%     70.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1221      1.60%     71.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     2266      2.97%     74.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     2428      3.19%     77.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    16847     22.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                76205                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                103637                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.347072                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              18794                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.244284                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        27081                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1429                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       8995                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      413                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 160754                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   71                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    27240                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   16254                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   825                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       173                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       85                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            488                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            186                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1088                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1274                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   140296                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  139172                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     95503                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    150644                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.808956                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.633965                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             27986                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                27986                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            27986                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               27986                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            3752                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               3752                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           3752                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              3752                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    871604876                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     871604876                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    871604876                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    871604876                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         31738                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            31738                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        31738                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           31738                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.118218                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.118218                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.118218                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.118218                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 232304.071429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 232304.071429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 232304.071429                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 232304.071429                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             585                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  585                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          1743                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             1743                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         1743                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            1743                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         2009                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           2009                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         2009                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          2009                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    454508637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    454508637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    454508637                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    454508637                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.063300                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.063300                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.063300                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.063300                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 226236.255351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 226236.255351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 226236.255351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 226236.255351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      2021                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          366                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          366                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           13                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           13                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      2559936                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      2559936                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          379                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          379                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.034301                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.034301                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 196918.153846                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 196918.153846                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           13                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           13                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     35105789                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     35105789                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.034301                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.034301                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2700445.307692                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 2700445.307692                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          379                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          379                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          379                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          379                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           17840                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              17840                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          3505                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             3505                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    817859553                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    817859553                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        21345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          21345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.164207                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.164207                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 233340.813980                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 233340.813980                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         1743                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           1743                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         1762                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         1762                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    404056565                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    404056565                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.082549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.082549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 229317.006243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 229317.006243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          10146                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             10146                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          247                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             247                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     53745323                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     53745323                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        10393                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         10393                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.023766                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.023766                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 217592.400810                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 217592.400810                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          247                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          247                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     50452072                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     50452072                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.023766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.023766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 204259.400810                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 204259.400810                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                87767009                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  2085                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs              42094.488729                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              42                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                521957                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               521957                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             11040                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                11040                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            11040                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               11040                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2210                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2210                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2210                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2210                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    466348341                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     466348341                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    466348341                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    466348341                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         13250                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            13250                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        13250                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           13250                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.166792                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.166792                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.166792                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.166792                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 211017.348869                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 211017.348869                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 211017.348869                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 211017.348869                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           112                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              112                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          112                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             112                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         2098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2098                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          2098                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    428842612                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    428842612                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    428842612                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    428842612                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.158340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.158340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.158340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.158340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 204405.439466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 204405.439466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 204405.439466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 204405.439466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      2098                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           11040                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              11040                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2210                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2210                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    466348341                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    466348341                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        13250                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          13250                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.166792                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.166792                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 211017.348869                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 211017.348869                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          112                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            112                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2098                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2098                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    428842612                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    428842612                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.158340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.158340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 204405.439466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 204405.439466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.995425                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                10991693                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2163                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               5081.688858                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.995425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              35                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                214099                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               214099                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1934                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    9101                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    7                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 488                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   5492                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   17                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              18140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.650496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.072336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  15649     86.27%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1609      8.87%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  767      4.23%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  100      0.55%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   14      0.08%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               50                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                18140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   23723                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   13132                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       298                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        15                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   13399                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       374                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1429                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    29440                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   12363                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2365                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     22353                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  8255                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 167099                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   149                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4925                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    863                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1532                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              249485                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      525846                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   187127                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      6019                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                166506                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    82909                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     163                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 163                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     16808                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           220658                       # The number of ROB reads (Count)
system.cpu.rob.writes                          328273                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    57379                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     107543                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       500.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2097.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1776.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       4.000411433048                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            28                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            28                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 8571                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 478                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         4118                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         585                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4118                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       585                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     245                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     85                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   4118                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   585                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3264                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      512                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       84                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    85202.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     173.977317                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   450106.489654                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-131071           27     96.43%     96.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2.3593e+06-2.49037e+06            1      3.57%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             28                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.071429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.065865                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.465759                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      3.57%      3.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                25     89.29%     92.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      3.57%     96.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      3.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             28                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    15680                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   263552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 37440                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               256929800.12158716                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               36499255.23825364                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1025014374                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      217949.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       134208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       113664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        32384                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 130835791.854047670960                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 110807995.389980286360                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 31570295.983856994659                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2097                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2021                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          585                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     64198770                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     63585672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 52025512942183                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30614.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31462.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 88932500755.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       134208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       129344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          263552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       134208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       134208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        37440                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        37440                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2097                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2021                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             4118                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          585                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             585                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       130835792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       126094008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          256929800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    130835792                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      130835792                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     36499255                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          36499255                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     36499255                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      130835792                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      126094008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         293429055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3873                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  506                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 55165692                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               19365000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           127784442                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14243.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32993.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2284                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 404                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             58.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            79.84                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1685                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   165.526409                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   120.854562                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   169.677398                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          786     46.65%     46.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          571     33.89%     80.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          161      9.55%     90.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           72      4.27%     94.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           42      2.49%     96.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           16      0.95%     97.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           11      0.65%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            4      0.24%     98.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           22      1.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1685                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             247872                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           32384                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               241.643787                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                31.570296                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.25                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6718740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3555915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        14037240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1957500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 80517840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    328160400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    117471360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      552418995                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    538.538512                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    302409879                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     34283572                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    689080904                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          5355000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2838660                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        13615980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         683820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 80517840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    391030260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     64533600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      558575160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    544.539993                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    164307541                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     34269822                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    827196992                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3861                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           585                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3534                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                259                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               259                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3860                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         6064                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         6064                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         6294                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         6294                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12358                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       166784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       166784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       134272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       134272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   301056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4120                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.005825                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.076110                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4096     99.42%     99.42% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       24      0.58%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4120                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1025774355                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           141049807                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          136835188                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          143653713                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8239                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4123                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
