/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

/* clang-format off */
void umac3_interrupts0__setintenable0__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable0__setinten15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable0__setinten15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable0__clrinten15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable0__clrinten15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable1__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable1__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable1__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable1__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable1__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable1__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable1__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable1__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable1__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable1__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable1__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable1__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable2__setinten15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable2__setinten15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable2__clrinten15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable2__clrinten15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable3__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable3__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable3__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable3__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable3__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable3__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable3__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable3__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable3__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable3__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable3__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable3__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable3__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable3__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable3__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable3__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable4__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable4__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable4__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable4__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable4__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable4__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable4__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable4__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable4__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable4__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable4__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable4__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable4__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable4__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable4__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable4__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable5__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable5__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable5__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable5__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable5__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable5__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable5__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable5__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable5__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable5__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable5__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable5__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable5__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable5__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable5__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable5__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable6__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable6__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable6__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable6__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable6__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable6__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable6__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable6__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable6__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable6__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable6__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable6__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable6__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable6__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable6__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable6__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable7__setinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable7__setinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable7__clrinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable7__clrinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable8__setinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable8__setinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable8__clrinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable8__clrinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable9__setinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable9__setinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable9__clrinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable9__clrinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable10__setinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable10__setinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable10__clrinten14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable10__clrinten14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable11__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable11__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable11__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable11__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable12__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable12__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable12__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable12__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable13__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable13__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable13__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable13__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable14__setinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable14__setinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable14__clrinten11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable14__clrinten11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable15__setinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable15__setinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable15__setinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__setintenable15__setinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__setintenable15__setinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable15__clrinten7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable15__clrinten8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable15__clrinten9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__clrintenable15__clrinten10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__clrintenable15__clrinten10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat0__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat0__stat15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr0__clr15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr0__clr15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr0__clr15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat1__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat1__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr1__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr1__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr1__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr1__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr1__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr1__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat2__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat2__stat15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr2__clr15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr2__clr15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr2__clr15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat3__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat3__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat3__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat3__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat3__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat3__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat3__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr3__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr3__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr3__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr3__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr3__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr3__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr3__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr3__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr3__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr3__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr3__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr3__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr3__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr3__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat4__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat4__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat4__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat4__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat4__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat4__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat4__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr4__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr4__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr4__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr4__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr4__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr4__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr4__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr4__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr4__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr4__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr4__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr4__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr4__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr4__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat5__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat5__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat5__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat5__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat5__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat5__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat5__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr5__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr5__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr5__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr5__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr5__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr5__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr5__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr5__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr5__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr5__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr5__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr5__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr5__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr5__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat6__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat6__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat6__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat6__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat6__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat6__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat6__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr6__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr6__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr6__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr6__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr6__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr6__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr6__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr6__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr6__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr6__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr6__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr6__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr6__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr6__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat7__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat7__stat14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr7__clr14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr7__clr14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr7__clr14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat8__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat8__stat14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr8__clr14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr8__clr14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr8__clr14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat9__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat9__stat14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr9__clr14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr9__clr14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr9__clr14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat10__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat10__stat14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr10__clr14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr10__clr14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr10__clr14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat11__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat11__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr11__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr11__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr11__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat12__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat12__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr12__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr12__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr12__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat13__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat13__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr13__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr13__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr13__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat14__stat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat14__stat11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr14__clr11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr14__clr11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr14__clr11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intstat15__stat7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat15__stat8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat15__stat9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intstat15__stat10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr15__clr7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr15__clr7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr15__clr7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr15__clr8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr15__clr8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr15__clr8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr15__clr9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr15__clr9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr15__clr9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_interrupts0__intclr15__clr10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_interrupts0__intclr15__clr10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_interrupts0__intclr15__clr10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__version__version_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__lnkstatovrd__rxchsyncovrd1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__lnkstatovrd__rxchsyncovrd2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__lnkstatovrd__rxchsyncovrd3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__lnkstatovrd__rxchsyncovrd3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__livelnkstat0__chlinkup0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chlinkup1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chlinkup2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chlinkup3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chmacflt0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chmacflt1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chmacflt2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chmacflt3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chsigstat0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chsigstat1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chsigstat2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__chsigstat3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__txidle0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__txidle1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__txidle2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__livelnkstat0__txidle3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__spare0__spare0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__spare0__spare0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__spare0__spare0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__spare2__spare2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch0mode__speed_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch0mode__speed_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch0mode__speed_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch0mode__swreset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch0mode__swreset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch0mode__swreset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch0mode__chena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch0mode__chena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch0mode__chena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch1mode__speed_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch1mode__speed_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch1mode__speed_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch1mode__swreset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch1mode__swreset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch1mode__swreset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch1mode__chena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch1mode__chena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch1mode__chena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch2mode__speed_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch2mode__speed_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch2mode__speed_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch2mode__swreset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch2mode__swreset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch2mode__swreset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch2mode__chena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch2mode__chena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch2mode__chena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch3mode__speed_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch3mode__speed_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch3mode__speed_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch3mode__swreset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch3mode__swreset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch3mode__swreset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__ch3mode__chena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__ch3mode__chena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__ch3mode__chena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__fint0__ovrd0int0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__fint0__ovrd0int0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_glbl__fint0__ovrd0int0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_glbl__defineid__defineid_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_glbl__productid__productid_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__swreset__swreset0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__swreset__swreset0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__swreset__swreset0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__swreset__swreset1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__swreset__swreset1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__swreset__swreset1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__swreset__swreset2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__swreset__swreset2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__swreset__swreset2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__swreset__swreset3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__swreset__swreset3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__swreset__swreset3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__rdctrl__cntrnum_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdctrl__cntrnum_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__rdctrl__cntrnum_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__rdctrl__channum_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdctrl__channum_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__rdctrl__channum_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__rdctrl__cor_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdctrl__cor_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__rdctrl__cor_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__rdctrl__pr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdctrl__pr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__rdctrl__pr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__rdctrl__rsc_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdctrl__rsc_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__rdctrl__rsc_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__rdata0__rdata_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdata1__rdata_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdata2__rdata_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__rdata3__rdata_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__statsrst__clr0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__statsrst__clr0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__statsrst__clr0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__statsrst__clr1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__statsrst__clr1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__statsrst__clr1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__statsrst__clr2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__statsrst__clr2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__statsrst__clr2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__statsrst__clr3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__statsrst__clr3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__statsrst__clr3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__ledinfo0__txactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__txerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__txunderrun_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__txpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__rxactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__rxcrcerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__rxerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__rxoverflow_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo0__rxpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__txactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__txerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__txunderrun_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__txpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__rxactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__rxcrcerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__rxerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__rxoverflow_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo1__rxpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__txactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__txerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__txunderrun_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__txpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__rxactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__rxcrcerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__rxerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__rxoverflow_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo2__rxpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__txactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__txerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__txunderrun_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__txpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__rxactive_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__rxcrcerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__rxerror_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__rxoverflow_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__ledinfo3__rxpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__sts__ch0initdone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__sts__ch0initdone_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__sts__ch0initdone_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__sts__ch1initdone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__sts__ch1initdone_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__sts__ch1initdone_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__sts__ch2initdone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__sts__ch2initdone_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__sts__ch2initdone_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_stats0__sts__ch3initdone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_stats0__sts__ch3initdone_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_stats0__sts__ch3initdone_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__ctrl__txenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__ctrl__txenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__ctrl__txenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__ctrl__rxenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__ctrl__rxenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__ctrl__rxenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__ctrl__swreset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__ctrl__swreset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__ctrl__swreset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__ctrl__maclpbk_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__ctrl__maclpbk_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__ctrl__maclpbk_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__ctrl__faultovrd_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__ctrl__faultovrd_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__ctrl__faultovrd_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__ctrl__txdrn_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__ctrl__txdrn_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__ctrl__txdrn_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__disfcs_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__disfcs_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__disfcs_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__invfcs_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__invfcs_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__invfcs_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__ifglength_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__ifglength_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__ifglength_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__fcfrmgen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__fcfrmgen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__fcfrmgen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__pfcfrmgen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__pfcfrmgen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__pfcfrmgen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__prelength_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__prelength_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__prelength_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__enfrmpace_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__enfrmpace_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__enfrmpace_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txconfig__enautodrnonflt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txconfig__enautodrnonflt_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txconfig__enautodrnonflt_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__disfcschk_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__disfcschk_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__disfcschk_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__stripfcs_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__stripfcs_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__stripfcs_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__vlanchk_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__vlanchk_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__vlanchk_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__promiscuous_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__promiscuous_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__promiscuous_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__enrxfcdec_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__enrxfcdec_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__enrxfcdec_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__prelength_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__prelength_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__prelength_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__filterpf_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__filterpf_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__filterpf_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxconfig__enearlyeofdet_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxconfig__enearlyeofdet_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxconfig__enearlyeofdet_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__maxfrmsize__maxfrmsize_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__maxfrmsize__maxfrmsize_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__maxfrmsize__maxfrmsize_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__maxtxjabsize__maxtxjabsize_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__maxtxjabsize__maxtxjabsize_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__maxtxjabsize__maxtxjabsize_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__maxrxjabsize__maxrxjabsize_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__maxrxjabsize__maxrxjabsize_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__maxrxjabsize__maxrxjabsize_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txpfcvec__txpfcvec_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txpfcvec__txpfcvec_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txpfcvec__txpfcvec_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__vlantag1__vlantag1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__vlantag1__vlantag1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__vlantag1__vlantag1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__vlantag2__vlantag2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__vlantag2__vlantag2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__vlantag2__vlantag2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__vlantag3__vlantag3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__vlantag3__vlantag3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__vlantag3__vlantag3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__macaddrlo__macaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__macaddrlo__macaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__macaddrlo__macaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__macaddrmid__macaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__macaddrmid__macaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__macaddrmid__macaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__macaddrhi__macaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__macaddrhi__macaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__macaddrhi__macaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__mchasht1__mchash_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__mchasht1__mchash_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__mchasht1__mchash_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__mchasht2__mchash_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__mchasht2__mchash_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__mchasht2__mchash_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__mchasht3__mchash_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__mchasht3__mchash_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__mchasht3__mchash_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__mchasht4__mchash_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__mchasht4__mchash_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__mchasht4__mchash_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcfrmgen__fcfrmgen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcfrmgen__fcfrmgen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcfrmgen__fcfrmgen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcdaddrlo__fcdaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcdaddrlo__fcdaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcdaddrlo__fcdaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcdaddrmid__fcdaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcdaddrmid__fcdaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcdaddrmid__fcdaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcdaddrhi__fcdaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcdaddrhi__fcdaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcdaddrhi__fcdaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcsaddrlo__fcsaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcsaddrlo__fcsaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcsaddrlo__fcsaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcsaddrmid__fcsaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcsaddrmid__fcsaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcsaddrmid__fcsaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcsaddrhi__fcsaddr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcsaddrhi__fcsaddr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcsaddrhi__fcsaddr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fcpausetime__fcpausetime_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fcpausetime__fcpausetime_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fcpausetime__fcpausetime_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__xoffpausetime__xoffpausetime_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__xoffpausetime__xoffpausetime_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__xoffpausetime__xoffpausetime_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__xonpausetime__xonpausetime_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__xonpausetime__xonpausetime_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__xonpausetime__xonpausetime_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txtsinfo__tsid_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txtsinfo__tsvld_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__tsv0__ts_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__tsv1__ts_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__tsv2__ts_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__tsv3__ts_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txtsdelta__txtsdelta_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txtsdelta__txtsdelta_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txtsdelta__txtsdelta_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__rxtsdelta__rxtsdelta_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__rxtsdelta__rxtsdelta_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__rxtsdelta__rxtsdelta_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__minframesize__minframesize_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__minframesize__minframesize_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__minframesize__minframesize_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txvlantag__txvlantag_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txvlantag__txvlantag_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txvlantag__txvlantag_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fint0__ovrdint10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fint0__ovrdint10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fint0__ovrdint10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fint1__ovrdint32_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fint1__ovrdint32_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fint1__ovrdint32_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__fint2__ovrdint654_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__fint2__ovrdint654_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__fint2__ovrdint654_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__slotclkcnt__slotclkcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__slotclkcnt__slotclkcnt_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__slotclkcnt__slotclkcnt_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__stompeoperr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__stompeoperr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__stompeoperr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__txlfault_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__txlfault_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__txlfault_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__txrfault_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__txrfault_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__txrfault_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__txidle_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__txidle_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__txidle_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__txtestpattern_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__txtestpattern_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__txtestpattern_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__forcerxxoff_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__forcerxxoff_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__forcerxxoff_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__txautodraintxdisable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__txautodraintxdisable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__txautodraintxdisable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__macdebug0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__macdebug0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__macdebug0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__txvlantagena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__txvlantagena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__txvlantagena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__txdebug__ovrdtxdisonpause_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__txdebug__ovrdtxdisonpause_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__txdebug__ovrdtxdisonpause_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__spare0__spare0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__spare0__spare0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__spare0__spare0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_mcmac0__useccntr__useccntr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_mcmac0__useccntr__useccntr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_mcmac0__useccntr__useccntr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__ctrl1__txfullthres4ch_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__ctrl1__txfullthres4ch_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__ctrl1__txfullthres4ch_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__ctrl1__txfullthres2ch_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__ctrl1__txfullthres2ch_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__ctrl1__txfullthres2ch_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__ctrl1__txfullthres1ch_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__ctrl1__txfullthres1ch_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__ctrl1__txfullthres1ch_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__ctrl1__s2chmapena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__ctrl1__s2chmapena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__ctrl1__s2chmapena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__ctrl2__usepingpongbuff_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__ctrl2__usepingpongbuff_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__ctrl2__usepingpongbuff_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__ctrl2__updatechmapping_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__ctrl2__updatechmapping_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__ctrl2__updatechmapping_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifolpbk__ench0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifolpbk__ench1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifolpbk__ench2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifolpbk__ench3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifolpbk__ench3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifolpthrsh__appfifolpthrsh_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifolpthrsh__appfifolpthrsh_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifolpthrsh__appfifolpthrsh_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap0ena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap0ena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap0ena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap1ena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap1ena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap1ena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap2ena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap2ena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap2ena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__appfifoportmap0__portmap3ena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap3ena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__appfifoportmap0__portmap3ena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl0__sofmingap0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl0__sofmingap0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl0__sofmingap0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl0__enminframepadding0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl0__enminframepadding0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl0__enminframepadding0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl0__minframepadding0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl0__minframepadding0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl0__minframepadding0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl1__sofmingap1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl1__sofmingap1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl1__sofmingap1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl1__enminframepadding1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl1__enminframepadding1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl1__enminframepadding1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl1__minframepadding1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl1__minframepadding1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl1__minframepadding1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl2__sofmingap2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl2__sofmingap2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl2__sofmingap2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl2__enminframepadding2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl2__enminframepadding2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl2__enminframepadding2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl2__minframepadding2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl2__minframepadding2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl2__minframepadding2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl3__sofmingap3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl3__sofmingap3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl3__sofmingap3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl3__enminframepadding3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl3__enminframepadding3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl3__enminframepadding3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__rxfifoctrl3__minframepadding3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl3__minframepadding3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__rxfifoctrl3__minframepadding3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__txfifoctrl0__txthreshold0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl0__txthreshold0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl0__txthreshold0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__txfifoctrl1__txthreshold1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl1__txthreshold1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl1__txthreshold1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__txfifoctrl2__txthreshold2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl2__txthreshold2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl2__txthreshold2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__txfifoctrl3__txthreshold3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl3__txthreshold3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__txfifoctrl3__txthreshold3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap0__slot0chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot0chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot0chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap0__slot1chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot1chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot1chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap0__slot2chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot2chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot2chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap0__slot3chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot3chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap0__slot3chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap1__slot4chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot4chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot4chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap1__slot5chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot5chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot5chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap1__slot6chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot6chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot6chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__chmap1__slot7chmap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot7chmap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__chmap1__slot7chmap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__parityctrl__rxparityen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__parityctrl__rxparityen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__parityctrl__rxparityen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__parityctrl__txparityen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__parityctrl__txparityen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__parityctrl__txparityen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int4_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int4_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int5_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int5_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int7_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int7_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int8_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int8_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int9_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int9_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int10_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int10_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int11_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int11_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int12_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int12_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int13_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int13_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int14_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int14_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint0__ovrd0int15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint0__ovrd0int15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint2__ovrd2int0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint2__ovrd2int0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint2__ovrd2int0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__fint2__ovrd2int1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__fint2__ovrd2int1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__fint2__ovrd2int1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__spare1__spare1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__spare1__spare1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__spare1__spare1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_fifoctrl0__spare0__spare0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fifoctrl0__spare0__spare0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fifoctrl0__spare0__spare0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__ctrl1__reset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__ctrl1__reset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__ctrl1__reset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__status1__fault_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mode__mlg_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mode__mlg_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mode__mlg_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__mode__pma_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mode__pma_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mode__pma_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__mode__fec_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mode__fec_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mode__fec_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__mlgconfig__mlgconfig_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgconfig_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgconfig_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__mlgconfig__mlgena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__mlgconfig__mlgswreset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgswreset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgswreset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__mlgconfig__mlgrsfecena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgrsfecena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgrsfecena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__mlgconfig__mlgaggscrena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgaggscrena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__mlgconfig__mlgaggscrena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__sts1__pcsstatus_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__sts1__hiber_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__sts1__blocklockall_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__sts2__bercount_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__sts2__erroredblocks_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatterna1__testpatterna_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatterna1__testpatterna_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatterna1__testpatterna_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatterna2__testpatterna_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatterna2__testpatterna_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatterna2__testpatterna_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatterna3__testpatterna_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatterna3__testpatterna_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatterna3__testpatterna_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatterna4__testpatterna_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatterna4__testpatterna_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatterna4__testpatterna_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatternb1__testpatternb_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatternb1__testpatternb_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatternb1__testpatternb_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatternb2__testpatternb_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatternb2__testpatternb_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatternb2__testpatternb_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatternb3__testpatternb_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatternb3__testpatternb_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatternb3__testpatternb_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatternb4__testpatternb_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatternb4__testpatternb_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatternb4__testpatternb_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatctrl__datapatternselect_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__datapatternselect_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__datapatternselect_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatctrl__testpatternselect_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__testpatternselect_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__testpatternselect_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatctrl__rtestmode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__rtestmode_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__rtestmode_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatctrl__ttestmode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__ttestmode_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__ttestmode_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatctrl__scrambledidle_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__scrambledidle_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__testpatctrl__scrambledidle_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__testpatternerrors__testpatternerrors_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__bercounthi__bercount_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__erroredblockshi__erroredblocks_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__counters0__syncloss_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__counters0__blocklockloss_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__counters1__highber_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__counters1__vlderr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__counters2__unkerr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__counters2__invlderr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__algnstat1__blocklock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__algnstat1__alignstatus_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__algnstat2__blocklock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__algnstat3__amlock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__algnstat4__amlock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__amctrl__enable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__amctrl__enable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__amctrl__enable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__amctrl__amenable25g_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__amctrl__amenable25g_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__amctrl__amenable25g_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am0low__am0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am0low__am0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am0low__am0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am0hi__am0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am0hi__am0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am0hi__am0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am1low__am1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am1low__am1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am1low__am1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am1hi__am1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am1hi__am1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am1hi__am1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am2low__am2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am2low__am2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am2low__am2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am2hi__am2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am2hi__am2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am2hi__am2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am3low__am3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am3low__am3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am3low__am3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__am3hi__am3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__am3hi__am3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__am3hi__am3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__lanemapping0__lanemapping0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping1__lanemapping1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping2__lanemapping2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping3__lanemapping3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping4__lanemapping4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping5__lanemapping5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping6__lanemapping6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping7__lanemapping7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping8__lanemapping8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping9__lanemapping9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping10__lanemapping10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping11__lanemapping11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping12__lanemapping12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping13__lanemapping13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping14__lanemapping14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping15__lanemapping15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping16__lanemapping16_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping17__lanemapping17_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping18__lanemapping18_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__lanemapping19__lanemapping19_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln0__biperrorsln0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln1__biperrorsln1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln2__biperrorsln2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln3__biperrorsln3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln4__biperrorsln4_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln5__biperrorsln5_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln6__biperrorsln6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln7__biperrorsln7_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln8__biperrorsln8_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln9__biperrorsln9_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln10__biperrorsln10_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln11__biperrorsln11_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln12__biperrorsln12_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln13__biperrorsln13_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln14__biperrorsln14_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln15__biperrorsln15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln16__biperrorsln16_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln17__biperrorsln17_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln18__biperrorsln18_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__biperrorsln19__biperrorsln19_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgbiterrorgap__dbgbiterrorgap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgbiterrorgap__dbgbiterrorgap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgbiterrorgap__dbgbiterrorgap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgsyncheadgap__dbgsyncheadgap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgsyncheadgap__dbgsyncheadgap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgsyncheadgap__dbgsyncheadgap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgcodegrp0__dbgcodegroup_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp0__dbgcodegroup_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp0__dbgcodegroup_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgcodegrp1__dbgcodegroup_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp1__dbgcodegroup_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp1__dbgcodegroup_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgcodegrp2__dbgcodegroup_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp2__dbgcodegroup_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp2__dbgcodegroup_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgcodegrp3__dbgcodegroup_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp3__dbgcodegroup_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp3__dbgcodegroup_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgcodegrp4__dbgcodegroup_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp4__dbgcodegroup_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgcodegrp4__dbgcodegroup_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl2__dbgbiterroren_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl2__dbgbiterroren_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl2__dbgbiterroren_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl2__dbgsyncheaderen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl2__dbgsyncheaderen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl2__dbgsyncheaderen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl2__dbginsertcode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl2__dbginsertcode_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl2__dbginsertcode_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgbersmovrd__dbgdisablebermonitor_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgdisablebermonitor_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgdisablebermonitor_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgbersmovrd__dbgusecustombervals_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgusecustombervals_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgusecustombervals_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgbersmovrd__dbgcustomxustimerval_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgcustomxustimerval_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgcustomxustimerval_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgbersmovrd__dbgcustombadmaxval_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgcustombadmaxval_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgbersmovrd__dbgcustombadmaxval_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__spare0__spare0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__spare0__spare0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__spare0__spare0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgstat2__dbgdeskewoverflow_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgstat1__dbgtxgearboxfifoerr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgstat1__dbgdeskewoverflow_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__ena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__ena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__ena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl1__dbgbypassscrambler_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__dbgbypassscrambler_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__dbgbypassscrambler_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl1__dbguseshorttimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__dbguseshorttimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__dbguseshorttimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl1__dbgfullthreshold_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__dbgfullthreshold_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__dbgfullthreshold_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl1__decodetrapsel_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__decodetrapsel_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__decodetrapsel_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl1__debuglowlatencymode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__debuglowlatencymode_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__debuglowlatencymode_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_hsmcpcs0__dbgctrl1__fecenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__fecenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_hsmcpcs0__dbgctrl1__fecenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ctrl__bypcorrena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ctrl__bypcorrena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ctrl__bypcorrena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ctrl__bypindiena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ctrl__bypindiena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ctrl__bypindiena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__sts__bypcorrabi_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__sts__bypindiabi_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__sts__hiser_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__sts__alignstatus_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__corrcntlo__corrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__corrcnthi__corrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__uncorrcntlo__uncorrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__uncorrcnthi__uncorrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__lanemapping__lane0intmapnum_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__lanemapping__lane1intmapnum_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__lanemapping__lane2intmapnum_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__lanemapping__lane3intmapnum_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane0lo__serlane0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane0hi__serlane0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane1lo__serlane1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane1hi__serlane1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane2lo__serlane2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane2hi__serlane2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane3lo__serlane3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__serlane3hi__serlane3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__softreset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__softreset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__softreset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__disablefec_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__disablefec_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__disablefec_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__debuguseshortamp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__debuguseshortamp_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__debuguseshortamp_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__debugswtestint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__debugswtestint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__debugswtestint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__debugcwteststoponfaildis_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__debugcwteststoponfaildis_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__debugcwteststoponfaildis_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__alwaysusecl49_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__alwaysusecl49_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__alwaysusecl49_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__neverusecl49_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__neverusecl49_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__neverusecl49_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__pcsscrena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__pcsscrena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__pcsscrena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgctrl__mlgscrena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgctrl__mlgscrena_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgctrl__mlgscrena_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__dbgsts__Interrupt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgsts__amplockstat_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgberintthres__dbgberintthres_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__dbgberintthres__dbgberintthres_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__dbgberintthres__dbgberintthres_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__frcinvalidtimerlo__frcinvalidtimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__frcinvalidtimerlo__frcinvalidtimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__frcinvalidtimerlo__frcinvalidtimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__frcinvalidtimerhi__frcinvalidtimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__frcinvalidtimerhi__frcinvalidtimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__frcinvalidtimerhi__frcinvalidtimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__spare0__spare0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__spare0__spare0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__spare0__spare0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__blena74_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__blena74_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__blena74_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__blrobust_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__blrobust_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__blrobust_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__blgainth_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__blgainth_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__blgainth_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__bllossth_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__bllossth_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__bllossth_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__padval_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__padval_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__padval_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__enascr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__enascr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__enascr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__enapn_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__enapn_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__enapn_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__enaindi2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__enaindi2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__enaindi2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecrs0__ieeecfg__enaindi6_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecrs0__ieeecfg__enaindi6_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecrs0__ieeecfg__enaindi6_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__fint0__ovrdint1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__fint0__ovrdint1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__fint0__ovrdint1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__sts__fcblocklock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__sts__fcability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__sts__ena_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__cfg__enareq_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__cfg__enareq_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__cfg__enareq_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__cfg__enapcserr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__cfg__enapcserr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__cfg__enapcserr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__cfg__enaerrcorr_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__cfg__enaerrcorr_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__cfg__enaerrcorr_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__corrblockscounterhi__corrblockscounter_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__corrblockscounterlo__corrblockscounter_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__uncorrblockscounterhi__uncorrblockscounter_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__uncorrblockscounterlo__uncorrblockscounter_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__stsvl1__fcblocklock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__corrblockscounterhivl1__corrblockscountervl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__corrblockscounterlovl1__corrblockscountervl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__uncorrblockscounterhivl1__uncorrblockscountervl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__uncorrblockscounterlovl1__uncorrblockscountervl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgvl1__forceblocklock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgvl1__forceblocklock_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__dbgvl1__forceblocklock_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__dbgvl1__forcebitslip_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgvl1__forcebitslip_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__dbgvl1__forcebitslip_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__dbgcorrbitscounterhivl1__corrbitscountervl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgcorrbitscounterlovl1__corrbitscountervl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgblockcounthivl1__blockcountvl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgblockcountlovl1__blockcountvl1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbg__bypscram_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbg__bypscram_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__dbg__bypscram_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__dbg__reset_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbg__reset_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__dbg__reset_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__dbg__enarobblocklock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbg__enarobblocklock_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__dbg__enarobblocklock_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__dbg__forceblocklock_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbg__forceblocklock_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__dbg__forceblocklock_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__dbg__forcebitslip_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbg__forcebitslip_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__dbg__forcebitslip_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_fecfc0__dbgcorrbitscounterhi__corrbitscounter_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgcorrbitscounterlo__corrbitscounter_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgblockcounthi__blockcount_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__dbgblockcountlo__blockcount_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__spare0__spare0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_fecfc0__spare0__spare0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_fecfc0__spare0__spare0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t channel, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__ctrl__anrestart_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__ctrl__anrestart_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__ctrl__anrestart_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__ctrl__anenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__ctrl__anenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__ctrl__anenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__mradvability__basepg15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__mradvability__basepg15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__mradvability__basepg15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__mradvability__basepg_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__mradvability__basepg_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__mradvability__basepg_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__rxconfig__rxconfig_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__lnktimer__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__lnktimer__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__lnktimer__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__lnktimer2__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__lnktimer2__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__lnktimer2__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__disperrcnt__disperrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__invcodecnt__invcodecnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__sts__syncstat_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__sts__andone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs0__spare1__spare1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs0__spare1__spare1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs0__spare1__spare1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs1__ctrl__anrestart_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__ctrl__anrestart_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs1__ctrl__anrestart_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs1__ctrl__anenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__ctrl__anenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs1__ctrl__anenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs1__mradvability__basepg15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__mradvability__basepg15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs1__mradvability__basepg15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs1__mradvability__basepg_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__mradvability__basepg_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs1__mradvability__basepg_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs1__rxconfig__rxconfig_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__lnktimer__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__lnktimer__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs1__lnktimer__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs1__lnktimer2__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__lnktimer2__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs1__lnktimer2__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs1__disperrcnt__disperrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__invcodecnt__invcodecnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__sts__syncstat_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__sts__andone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs1__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs1__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs2__ctrl__anrestart_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__ctrl__anrestart_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs2__ctrl__anrestart_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs2__ctrl__anenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__ctrl__anenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs2__ctrl__anenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs2__mradvability__basepg15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__mradvability__basepg15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs2__mradvability__basepg15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs2__mradvability__basepg_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__mradvability__basepg_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs2__mradvability__basepg_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs2__rxconfig__rxconfig_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__lnktimer__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__lnktimer__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs2__lnktimer__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs2__lnktimer2__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__lnktimer2__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs2__lnktimer2__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs2__disperrcnt__disperrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__invcodecnt__invcodecnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__sts__syncstat_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__sts__andone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs2__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs2__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs3__ctrl__anrestart_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__ctrl__anrestart_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs3__ctrl__anrestart_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs3__ctrl__anenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__ctrl__anenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs3__ctrl__anenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs3__mradvability__basepg15_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__mradvability__basepg15_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs3__mradvability__basepg15_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs3__mradvability__basepg_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__mradvability__basepg_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs3__mradvability__basepg_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs3__rxconfig__rxconfig_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__lnktimer__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__lnktimer__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs3__lnktimer__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs3__lnktimer2__lnktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__lnktimer2__lnktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs3__lnktimer2__lnktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_lsmcpcs3__disperrcnt__disperrcnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__invcodecnt__invcodecnt_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__sts__syncstat_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__sts__andone_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_lsmcpcs3__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_lsmcpcs3__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__ansetmode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__ansetmode_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__ansetmode_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__andisablepn_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__andisablepn_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__andisablepn_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__anarbenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__anarbenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__anarbenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__antransmiten_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__antransmiten_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__antransmiten_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__anrestart_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__anrestart_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__anrestart_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__anreceiveen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__anreceiveen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__anreceiveen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__anrxgbresync_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__anrxgbresync_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__anrxgbresync_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__anenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__anenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__anenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__anbasepage_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__anbasepage_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__anbasepage_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__anrxgbresyncen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__anrxgbresyncen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__anrxgbresyncen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__ctrl1__ansoftrstn_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__ctrl1__ansoftrstn_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__ctrl1__ansoftrstn_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__status1__lpanenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__status1__anability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__status1__ancomplete_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__status1__pagerx_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__status1__nploaded_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__tnonce__antnonceforceval_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__tnonce__antnonceforceval_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__tnonce__antnonceforceval_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__tnonce__antnonceforceen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__tnonce__antnonceforceen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__tnonce__antnonceforceen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__enonce__anforceenonceval_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__enonce__anforceenonceval_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__enonce__anforceenonceval_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__enonce__anforceenonceen_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__enonce__anforceenonceen_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__enonce__anforceenonceen_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__abrctrl1__breaklinktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__abrctrl1__breaklinktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__abrctrl1__breaklinktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__abrctrl2__breaklinktimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__abrctrl2__breaklinktimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__abrctrl2__breaklinktimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__pagetestmaxtimer__pagetestmaxtimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__pagetestmaxtimer__pagetestmaxtimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__pagetestmaxtimer__pagetestmaxtimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__pagetestmintimer__pagetestmintimer_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__pagetestmintimer__pagetestmintimer_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__pagetestmintimer__pagetestmintimer_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagelo__txselector_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagelo__txselector_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagelo__txselector_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagelo__txechoednonce_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagelo__txpausecap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagelo__txpausecap_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagelo__txpausecap_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagelo__txremotefault_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagelo__txremotefault_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagelo__txremotefault_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagelo__txack_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagelo__txack_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagelo__txack_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagelo__txnp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagelo__txnp_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagelo__txnp_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagemid__txnonce_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagemid__txtechability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagemid__txtechability_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagemid__txtechability_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagehi__txtechability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagehi__txtechability_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagehi__txtechability_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txbasepagehi__txfecability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txbasepagehi__txfecability_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txbasepagehi__txfecability_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__rxbasepagelo__rxselector_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagelo__rxechoednonce_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagelo__rxpausecap_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagelo__rxremotefault_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagelo__rxack_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagelo__rxnp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagemid__rxnonce_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagemid__rxtechability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagehi__rxtechability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxbasepagehi__rxfecability_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagelo__txlowercodefield_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagelo__txlowercodefield_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagelo__txlowercodefield_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txnextpagelo__txtoggleenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagelo__txtoggleenable_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagelo__txtoggleenable_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txnextpagelo__txacknowledge2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagelo__txacknowledge2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagelo__txacknowledge2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txnextpagelo__txmp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagelo__txmp_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagelo__txmp_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txnextpagelo__txacknowledge_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagelo__txacknowledge_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagelo__txacknowledge_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txnextpagelo__txnextpage_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagelo__txnextpage_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagelo__txnextpage_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txnextpagemid__txunformattedcode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagemid__txunformattedcode_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagemid__txunformattedcode_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__txnextpagehi__txunformattedcode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__txnextpagehi__txunformattedcode_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__txnextpagehi__txunformattedcode_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__rxnextpagelo__rxlowercodefield_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxnextpagelo__rxtoggleenable_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxnextpagelo__rxacknowledge2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxnextpagelo__rxmp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxnextpagelo__rxacknowledge_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxnextpagelo__rxnextpage_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxnextpagemid__rxunformattedcode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__rxnextpagehi__rxunformattedcode_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__fint0__ovrdint_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__fint0__ovrdint_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__fint0__ovrdint_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__intstatus__txbp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__intstatus__txbp_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__intstatus__txbp_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__intstatus__txnp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__intstatus__txnp_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__intstatus__txnp_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__intstatus__txack_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__intstatus__txack_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__intstatus__txack_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__intstatus__rxbp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__intstatus__rxbp_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__intstatus__rxbp_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__intstatus__rxnp_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__intstatus__rxnp_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__intstatus__rxnp_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_bpan0__intstatus__ancomplete_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_bpan0__intstatus__ancomplete_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_bpan0__intstatus__ancomplete_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdessigokovrd__chsigstatovrd3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdeslpbk__lpbken0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdeslpbk__lpbken1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdeslpbk__lpbken2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__serdeslpbk__lpbken3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__serdeslpbk__lpbken3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaprx0__remap0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaprx0__remap1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaprx0__remap2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaprx0__remap3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaprx0__remap3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaptx0__remap0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap0_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap0_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaptx0__remap1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap1_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap1_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaptx0__remap2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap2_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap2_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__laneremaptx0__remap3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap3_wr(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32, bool hw);
void umac3_serdesmux__laneremaptx0__remap3_rmw(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t  fld32);
void umac3_serdesmux__fifosts0__txffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts0__txffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts1__rxffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts1__rxffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts2__txffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts2__txffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts3__rxffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts3__rxffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts4__txffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts4__txffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts5__rxffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts5__rxffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts6__txffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts6__txffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts7__rxffwlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifosts7__rxffrlvl_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__rxoverflow0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__txunderflow0_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__rxoverflow1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__txunderflow1_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__rxoverflow2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__txunderflow2_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__rxoverflow3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
void umac3_serdesmux__fifoerrsts__txunderflow3_rd(bf_dev_id_t dev_id, uint32_t umac, uint32_t *reg32, uint32_t *fld32, bool hw);
