OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 789640 789600
[INFO GPL-0006] NumInstances: 28012
[INFO GPL-0007] NumPlaceInstances: 27050
[INFO GPL-0008] NumFixedInstances: 962
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 27104
[INFO GPL-0011] NumPins: 84033
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 800000 800000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 789640 789600
[INFO GPL-0016] CoreArea: 590360400000
[INFO GPL-0017] NonPlaceInstsArea: 1023568000
[INFO GPL-0018] PlaceInstsArea: 155437632000
[INFO GPL-0019] Util(%): 26.38
[INFO GPL-0020] StdInstsArea: 155437632000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.01832655 HPWL: 156319760
[InitialPlace]  Iter: 2 CG residual: 0.00309332 HPWL: 151479737
[InitialPlace]  Iter: 3 CG residual: 0.00214776 HPWL: 150778319
[InitialPlace]  Iter: 4 CG residual: 0.00067239 HPWL: 148705577
[InitialPlace]  Iter: 5 CG residual: 0.00007410 HPWL: 147362574
[InitialPlace]  Iter: 6 CG residual: 0.00001138 HPWL: 147251752
[InitialPlace]  Iter: 7 CG residual: 0.00004311 HPWL: 147187940
[InitialPlace]  Iter: 8 CG residual: 0.00005713 HPWL: 147190235
[InitialPlace]  Iter: 9 CG residual: 0.00003000 HPWL: 147236439
[InitialPlace]  Iter: 10 CG residual: 0.00001712 HPWL: 147195252
[InitialPlace]  Iter: 11 CG residual: 0.00005410 HPWL: 147224285
[InitialPlace]  Iter: 12 CG residual: 0.00005347 HPWL: 147191098
[InitialPlace]  Iter: 13 CG residual: 0.00003588 HPWL: 147257224
[InitialPlace]  Iter: 14 CG residual: 0.00001614 HPWL: 147191297
[InitialPlace]  Iter: 15 CG residual: 0.00002050 HPWL: 147219813
[InitialPlace]  Iter: 16 CG residual: 0.00006415 HPWL: 147190903
[InitialPlace]  Iter: 17 CG residual: 0.00006760 HPWL: 147268206
[InitialPlace]  Iter: 18 CG residual: 0.00002050 HPWL: 147189749
[InitialPlace]  Iter: 19 CG residual: 0.00001026 HPWL: 147220247
[InitialPlace]  Iter: 20 CG residual: 0.00005302 HPWL: 147192912
[INFO GPL-0031] FillerInit: NumGCells: 30840
[INFO GPL-0032] FillerInit: NumGNets: 27104
[INFO GPL-0033] FillerInit: NumGPins: 84033
[INFO GPL-0023] TargetDensity: 0.30
[INFO GPL-0024] AveragePlaceInstArea: 5746308
[INFO GPL-0025] IdealBinArea: 19154360
[INFO GPL-0026] IdealBinCnt: 30821
[INFO GPL-0027] TotalBinArea: 590360400000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 6012 5994
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.998996 HPWL: 14552543
[NesterovSolve] Iter: 10 overflow: 0.999219 HPWL: 8488797
[NesterovSolve] Iter: 20 overflow: 0.999212 HPWL: 7419232
[NesterovSolve] Iter: 30 overflow: 0.999222 HPWL: 6789328
[NesterovSolve] Iter: 40 overflow: 0.999234 HPWL: 6389361
[NesterovSolve] Iter: 50 overflow: 0.999234 HPWL: 6094376
[NesterovSolve] Iter: 60 overflow: 0.999234 HPWL: 5862601
[NesterovSolve] Iter: 70 overflow: 0.99911 HPWL: 5683396
[NesterovSolve] Iter: 80 overflow: 0.999156 HPWL: 5551508
[NesterovSolve] Iter: 90 overflow: 0.999156 HPWL: 5432492
[NesterovSolve] Iter: 100 overflow: 0.999156 HPWL: 5312328
[NesterovSolve] Iter: 110 overflow: 0.999155 HPWL: 5202950
[NesterovSolve] Iter: 120 overflow: 0.999154 HPWL: 5151517
[NesterovSolve] Iter: 130 overflow: 0.999153 HPWL: 5221188
[NesterovSolve] Iter: 140 overflow: 0.99915 HPWL: 5523240
[NesterovSolve] Iter: 150 overflow: 0.999131 HPWL: 6186584
[NesterovSolve] Iter: 160 overflow: 0.999072 HPWL: 7334969
[NesterovSolve] Iter: 170 overflow: 0.998885 HPWL: 9295242
[NesterovSolve] Iter: 180 overflow: 0.998653 HPWL: 13184329
[NesterovSolve] Iter: 190 overflow: 0.998391 HPWL: 20809221
[NesterovSolve] Iter: 200 overflow: 0.997768 HPWL: 33070298
[NesterovSolve] Iter: 210 overflow: 0.996541 HPWL: 46755706
[NesterovSolve] Iter: 220 overflow: 0.994272 HPWL: 62138973
[NesterovSolve] Iter: 230 overflow: 0.990098 HPWL: 83554757
[NesterovSolve] Iter: 240 overflow: 0.981983 HPWL: 108013916
[NesterovSolve] Iter: 250 overflow: 0.971618 HPWL: 132781251
[NesterovSolve] Iter: 260 overflow: 0.960538 HPWL: 158424274
[NesterovSolve] Iter: 270 overflow: 0.945963 HPWL: 188369837
[NesterovSolve] Iter: 280 overflow: 0.926591 HPWL: 225527027
[NesterovSolve] Iter: 290 overflow: 0.899966 HPWL: 268425877
[NesterovSolve] Iter: 300 overflow: 0.870154 HPWL: 305663957
[NesterovSolve] Iter: 310 overflow: 0.839197 HPWL: 337282156
[NesterovSolve] Iter: 320 overflow: 0.804943 HPWL: 362058985
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3202 nets.
[NesterovSolve] Iter: 330 overflow: 0.781204 HPWL: 378580082
[NesterovSolve] Iter: 340 overflow: 0.773867 HPWL: 405938169
[NesterovSolve] Iter: 350 overflow: 0.727855 HPWL: 458893951
[NesterovSolve] Iter: 360 overflow: 0.699859 HPWL: 451866503
[NesterovSolve] Iter: 370 overflow: 0.656739 HPWL: 440367002
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3202 nets.
[NesterovSolve] Iter: 380 overflow: 0.617751 HPWL: 486451004
[NesterovSolve] Snapshot saved at iter = 384
[NesterovSolve] Iter: 390 overflow: 0.575534 HPWL: 465171964
[NesterovSolve] Iter: 400 overflow: 0.527264 HPWL: 497606503
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3199 nets.
[NesterovSolve] Iter: 410 overflow: 0.480309 HPWL: 486116389
[NesterovSolve] Iter: 420 overflow: 0.423768 HPWL: 478261093
[NesterovSolve] Iter: 430 overflow: 0.366699 HPWL: 476428845
[NesterovSolve] Iter: 440 overflow: 0.32325 HPWL: 461153243
[NesterovSolve] Iter: 450 overflow: 0.284515 HPWL: 447386821
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3199 nets.
[NesterovSolve] Iter: 460 overflow: 0.254336 HPWL: 436928201
[NesterovSolve] Iter: 470 overflow: 0.222497 HPWL: 429350524
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3202 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 190 190
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 36100
[INFO GPL-0063] TotalRouteOverflowH2: 0.638095498085022
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 5
[INFO GPL-0066] 0.5%RC: 1.0012224051687453
[INFO GPL-0067] 1.0%RC: 1.0006112025843725
[INFO GPL-0068] 2.0%RC: 1.0003057477230881
[INFO GPL-0069] 5.0%RC: 1.0001223342596022
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0009168
[NesterovSolve] Iter: 480 overflow: 0.193481 HPWL: 424431168
[NesterovSolve] Iter: 490 overflow: 0.168747 HPWL: 420164340
[NesterovSolve] Iter: 500 overflow: 0.145758 HPWL: 417253396
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3197 nets.
[NesterovSolve] Iter: 510 overflow: 0.130087 HPWL: 415476336
[NesterovSolve] Iter: 520 overflow: 0.111513 HPWL: 414541117
[NesterovSolve] Finished with Overflow: 0.099494

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_47253_/CK ^
   0.13
_47253_/CK ^
   0.08      0.00       0.05


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47266_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.82                           rst_ni (net)
                  0.00    0.00  100.00 ^ _47266_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47266_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                 99.82   slack (MET)


Startpoint: _40182_ (negative level-sensitive latch clocked by clk)
Endpoint: _37897_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _40182_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _40182_/Q (DLL_X1)
     1    0.98                           gen_sub_units_scm[13].sub_unit_i.gen_cg_word_iter[16].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _37897_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _37897_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _47267_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47267_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47267_/CK (DFFR_X1)
                  0.82    0.88    0.88 v _47267_/Q (DFFR_X1)
   513  841.58                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[14] (net)
                  0.82    0.00    0.88 v _38923_/A (MUX2_X1)
                  0.01    0.28    1.16 v _38923_/Z (MUX2_X1)
     1    1.26                           _00543_ (net)
                  0.01    0.00    1.16 v _47267_/D (DFFR_X1)
                                  1.16   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47267_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47253_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.82                           rst_ni (net)
                  0.00    0.00  100.00 ^ _47253_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47253_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _39109_ (negative level-sensitive latch clocked by clk)
Endpoint: _37592_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _39109_/GN (DLL_X1)
                  0.01    0.07  500.07 v _39109_/Q (DLL_X1)
     1    1.66                           gen_sub_units_scm[11].sub_unit_i.cg_we_global.en_latch (net)
                  0.01    0.00  500.07 v _37592_/A2 (NAND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _37592_/A1 (NAND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _41059_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47263_/CK (DFFR_X1)
                  1.92    2.06    2.06 ^ _47263_/Q (DFFR_X1)
   513  903.37                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[10] (net)
                  1.99    0.43    2.49 ^ _41059_/D (DLH_X1)
                                  2.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _41059_/G (DLH_X1)
                          2.49    2.49   time borrowed from endpoint
                                  2.49   data required time
-----------------------------------------------------------------------------
                                  2.49   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.21
--------------------------------------------
max time borrow                       499.79
actual time borrow                      2.49
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47253_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.82                           rst_ni (net)
                  0.00    0.00  100.00 ^ _47253_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47253_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _39109_ (negative level-sensitive latch clocked by clk)
Endpoint: _37592_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _39109_/GN (DLL_X1)
                  0.01    0.07  500.07 v _39109_/Q (DLL_X1)
     1    1.66                           gen_sub_units_scm[11].sub_unit_i.cg_we_global.en_latch (net)
                  0.01    0.00  500.07 v _37592_/A2 (NAND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _37592_/A1 (NAND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _41059_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47263_/CK (DFFR_X1)
                  1.92    2.06    2.06 ^ _47263_/Q (DFFR_X1)
   513  903.37                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[10] (net)
                  1.99    0.43    2.49 ^ _41059_/D (DLH_X1)
                                  2.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _41059_/G (DLH_X1)
                          2.49    2.49   time borrowed from endpoint
                                  2.49   data required time
-----------------------------------------------------------------------------
                                  2.49   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.21
--------------------------------------------
max time borrow                       499.79
actual time borrow                      2.49
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.01e-05   2.20e-06   2.68e-04   3.01e-04  44.9%
Combinational          6.74e-06   2.06e-05   3.41e-04   3.69e-04  55.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-05   2.28e-05   6.10e-04   6.70e-04 100.0%
                           5.5%       3.4%      91.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 39115 u^2 27% utilization.

Elapsed time: 1:24.07[h:]min:sec. CPU time: user 83.82 sys 0.22 (99%). Peak memory: 396860KB.
