// Seed: 3534004825
`timescale 1ps / 1ps
module module_0 ();
  logic id_1;
  type_5(
      id_0, {1{1 || 1}}, id_0
  );
  logic id_2;
  logic id_3 = id_3 > 1'h0;
endmodule
