INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Studia/SDUP/new/SDUP_Project/project_FFT_correct/project_FFT.srcs/sources_1/new/dual_port_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Studia/SDUP/new/SDUP_Project/project_FFT_correct/project_FFT.srcs/sources_1/new/signal_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Studia/SDUP/new/SDUP_Project/project_FFT_correct/project_FFT.srcs/sim_1/new/signal_rtl_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_rtl_TB
