<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › bnx2i › 57xx_iscsi_hsi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>57xx_iscsi_hsi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* 57xx_iscsi_hsi.h: Broadcom NetXtreme II iSCSI HSI.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2006 - 2012 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * Written by: Anil Veerabhadrappa (anilgv@broadcom.com)</span>
<span class="cm"> * Maintained by: Eddie Wai (eddie.wai@broadcom.com)</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __57XX_ISCSI_HSI_LINUX_LE__</span>
<span class="cp">#define __57XX_ISCSI_HSI_LINUX_LE__</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI Async CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_async_msg</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">async_event</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">async_vcode</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">param1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">param1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">async_vcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">async_event</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">param2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">param3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">param3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">param2</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved7</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI Buffer Descriptor (BD)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_bd</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">buffer_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">buffer_addr_lo</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">buffer_length</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">buffer_length</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_BD_RESERVED1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_BD_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_BD_LAST_IN_BD_CHAIN (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_BD_LAST_IN_BD_CHAIN_SHIFT 6</span>
<span class="cp">#define ISCSI_BD_FIRST_IN_BD_CHAIN (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_BD_FIRST_IN_BD_CHAIN_SHIFT 7</span>
<span class="cp">#define ISCSI_BD_RESERVED2 (0xFF&lt;&lt;8)</span>
<span class="cp">#define ISCSI_BD_RESERVED2_SHIFT 8</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_BD_RESERVED1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_BD_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_BD_LAST_IN_BD_CHAIN (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_BD_LAST_IN_BD_CHAIN_SHIFT 6</span>
<span class="cp">#define ISCSI_BD_FIRST_IN_BD_CHAIN (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_BD_FIRST_IN_BD_CHAIN_SHIFT 7</span>
<span class="cp">#define ISCSI_BD_RESERVED2 (0xFF&lt;&lt;8)</span>
<span class="cp">#define ISCSI_BD_RESERVED2_SHIFT 8</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI Cleanup SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_cleanup_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CLEANUP_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved4</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI Cleanup CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_cleanup_response</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CLEANUP_RESPONSE_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved6</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * SCSI read/write SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_cmd_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TASK_ATTR (0x7&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TASK_ATTR_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_REQUEST_RESERVED1 (0x3&lt;&lt;3)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_RESERVED1_SHIFT 3</span>
<span class="cp">#define ISCSI_CMD_REQUEST_WRITE (0x1&lt;&lt;5)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_WRITE_SHIFT 5</span>
<span class="cp">#define ISCSI_CMD_REQUEST_READ (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_READ_SHIFT 6</span>
<span class="cp">#define ISCSI_CMD_REQUEST_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_FINAL_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TASK_ATTR (0x7&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TASK_ATTR_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_REQUEST_RESERVED1 (0x3&lt;&lt;3)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_RESERVED1_SHIFT 3</span>
<span class="cp">#define ISCSI_CMD_REQUEST_WRITE (0x1&lt;&lt;5)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_WRITE_SHIFT 5</span>
<span class="cp">#define ISCSI_CMD_REQUEST_READ (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_READ_SHIFT 6</span>
<span class="cp">#define ISCSI_CMD_REQUEST_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_FINAL_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">ud_buffer_offset</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sd_buffer_offset</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sd_buffer_offset</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ud_buffer_offset</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">lun</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CMD_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">total_data_transfer_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cdb</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">zero_fill</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sd_start_bd_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ud_start_bd_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ud_start_bd_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sd_start_bd_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * task statistics for write response</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_write_resp_task_stat</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">num_data_ins</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * task statistics for read response</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_read_resp_task_stat</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">num_data_outs</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_r2ts</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">num_r2ts</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_data_outs</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * task statistics for iSCSI cmd response</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">bnx2i_cmd_resp_task_stat</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">bnx2i_write_resp_task_stat</span> <span class="n">write_stat</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_read_resp_task_stat</span> <span class="n">read_stat</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * SCSI Command CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_cmd_response</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED0 (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED0_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_UNDERFLOW (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_UNDERFLOW_SHIFT 1</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_OVERFLOW (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_OVERFLOW_SHIFT 2</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_UNDERFLOW (0x1&lt;&lt;3)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_UNDERFLOW_SHIFT 3</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_OVERFLOW (0x1&lt;&lt;4)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_OVERFLOW_SHIFT 4</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED1 (0x7&lt;&lt;5)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED1_SHIFT 5</span>
	<span class="n">u8</span> <span class="n">response</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED0 (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED0_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_UNDERFLOW (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_UNDERFLOW_SHIFT 1</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_OVERFLOW (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESIDUAL_OVERFLOW_SHIFT 2</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_UNDERFLOW (0x1&lt;&lt;3)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_UNDERFLOW_SHIFT 3</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_OVERFLOW (0x1&lt;&lt;4)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_BR_RESIDUAL_OVERFLOW_SHIFT 4</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED1 (0x7&lt;&lt;5)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_RESERVED1_SHIFT 5</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">residual_count</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="k">union</span> <span class="n">bnx2i_cmd_resp_task_stat</span> <span class="n">task_stat</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved6</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_CMD_RESPONSE_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * firmware middle-path request SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_fw_mp_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hdr_opaque1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hdr_opaque1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdr_opaque2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">hdr_opaque3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_buffer</span><span class="p">;</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESP_BUFFER_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESP_BUFFER_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_NUM_RESP_BDS (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_NUM_RESP_BDS_SHIFT 24</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED1 (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_LOCAL_COMPLETION (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_LOCAL_COMPLETION_SHIFT 1</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_UPDATE_EXP_STAT_SN (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_UPDATE_EXP_STAT_SN_SHIFT 2</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED2 (0x1F&lt;&lt;3)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED2_SHIFT 3</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED1 (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_LOCAL_COMPLETION (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_LOCAL_COMPLETION_SHIFT 1</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_UPDATE_EXP_STAT_SN (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_UPDATE_EXP_STAT_SN_SHIFT 2</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED2 (0x1F&lt;&lt;3)</span>
<span class="cp">#define ISCSI_FW_MP_REQUEST_RESERVED2_SHIFT 3</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * firmware response - CQE: used only by firmware</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_fw_response</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">hdr_dword1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">hdr_exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdr_max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdr_ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdr_res_cnt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cqe_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_FW_RESPONSE_RESERVED2 (0xFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_FW_RESPONSE_RESERVED2_SHIFT 0</span>
<span class="cp">#define ISCSI_FW_RESPONSE_ERR_CODE (0xFF&lt;&lt;8)</span>
<span class="cp">#define ISCSI_FW_RESPONSE_ERR_CODE_SHIFT 8</span>
<span class="cp">#define ISCSI_FW_RESPONSE_RESERVED3 (0xFFFF&lt;&lt;16)</span>
<span class="cp">#define ISCSI_FW_RESPONSE_RESERVED3_SHIFT 16</span>
	<span class="n">u32</span> <span class="n">stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdr_dword2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">hdr_dword3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">task_stat</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdr_itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI KCQ CQE parameters</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">iscsi_kcqe_params</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reserved0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI KCQ CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kcqe</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">completion_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">iscsi_conn_context_id</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">iscsi_kcqe_params</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KCQE_RESERVED0 (0xF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KCQE_RESERVED0_SHIFT 0</span>
<span class="cp">#define ISCSI_KCQE_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KCQE_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define ISCSI_KCQE_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_KCQE_RESERVED1_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KCQE_RESERVED0 (0xF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KCQE_RESERVED0_SHIFT 0</span>
<span class="cp">#define ISCSI_KCQE_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KCQE_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define ISCSI_KCQE_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_KCQE_RESERVED1_SHIFT 7</span>
<span class="cp">#endif</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * iSCSI KWQE header</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED0 (0xF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED0_SHIFT 0</span>
<span class="cp">#define ISCSI_KWQE_HEADER_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KWQE_HEADER_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED1_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED0 (0xF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED0_SHIFT 0</span>
<span class="cp">#define ISCSI_KWQE_HEADER_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KWQE_HEADER_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_KWQE_HEADER_RESERVED1_SHIFT 7</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI firmware init request 1</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_init1</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_cqs</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_cqs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">dummy_buffer_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dummy_buffer_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">num_ccells_per_conn</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_tasks_per_conn</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">num_tasks_per_conn</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_ccells_per_conn</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_wqes_per_page</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sq_num_wqes</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_num_wqes</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sq_wqes_per_page</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_log_wqes_per_page</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KWQE_INIT1_PAGE_SIZE (0xF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_PAGE_SIZE_SHIFT 0</span>
<span class="cp">#define ISCSI_KWQE_INIT1_DELAYED_ACK_ENABLE (0x1&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_DELAYED_ACK_ENABLE_SHIFT 4</span>
<span class="cp">#define ISCSI_KWQE_INIT1_KEEP_ALIVE_ENABLE (0x1&lt;&lt;5)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_KEEP_ALIVE_ENABLE_SHIFT 5</span>
<span class="cp">#define ISCSI_KWQE_INIT1_RESERVED1 (0x3&lt;&lt;6)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_RESERVED1_SHIFT 6</span>
	<span class="n">u16</span> <span class="n">cq_num_wqes</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_num_wqes</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KWQE_INIT1_PAGE_SIZE (0xF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_PAGE_SIZE_SHIFT 0</span>
<span class="cp">#define ISCSI_KWQE_INIT1_DELAYED_ACK_ENABLE (0x1&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_DELAYED_ACK_ENABLE_SHIFT 4</span>
<span class="cp">#define ISCSI_KWQE_INIT1_KEEP_ALIVE_ENABLE (0x1&lt;&lt;5)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_KEEP_ALIVE_ENABLE_SHIFT 5</span>
<span class="cp">#define ISCSI_KWQE_INIT1_RESERVED1 (0x3&lt;&lt;6)</span>
<span class="cp">#define ISCSI_KWQE_INIT1_RESERVED1_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">cq_log_wqes_per_page</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_num_pages</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sq_num_pages</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_num_pages</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cq_num_pages</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rq_buffer_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rq_num_wqes</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rq_num_wqes</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rq_buffer_size</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI firmware init request 2</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_init2</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">max_cq_sqn</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">max_cq_sqn</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">error_bit_map</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Initial iSCSI connection offload request 1</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_offload1</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">sq_page_table_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_page_table_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cq_page_table_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cq_page_table_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI Page Table Entry (PTE)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_pte</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lo</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Initial iSCSI connection offload request 2</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_offload2</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rq_page_table_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rq_page_table_addr_hi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_pte</span> <span class="n">sq_first_pte</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_pte</span> <span class="n">cq_first_pte</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_additional_wqes</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Initial iSCSI connection offload request 3</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_offload3</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_pte</span> <span class="n">qp_first_pte</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI connection update request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_update</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">session_error_recovery_level</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_outstanding_r2ts</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">conn_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_HEADER_DIGEST (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_HEADER_DIGEST_SHIFT 0</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_DATA_DIGEST (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_DATA_DIGEST_SHIFT 1</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_INITIAL_R2T (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_INITIAL_R2T_SHIFT 2</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_IMMEDIATE_DATA (0x1&lt;&lt;3)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_IMMEDIATE_DATA_SHIFT 3</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_OOO_SUPPORT_MODE (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_OOO_SUPPORT_MODE_SHIFT 4</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_RESERVED1 (0x3&lt;&lt;6)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_RESERVED1_SHIFT 6</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">conn_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_HEADER_DIGEST (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_HEADER_DIGEST_SHIFT 0</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_DATA_DIGEST (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_DATA_DIGEST_SHIFT 1</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_INITIAL_R2T (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_INITIAL_R2T_SHIFT 2</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_IMMEDIATE_DATA (0x1&lt;&lt;3)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_IMMEDIATE_DATA_SHIFT 3</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_OOO_SUPPORT_MODE (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_OOO_SUPPORT_MODE_SHIFT 4</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_RESERVED1 (0x3&lt;&lt;6)</span>
<span class="cp">#define ISCSI_KWQE_CONN_UPDATE_RESERVED1_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_outstanding_r2ts</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">session_error_recovery_level</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">context_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_send_pdu_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_recv_pdu_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">first_burst_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_burst_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI destroy connection request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_destroy</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">context_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI KWQ WQE</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">iscsi_kwqe</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_init1</span> <span class="n">init1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_init2</span> <span class="n">init2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_offload1</span> <span class="n">conn_offload1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_offload2</span> <span class="n">conn_offload2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_update</span> <span class="n">conn_update</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_kwqe_conn_destroy</span> <span class="n">conn_destroy</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI Login SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_login_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_NEXT_STAGE (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_NEXT_STAGE_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CURRENT_STAGE (0x3&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CURRENT_STAGE_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED0 (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED0_SHIFT 4</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TRANSIT (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TRANSIT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">version_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">version_min</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">version_min</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">version_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_NEXT_STAGE (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_NEXT_STAGE_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CURRENT_STAGE (0x3&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CURRENT_STAGE_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED0 (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED0_SHIFT 4</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TRANSIT (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TRANSIT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">isid_lo</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">isid_hi</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tsih</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tsih</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">isid_hi</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_buffer</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESP_BUFFER_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESP_BUFFER_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_NUM_RESP_BDS (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_NUM_RESP_BDS_SHIFT 24</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved8</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED5 (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED5_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_UPDATE_EXP_STAT_SN (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_UPDATE_EXP_STAT_SN_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED6 (0x1F&lt;&lt;3)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED6_SHIFT 3</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED5 (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED5_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_UPDATE_EXP_STAT_SN (0x1&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_UPDATE_EXP_STAT_SN_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED6 (0x1F&lt;&lt;3)</span>
<span class="cp">#define ISCSI_LOGIN_REQUEST_RESERVED6_SHIFT 3</span>
	<span class="n">u8</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved8</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved10</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved9</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved9</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved10</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI Login CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_login_response</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_NEXT_STAGE (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_NEXT_STAGE_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CURRENT_STAGE (0x3&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CURRENT_STAGE_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_RESERVED0 (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_RESERVED0_SHIFT 4</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TRANSIT (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TRANSIT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">version_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">version_active</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">version_active</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">version_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_NEXT_STAGE (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_NEXT_STAGE_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CURRENT_STAGE (0x3&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CURRENT_STAGE_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_RESERVED0 (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_RESERVED0_SHIFT 4</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TRANSIT (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TRANSIT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">isid_lo</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">isid_hi</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tsih</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tsih</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">isid_hi</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">status_class</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status_detail</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status_detail</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status_class</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGIN_RESPONSE_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved6</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI Logout SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_logout_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_REASON (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_REASON_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_ALWAYS_ONE (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_ALWAYS_ONE_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_REASON (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_REASON_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_ALWAYS_ONE (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_ALWAYS_ONE_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGOUT_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved4</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">zero_fill</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI Logout CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_logout_response</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved6</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">time_to_wait</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">time_to_retain</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">time_to_retain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">time_to_wait</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved7</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved8</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_LOGOUT_RESPONSE_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved8</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI Nop-In CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_nop_in_msg</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved6</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_NOP_IN_MSG_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI NOP-OUT SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_nop_out_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED1 (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ALWAYS_ONE (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ALWAYS_ONE_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED1 (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ALWAYS_ONE (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ALWAYS_ONE_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_buffer</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESP_BUFFER_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESP_BUFFER_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_NUM_RESP_BDS (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_NUM_RESP_BDS_SHIFT 24</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED4 (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED4_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_LOCAL_COMPLETION (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_LOCAL_COMPLETION_SHIFT 1</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ZERO_FILL (0x3F&lt;&lt;2)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ZERO_FILL_SHIFT 2</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED4 (0x1&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_RESERVED4_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_LOCAL_COMPLETION (0x1&lt;&lt;1)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_LOCAL_COMPLETION_SHIFT 1</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ZERO_FILL (0x3F&lt;&lt;2)</span>
<span class="cp">#define ISCSI_NOP_OUT_REQUEST_ZERO_FILL_SHIFT 2</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved9</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved8</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved8</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved9</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI Reject CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_reject_msg</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reason</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reason</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * bnx2i iSCSI TMF SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_tmf_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_REQUEST_FUNCTION (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_FUNCTION_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_REQUEST_ALWAYS_ONE (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_ALWAYS_ONE_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_REQUEST_FUNCTION (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_FUNCTION_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_REQUEST_ALWAYS_ONE (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_ALWAYS_ONE_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TMF_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ref_itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ref_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">zero_fill</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI Text SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_text_request</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_RESERVED1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_FINAL_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_RESERVED1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_FINAL_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved4</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_bd_list_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp_buffer</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_RESP_BUFFER_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_RESP_BUFFER_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_NUM_RESP_BDS (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_TEXT_REQUEST_NUM_RESP_BDS_SHIFT 24</span>
	<span class="n">u32</span> <span class="n">zero_fill</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bd_list_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">num_bds</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_index</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI SQ WQE</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">iscsi_request</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">bnx2i_cmd_request</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_tmf_request</span> <span class="n">tmf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_nop_out_request</span> <span class="n">nop_out</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_login_request</span> <span class="n">login_req</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_text_request</span> <span class="n">text</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_logout_request</span> <span class="n">logout_req</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_cleanup_request</span> <span class="n">cleanup</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI TMF CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_tmf_response</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved6</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TMF_RESPONSE_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI Text CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bnx2i_text_response</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_RESERVED1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_FINAL_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">response_flags</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_RESERVED1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_RESERVED1_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_CONT (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_CONT_SHIFT 6</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_FINAL_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved6</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_TYPE_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_INDEX (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_INDEX_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_TYPE (0x3&lt;&lt;14)</span>
<span class="cp">#define ISCSI_TEXT_RESPONSE_TYPE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cq_req_sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI CQE</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">iscsi_response</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">bnx2i_cmd_response</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_tmf_response</span> <span class="n">tmf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_login_response</span> <span class="n">login_resp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_text_response</span> <span class="n">text</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_logout_response</span> <span class="n">logout_resp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_cleanup_response</span> <span class="n">cleanup</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_reject_msg</span> <span class="n">reject</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_async_msg</span> <span class="n">async</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bnx2i_nop_in_msg</span> <span class="n">nop_in</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __57XX_ISCSI_HSI_LINUX_LE__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
