
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	4011f0 <ferror@plt+0x60>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 414000 <ferror@plt+0x12e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <dcgettext@plt>:
  401110:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <longjmp@plt>:
  401120:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <printf@plt>:
  401130:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <__errno_location@plt>:
  401140:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <alarm@plt>:
  401150:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	mov	x29, #0x0                   	// #0
  4011a4:	mov	x30, #0x0                   	// #0
  4011a8:	mov	x5, x0
  4011ac:	ldr	x1, [sp]
  4011b0:	add	x2, sp, #0x8
  4011b4:	mov	x6, sp
  4011b8:	movz	x0, #0x0, lsl #48
  4011bc:	movk	x0, #0x0, lsl #32
  4011c0:	movk	x0, #0x40, lsl #16
  4011c4:	movk	x0, #0x15fc
  4011c8:	movz	x3, #0x0, lsl #48
  4011cc:	movk	x3, #0x0, lsl #32
  4011d0:	movk	x3, #0x40, lsl #16
  4011d4:	movk	x3, #0x4000
  4011d8:	movz	x4, #0x0, lsl #48
  4011dc:	movk	x4, #0x0, lsl #32
  4011e0:	movk	x4, #0x40, lsl #16
  4011e4:	movk	x4, #0x4080
  4011e8:	bl	401070 <__libc_start_main@plt>
  4011ec:	bl	4010c0 <abort@plt>
  4011f0:	adrp	x0, 414000 <ferror@plt+0x12e70>
  4011f4:	ldr	x0, [x0, #4064]
  4011f8:	cbz	x0, 401200 <ferror@plt+0x70>
  4011fc:	b	4010a0 <__gmon_start__@plt>
  401200:	ret
  401204:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401208:	add	x0, x0, #0x140
  40120c:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401210:	add	x1, x1, #0x140
  401214:	cmp	x0, x1
  401218:	b.eq	40124c <ferror@plt+0xbc>  // b.none
  40121c:	stp	x29, x30, [sp, #-32]!
  401220:	mov	x29, sp
  401224:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401228:	ldr	x0, [x0, #184]
  40122c:	str	x0, [sp, #24]
  401230:	mov	x1, x0
  401234:	cbz	x1, 401244 <ferror@plt+0xb4>
  401238:	adrp	x0, 415000 <ferror@plt+0x13e70>
  40123c:	add	x0, x0, #0x140
  401240:	blr	x1
  401244:	ldp	x29, x30, [sp], #32
  401248:	ret
  40124c:	ret
  401250:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401254:	add	x0, x0, #0x140
  401258:	adrp	x1, 415000 <ferror@plt+0x13e70>
  40125c:	add	x1, x1, #0x140
  401260:	sub	x0, x0, x1
  401264:	lsr	x1, x0, #63
  401268:	add	x0, x1, x0, asr #3
  40126c:	cmp	xzr, x0, asr #1
  401270:	b.eq	4012a8 <ferror@plt+0x118>  // b.none
  401274:	stp	x29, x30, [sp, #-32]!
  401278:	mov	x29, sp
  40127c:	asr	x1, x0, #1
  401280:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401284:	ldr	x0, [x0, #192]
  401288:	str	x0, [sp, #24]
  40128c:	mov	x2, x0
  401290:	cbz	x2, 4012a0 <ferror@plt+0x110>
  401294:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401298:	add	x0, x0, #0x140
  40129c:	blr	x2
  4012a0:	ldp	x29, x30, [sp], #32
  4012a4:	ret
  4012a8:	ret
  4012ac:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4012b0:	ldrb	w0, [x0, #368]
  4012b4:	cbnz	w0, 4012d8 <ferror@plt+0x148>
  4012b8:	stp	x29, x30, [sp, #-16]!
  4012bc:	mov	x29, sp
  4012c0:	bl	401204 <ferror@plt+0x74>
  4012c4:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4012c8:	mov	w1, #0x1                   	// #1
  4012cc:	strb	w1, [x0, #368]
  4012d0:	ldp	x29, x30, [sp], #16
  4012d4:	ret
  4012d8:	ret
  4012dc:	stp	x29, x30, [sp, #-16]!
  4012e0:	mov	x29, sp
  4012e4:	bl	401250 <ferror@plt+0xc0>
  4012e8:	ldp	x29, x30, [sp], #16
  4012ec:	ret
  4012f0:	stp	x29, x30, [sp, #-32]!
  4012f4:	mov	x29, sp
  4012f8:	str	x19, [sp, #16]
  4012fc:	mov	x19, x0
  401300:	mov	w2, #0x5                   	// #5
  401304:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401308:	add	x1, x1, #0xc8
  40130c:	mov	x0, #0x0                   	// #0
  401310:	bl	401110 <dcgettext@plt>
  401314:	mov	x1, x19
  401318:	bl	400f80 <fputs@plt>
  40131c:	mov	w2, #0x5                   	// #5
  401320:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401324:	add	x1, x1, #0xd8
  401328:	mov	x0, #0x0                   	// #0
  40132c:	bl	401110 <dcgettext@plt>
  401330:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401334:	ldr	x2, [x1, #360]
  401338:	mov	x1, x0
  40133c:	mov	x0, x19
  401340:	bl	401160 <fprintf@plt>
  401344:	mov	w2, #0x5                   	// #5
  401348:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40134c:	add	x1, x1, #0xf0
  401350:	mov	x0, #0x0                   	// #0
  401354:	bl	401110 <dcgettext@plt>
  401358:	mov	x1, x19
  40135c:	bl	400f80 <fputs@plt>
  401360:	mov	w2, #0x5                   	// #5
  401364:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401368:	add	x1, x1, #0x100
  40136c:	mov	x0, #0x0                   	// #0
  401370:	bl	401110 <dcgettext@plt>
  401374:	mov	x1, x19
  401378:	bl	400f80 <fputs@plt>
  40137c:	mov	w2, #0x5                   	// #5
  401380:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401384:	add	x1, x1, #0x130
  401388:	mov	x0, #0x0                   	// #0
  40138c:	bl	401110 <dcgettext@plt>
  401390:	mov	x1, x19
  401394:	bl	400f80 <fputs@plt>
  401398:	mov	w2, #0x5                   	// #5
  40139c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013a0:	add	x1, x1, #0x158
  4013a4:	mov	x0, #0x0                   	// #0
  4013a8:	bl	401110 <dcgettext@plt>
  4013ac:	mov	x1, x19
  4013b0:	bl	400f80 <fputs@plt>
  4013b4:	mov	w2, #0x5                   	// #5
  4013b8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013bc:	add	x1, x1, #0x160
  4013c0:	mov	x0, #0x0                   	// #0
  4013c4:	bl	401110 <dcgettext@plt>
  4013c8:	mov	x1, x19
  4013cc:	bl	400f80 <fputs@plt>
  4013d0:	mov	w2, #0x5                   	// #5
  4013d4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013d8:	add	x1, x1, #0x190
  4013dc:	mov	x0, #0x0                   	// #0
  4013e0:	bl	401110 <dcgettext@plt>
  4013e4:	mov	x1, x19
  4013e8:	bl	400f80 <fputs@plt>
  4013ec:	mov	w2, #0x5                   	// #5
  4013f0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013f4:	add	x1, x1, #0x1c8
  4013f8:	mov	x0, #0x0                   	// #0
  4013fc:	bl	401110 <dcgettext@plt>
  401400:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401404:	add	x2, x2, #0x1e8
  401408:	mov	x1, x0
  40140c:	mov	x0, x19
  401410:	bl	401160 <fprintf@plt>
  401414:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401418:	ldr	x0, [x0, #328]
  40141c:	cmp	x0, x19
  401420:	cset	w0, eq  // eq = none
  401424:	bl	400f90 <exit@plt>
  401428:	stp	x29, x30, [sp, #-16]!
  40142c:	mov	x29, sp
  401430:	adrp	x1, 401000 <__fpending@plt>
  401434:	add	x1, x1, #0x428
  401438:	mov	w0, #0xe                   	// #14
  40143c:	bl	401020 <signal@plt>
  401440:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401444:	ldr	w0, [x0, #304]
  401448:	bl	401150 <alarm@plt>
  40144c:	ldp	x29, x30, [sp], #16
  401450:	ret
  401454:	stp	x29, x30, [sp, #-64]!
  401458:	mov	x29, sp
  40145c:	stp	x19, x20, [sp, #16]
  401460:	str	x21, [sp, #32]
  401464:	mov	w20, w0
  401468:	adrp	x1, 401000 <__fpending@plt>
  40146c:	add	x1, x1, #0x454
  401470:	mov	w0, #0x1c                  	// #28
  401474:	bl	401020 <signal@plt>
  401478:	add	x2, sp, #0x38
  40147c:	mov	x1, #0x5413                	// #21523
  401480:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401484:	ldr	w0, [x0, #308]
  401488:	bl	401170 <ioctl@plt>
  40148c:	cmn	w0, #0x1
  401490:	b.eq	4014b4 <ferror@plt+0x324>  // b.none
  401494:	ldrh	w0, [sp, #58]
  401498:	cbz	w0, 4014a4 <ferror@plt+0x314>
  40149c:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4014a0:	str	w0, [x1, #312]
  4014a4:	ldrh	w0, [sp, #56]
  4014a8:	cbz	w0, 4014b4 <ferror@plt+0x324>
  4014ac:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4014b0:	str	w0, [x1, #316]
  4014b4:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4014b8:	ldr	w19, [x0, #312]
  4014bc:	sub	w1, w19, #0x2
  4014c0:	mov	w0, #0x7ffffffc            	// #2147483644
  4014c4:	cmp	w1, w0
  4014c8:	b.hi	401554 <ferror@plt+0x3c4>  // b.pmore
  4014cc:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4014d0:	ldr	w1, [x0, #316]
  4014d4:	cmp	w1, #0x1
  4014d8:	b.le	401578 <ferror@plt+0x3e8>
  4014dc:	mov	w0, #0x7fffffff            	// #2147483647
  4014e0:	sdiv	w0, w0, w19
  4014e4:	cmp	w1, w0
  4014e8:	b.ge	401578 <ferror@plt+0x3e8>  // b.tcont
  4014ec:	mul	w19, w19, w1
  4014f0:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4014f4:	add	x1, x0, #0x178
  4014f8:	str	w19, [x0, #376]
  4014fc:	ldr	x0, [x1, #8]
  401500:	cbz	x0, 40159c <ferror@plt+0x40c>
  401504:	sxtw	x21, w19
  401508:	mov	x1, x21
  40150c:	bl	401090 <realloc@plt>
  401510:	cbz	x0, 4015d0 <ferror@plt+0x440>
  401514:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401518:	str	x0, [x1, #384]
  40151c:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401520:	ldr	x21, [x0, #384]
  401524:	sub	w2, w19, #0x1
  401528:	sxtw	x2, w2
  40152c:	mov	w1, #0x20                  	// #32
  401530:	mov	x0, x21
  401534:	bl	401080 <memset@plt>
  401538:	add	x19, x21, w19, sxtw
  40153c:	sturb	wzr, [x19, #-2]
  401540:	cbnz	w20, 4015e8 <ferror@plt+0x458>
  401544:	ldp	x19, x20, [sp, #16]
  401548:	ldr	x21, [sp, #32]
  40154c:	ldp	x29, x30, [sp], #64
  401550:	ret
  401554:	mov	w2, #0x5                   	// #5
  401558:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40155c:	add	x1, x1, #0x1f8
  401560:	mov	x0, #0x0                   	// #0
  401564:	bl	401110 <dcgettext@plt>
  401568:	mov	x2, x0
  40156c:	mov	w1, #0x0                   	// #0
  401570:	mov	w0, #0x1                   	// #1
  401574:	bl	400fb0 <error@plt>
  401578:	mov	w2, #0x5                   	// #5
  40157c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401580:	add	x1, x1, #0x1f8
  401584:	mov	x0, #0x0                   	// #0
  401588:	bl	401110 <dcgettext@plt>
  40158c:	mov	x2, x0
  401590:	mov	w1, #0x0                   	// #0
  401594:	mov	w0, #0x1                   	// #1
  401598:	bl	400fb0 <error@plt>
  40159c:	sxtw	x21, w19
  4015a0:	mov	x0, x21
  4015a4:	bl	401040 <malloc@plt>
  4015a8:	cbz	x0, 4015b8 <ferror@plt+0x428>
  4015ac:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4015b0:	str	x0, [x1, #384]
  4015b4:	b	40151c <ferror@plt+0x38c>
  4015b8:	mov	x3, x21
  4015bc:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4015c0:	add	x2, x2, #0x218
  4015c4:	mov	w1, #0x0                   	// #0
  4015c8:	mov	w0, #0x1                   	// #1
  4015cc:	bl	400fb0 <error@plt>
  4015d0:	mov	x3, x21
  4015d4:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4015d8:	add	x2, x2, #0x218
  4015dc:	mov	w1, #0x0                   	// #0
  4015e0:	mov	w0, #0x1                   	// #1
  4015e4:	bl	400fb0 <error@plt>
  4015e8:	mov	w1, #0x1                   	// #1
  4015ec:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4015f0:	add	x0, x0, #0x178
  4015f4:	add	x0, x0, #0x10
  4015f8:	bl	401120 <longjmp@plt>
  4015fc:	stp	x29, x30, [sp, #-128]!
  401600:	mov	x29, sp
  401604:	stp	x19, x20, [sp, #16]
  401608:	stp	x21, x22, [sp, #32]
  40160c:	stp	x23, x24, [sp, #48]
  401610:	stp	x25, x26, [sp, #64]
  401614:	stp	x27, x28, [sp, #80]
  401618:	mov	w20, w0
  40161c:	mov	x19, x1
  401620:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401624:	ldr	x1, [x0, #360]
  401628:	adrp	x0, 415000 <ferror@plt+0x13e70>
  40162c:	str	x1, [x0, #320]
  401630:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401634:	add	x1, x1, #0xd0
  401638:	mov	w0, #0x6                   	// #6
  40163c:	bl	401180 <setlocale@plt>
  401640:	adrp	x21, 404000 <ferror@plt+0x2e70>
  401644:	add	x21, x21, #0x250
  401648:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40164c:	add	x1, x1, #0x238
  401650:	mov	x0, x21
  401654:	bl	401060 <bindtextdomain@plt>
  401658:	mov	x0, x21
  40165c:	bl	4010d0 <textdomain@plt>
  401660:	adrp	x0, 401000 <__fpending@plt>
  401664:	add	x0, x0, #0xf08
  401668:	bl	404088 <ferror@plt+0x2ef8>
  40166c:	adrp	x22, 404000 <ferror@plt+0x2e70>
  401670:	add	x22, x22, #0x378
  401674:	adrp	x21, 404000 <ferror@plt+0x2e70>
  401678:	add	x21, x21, #0x300
  40167c:	adrp	x24, 415000 <ferror@plt+0x13e70>
  401680:	adrp	x23, 404000 <ferror@plt+0x2e70>
  401684:	add	x23, x23, #0x260
  401688:	mov	x4, #0x0                   	// #0
  40168c:	mov	x3, x22
  401690:	mov	x2, x21
  401694:	mov	x1, x19
  401698:	mov	w0, w20
  40169c:	bl	4010e0 <getopt_long@plt>
  4016a0:	cmn	w0, #0x1
  4016a4:	b.eq	401808 <ferror@plt+0x678>  // b.none
  4016a8:	cmp	w0, #0x64
  4016ac:	b.eq	401768 <ferror@plt+0x5d8>  // b.none
  4016b0:	b.le	401718 <ferror@plt+0x588>
  4016b4:	cmp	w0, #0x68
  4016b8:	b.eq	4017f0 <ferror@plt+0x660>  // b.none
  4016bc:	cmp	w0, #0x73
  4016c0:	b.ne	4017fc <ferror@plt+0x66c>  // b.any
  4016c4:	ldr	x25, [x24, #336]
  4016c8:	mov	w2, #0x5                   	// #5
  4016cc:	mov	x1, x23
  4016d0:	mov	x0, #0x0                   	// #0
  4016d4:	bl	401110 <dcgettext@plt>
  4016d8:	mov	x1, x0
  4016dc:	mov	x0, x25
  4016e0:	bl	401b98 <ferror@plt+0xa08>
  4016e4:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4016e8:	str	d0, [x0, #704]
  4016ec:	fcmpe	d0, #0.0
  4016f0:	b.pl	401688 <ferror@plt+0x4f8>  // b.nfrst
  4016f4:	mov	w2, #0x5                   	// #5
  4016f8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4016fc:	add	x1, x1, #0x280
  401700:	mov	x0, #0x0                   	// #0
  401704:	bl	401110 <dcgettext@plt>
  401708:	mov	x2, x0
  40170c:	mov	w1, #0x0                   	// #0
  401710:	mov	w0, #0x1                   	// #1
  401714:	bl	400fb0 <error@plt>
  401718:	cmp	w0, #0x56
  40171c:	b.ne	4017fc <ferror@plt+0x66c>  // b.any
  401720:	mov	w2, #0x5                   	// #5
  401724:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401728:	add	x1, x1, #0x2d8
  40172c:	mov	x0, #0x0                   	// #0
  401730:	bl	401110 <dcgettext@plt>
  401734:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401738:	add	x2, x2, #0x2e8
  40173c:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401740:	ldr	x1, [x1, #360]
  401744:	bl	401130 <printf@plt>
  401748:	mov	w0, #0x0                   	// #0
  40174c:	ldp	x19, x20, [sp, #16]
  401750:	ldp	x21, x22, [sp, #32]
  401754:	ldp	x23, x24, [sp, #48]
  401758:	ldp	x25, x26, [sp, #64]
  40175c:	ldp	x27, x28, [sp, #80]
  401760:	ldp	x29, x30, [sp], #128
  401764:	ret
  401768:	ldr	x25, [x24, #336]
  40176c:	mov	w2, #0x5                   	// #5
  401770:	mov	x1, x23
  401774:	mov	x0, #0x0                   	// #0
  401778:	bl	401110 <dcgettext@plt>
  40177c:	mov	x1, x0
  401780:	mov	x0, x25
  401784:	bl	401b04 <ferror@plt+0x974>
  401788:	cmp	x0, #0x0
  40178c:	b.le	4017a8 <ferror@plt+0x618>
  401790:	mov	x1, #0xffffffff            	// #4294967295
  401794:	cmp	x0, x1
  401798:	b.gt	4017cc <ferror@plt+0x63c>
  40179c:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4017a0:	str	w0, [x1, #304]
  4017a4:	b	401688 <ferror@plt+0x4f8>
  4017a8:	mov	w2, #0x5                   	// #5
  4017ac:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017b0:	add	x1, x1, #0x2a0
  4017b4:	mov	x0, #0x0                   	// #0
  4017b8:	bl	401110 <dcgettext@plt>
  4017bc:	mov	x2, x0
  4017c0:	mov	w1, #0x0                   	// #0
  4017c4:	mov	w0, #0x1                   	// #1
  4017c8:	bl	400fb0 <error@plt>
  4017cc:	mov	w2, #0x5                   	// #5
  4017d0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017d4:	add	x1, x1, #0x2c0
  4017d8:	mov	x0, #0x0                   	// #0
  4017dc:	bl	401110 <dcgettext@plt>
  4017e0:	mov	x2, x0
  4017e4:	mov	w1, #0x0                   	// #0
  4017e8:	mov	w0, #0x1                   	// #1
  4017ec:	bl	400fb0 <error@plt>
  4017f0:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4017f4:	ldr	x0, [x0, #352]
  4017f8:	bl	4012f0 <ferror@plt+0x160>
  4017fc:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401800:	ldr	x0, [x0, #328]
  401804:	bl	4012f0 <ferror@plt+0x160>
  401808:	adrp	x0, 415000 <ferror@plt+0x13e70>
  40180c:	ldr	w0, [x0, #344]
  401810:	cmp	w0, w20
  401814:	b.ge	401834 <ferror@plt+0x6a4>  // b.tcont
  401818:	mov	w1, #0x1                   	// #1
  40181c:	ldr	x0, [x19, w0, sxtw #3]
  401820:	bl	401050 <open@plt>
  401824:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401828:	str	w0, [x1, #308]
  40182c:	cmn	w0, #0x1
  401830:	b.eq	4018a0 <ferror@plt+0x710>  // b.none
  401834:	mov	w0, #0x0                   	// #0
  401838:	bl	401454 <ferror@plt+0x2c4>
  40183c:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401840:	ldr	d0, [x0, #704]
  401844:	fcmp	d0, #0.0
  401848:	b.ne	401860 <ferror@plt+0x6d0>  // b.any
  40184c:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401850:	ldr	w0, [x0, #316]
  401854:	scvtf	d0, w0
  401858:	adrp	x0, 415000 <ferror@plt+0x13e70>
  40185c:	str	d0, [x0, #704]
  401860:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401864:	add	x0, x0, #0x178
  401868:	ldr	d0, [x0, #328]
  40186c:	str	d0, [x0, #336]
  401870:	add	x0, x0, #0x10
  401874:	bl	400fa0 <_setjmp@plt>
  401878:	mov	w0, #0x0                   	// #0
  40187c:	bl	401428 <ferror@plt+0x298>
  401880:	mov	w27, #0x0                   	// #0
  401884:	adrp	x23, 415000 <ferror@plt+0x13e70>
  401888:	add	x23, x23, #0x178
  40188c:	add	x28, sp, #0x78
  401890:	adrp	x26, 415000 <ferror@plt+0x13e70>
  401894:	add	x26, x26, #0x130
  401898:	mov	w25, #0x1                   	// #1
  40189c:	b	401a00 <ferror@plt+0x870>
  4018a0:	bl	401140 <__errno_location@plt>
  4018a4:	ldr	w19, [x0]
  4018a8:	mov	w2, #0x5                   	// #5
  4018ac:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018b0:	add	x1, x1, #0x308
  4018b4:	mov	x0, #0x0                   	// #0
  4018b8:	bl	401110 <dcgettext@plt>
  4018bc:	mov	x2, x0
  4018c0:	mov	w1, w19
  4018c4:	mov	w0, #0x1                   	// #1
  4018c8:	bl	400fb0 <error@plt>
  4018cc:	fmul	d1, d1, d2
  4018d0:	mov	w5, w25
  4018d4:	ldr	d0, [sp, #104]
  4018d8:	fmul	d0, d1, d0
  4018dc:	fcvtzs	w0, d0
  4018e0:	mov	x2, x4
  4018e4:	mov	w1, w6
  4018e8:	subs	w0, w0, #0x1
  4018ec:	b.mi	401904 <ferror@plt+0x774>  // b.first
  4018f0:	strb	w3, [x2]
  4018f4:	add	x2, x2, x19
  4018f8:	subs	w1, w1, #0x1
  4018fc:	b.pl	4018e8 <ferror@plt+0x758>  // b.nfrst
  401900:	b	4018cc <ferror@plt+0x73c>
  401904:	cbz	w5, 40190c <ferror@plt+0x77c>
  401908:	str	d1, [x23, #336]
  40190c:	mul	w0, w21, w1
  401910:	add	x0, x24, w0, sxtw
  401914:	add	x0, x20, x0
  401918:	mov	w2, #0x20                  	// #32
  40191c:	b	40192c <ferror@plt+0x79c>
  401920:	sub	w1, w1, #0x1
  401924:	strb	w2, [x0]
  401928:	add	x0, x0, x19
  40192c:	tbz	w1, #31, 401920 <ferror@plt+0x790>
  401930:	ldr	d2, [x23, #336]
  401934:	mov	w1, #0x1                   	// #1
  401938:	scvtf	d1, w22
  40193c:	mov	w4, #0x2d                  	// #45
  401940:	mov	w3, #0x3d                  	// #61
  401944:	scvtf	d0, w1
  401948:	fmul	d0, d0, d2
  40194c:	fsub	d0, d1, d0
  401950:	fcvtzs	w0, d0
  401954:	cmp	w0, #0x0
  401958:	ccmp	w22, w0, #0x4, ge  // ge = tcont
  40195c:	b.le	401980 <ferror@plt+0x7f0>
  401960:	mul	w0, w21, w0
  401964:	add	x0, x24, w0, sxtw
  401968:	ldrb	w2, [x20, x0]
  40196c:	cmp	w2, #0x20
  401970:	csel	w2, w4, w3, eq  // eq = none
  401974:	strb	w2, [x20, x0]
  401978:	add	w1, w1, #0x1
  40197c:	b	401944 <ferror@plt+0x7b4>
  401980:	add	w0, w27, #0x1
  401984:	cmp	w21, w0
  401988:	b.eq	401a68 <ferror@plt+0x8d8>  // b.none
  40198c:	mov	w27, w0
  401990:	ldr	d2, [sp, #120]
  401994:	ldr	d1, [sp, #112]
  401998:	ldr	d0, [sp, #104]
  40199c:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4019a0:	add	x2, x2, #0x320
  4019a4:	ldrsw	x1, [x23]
  4019a8:	mov	x0, x20
  4019ac:	bl	401010 <snprintf@plt>
  4019b0:	ldr	w1, [x23]
  4019b4:	cmp	w1, w0
  4019b8:	b.le	4019c8 <ferror@plt+0x838>
  4019bc:	ldr	x1, [x23, #8]
  4019c0:	mov	w2, #0x20                  	// #32
  4019c4:	strb	w2, [x1, w0, sxtw]
  4019c8:	mov	x2, #0x3                   	// #3
  4019cc:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4019d0:	add	x1, x1, #0x338
  4019d4:	ldr	w0, [x26, #4]
  4019d8:	bl	4010b0 <write@plt>
  4019dc:	tbnz	x0, #63, 401aac <ferror@plt+0x91c>
  4019e0:	ldr	w2, [x23]
  4019e4:	sub	w2, w2, #0x1
  4019e8:	sxtw	x2, w2
  4019ec:	ldr	x1, [x23, #8]
  4019f0:	ldr	w0, [x26, #4]
  4019f4:	bl	4010b0 <write@plt>
  4019f8:	tbnz	x0, #63, 401ad8 <ferror@plt+0x948>
  4019fc:	bl	400fe0 <pause@plt>
  401a00:	ldr	d0, [x23, #336]
  401a04:	ldr	d1, [x23, #328]
  401a08:	fcmpe	d0, d1
  401a0c:	b.pl	401a18 <ferror@plt+0x888>  // b.nfrst
  401a10:	fadd	d0, d0, d0
  401a14:	str	d0, [x23, #336]
  401a18:	mov	x2, x28
  401a1c:	add	x0, sp, #0x68
  401a20:	add	x1, sp, #0x70
  401a24:	bl	400fc0 <loadavg@plt>
  401a28:	ldr	d1, [x23, #336]
  401a2c:	ldr	w22, [x26, #12]
  401a30:	sub	w6, w22, #0x1
  401a34:	ldr	x20, [x23, #8]
  401a38:	ldr	w21, [x26, #8]
  401a3c:	sxtw	x24, w27
  401a40:	mul	w4, w21, w6
  401a44:	sxtw	x4, w4
  401a48:	add	x4, x4, w27, sxtw
  401a4c:	add	x4, x20, x4
  401a50:	mov	w5, #0x0                   	// #0
  401a54:	neg	w19, w21
  401a58:	sxtw	x19, w19
  401a5c:	mov	w3, #0x2a                  	// #42
  401a60:	fmov	d2, #5.000000000000000000e-01
  401a64:	b	4018d4 <ferror@plt+0x744>
  401a68:	ldr	w2, [x23]
  401a6c:	sub	w2, w2, #0x1
  401a70:	sxtw	x2, w2
  401a74:	add	x1, x20, #0x1
  401a78:	mov	x0, x20
  401a7c:	bl	400f60 <memmove@plt>
  401a80:	sub	w22, w22, #0x2
  401a84:	mul	w0, w21, w22
  401a88:	add	x0, x24, w0, sxtw
  401a8c:	add	x0, x20, x0
  401a90:	mov	w1, #0x20                  	// #32
  401a94:	b	401aa4 <ferror@plt+0x914>
  401a98:	strb	w1, [x0]
  401a9c:	sub	w22, w22, #0x1
  401aa0:	add	x0, x0, x19
  401aa4:	tbz	w22, #31, 401a98 <ferror@plt+0x908>
  401aa8:	b	401990 <ferror@plt+0x800>
  401aac:	bl	401140 <__errno_location@plt>
  401ab0:	ldr	w19, [x0]
  401ab4:	mov	w2, #0x5                   	// #5
  401ab8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401abc:	add	x1, x1, #0x340
  401ac0:	mov	x0, #0x0                   	// #0
  401ac4:	bl	401110 <dcgettext@plt>
  401ac8:	mov	x2, x0
  401acc:	mov	w1, w19
  401ad0:	mov	w0, #0x1                   	// #1
  401ad4:	bl	400fb0 <error@plt>
  401ad8:	bl	401140 <__errno_location@plt>
  401adc:	ldr	w19, [x0]
  401ae0:	mov	w2, #0x5                   	// #5
  401ae4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401ae8:	add	x1, x1, #0x340
  401aec:	mov	x0, #0x0                   	// #0
  401af0:	bl	401110 <dcgettext@plt>
  401af4:	mov	x2, x0
  401af8:	mov	w1, w19
  401afc:	mov	w0, #0x1                   	// #1
  401b00:	bl	400fb0 <error@plt>
  401b04:	stp	x29, x30, [sp, #-64]!
  401b08:	mov	x29, sp
  401b0c:	stp	x19, x20, [sp, #16]
  401b10:	str	x21, [sp, #32]
  401b14:	mov	x19, x0
  401b18:	mov	x21, x1
  401b1c:	str	xzr, [sp, #56]
  401b20:	cbz	x0, 401b78 <ferror@plt+0x9e8>
  401b24:	ldrb	w0, [x0]
  401b28:	cbz	w0, 401b78 <ferror@plt+0x9e8>
  401b2c:	bl	401140 <__errno_location@plt>
  401b30:	mov	x20, x0
  401b34:	str	wzr, [x0]
  401b38:	mov	w2, #0xa                   	// #10
  401b3c:	add	x1, sp, #0x38
  401b40:	mov	x0, x19
  401b44:	bl	401100 <strtol@plt>
  401b48:	ldr	w1, [x20]
  401b4c:	cbnz	w1, 401b78 <ferror@plt+0x9e8>
  401b50:	ldr	x2, [sp, #56]
  401b54:	cmp	x2, #0x0
  401b58:	ccmp	x2, x19, #0x4, ne  // ne = any
  401b5c:	b.eq	401b78 <ferror@plt+0x9e8>  // b.none
  401b60:	ldrb	w1, [x2]
  401b64:	cbnz	w1, 401b78 <ferror@plt+0x9e8>
  401b68:	ldp	x19, x20, [sp, #16]
  401b6c:	ldr	x21, [sp, #32]
  401b70:	ldp	x29, x30, [sp], #64
  401b74:	ret
  401b78:	bl	401140 <__errno_location@plt>
  401b7c:	mov	x4, x19
  401b80:	mov	x3, x21
  401b84:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401b88:	add	x2, x2, #0x418
  401b8c:	ldr	w1, [x0]
  401b90:	mov	w0, #0x1                   	// #1
  401b94:	bl	400fb0 <error@plt>
  401b98:	stp	x29, x30, [sp, #-64]!
  401b9c:	mov	x29, sp
  401ba0:	stp	x19, x20, [sp, #16]
  401ba4:	str	x21, [sp, #32]
  401ba8:	mov	x19, x0
  401bac:	mov	x21, x1
  401bb0:	str	xzr, [sp, #56]
  401bb4:	cbz	x0, 401c08 <ferror@plt+0xa78>
  401bb8:	ldrb	w0, [x0]
  401bbc:	cbz	w0, 401c08 <ferror@plt+0xa78>
  401bc0:	bl	401140 <__errno_location@plt>
  401bc4:	mov	x20, x0
  401bc8:	str	wzr, [x0]
  401bcc:	add	x1, sp, #0x38
  401bd0:	mov	x0, x19
  401bd4:	bl	400fd0 <strtod@plt>
  401bd8:	ldr	w0, [x20]
  401bdc:	cbnz	w0, 401c08 <ferror@plt+0xa78>
  401be0:	ldr	x0, [sp, #56]
  401be4:	cmp	x0, #0x0
  401be8:	ccmp	x0, x19, #0x4, ne  // ne = any
  401bec:	b.eq	401c08 <ferror@plt+0xa78>  // b.none
  401bf0:	ldrb	w0, [x0]
  401bf4:	cbnz	w0, 401c08 <ferror@plt+0xa78>
  401bf8:	ldp	x19, x20, [sp, #16]
  401bfc:	ldr	x21, [sp, #32]
  401c00:	ldp	x29, x30, [sp], #64
  401c04:	ret
  401c08:	bl	401140 <__errno_location@plt>
  401c0c:	mov	x4, x19
  401c10:	mov	x3, x21
  401c14:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401c18:	add	x2, x2, #0x418
  401c1c:	ldr	w1, [x0]
  401c20:	mov	w0, #0x1                   	// #1
  401c24:	bl	400fb0 <error@plt>
  401c28:	stp	x29, x30, [sp, #-112]!
  401c2c:	mov	x29, sp
  401c30:	stp	x19, x20, [sp, #16]
  401c34:	stp	x21, x22, [sp, #32]
  401c38:	stp	x23, x24, [sp, #48]
  401c3c:	stp	x25, x26, [sp, #64]
  401c40:	mov	x24, x0
  401c44:	mov	x25, x1
  401c48:	cbz	x0, 401e58 <ferror@plt+0xcc8>
  401c4c:	ldrb	w0, [x0]
  401c50:	cbz	w0, 401e58 <ferror@plt+0xcc8>
  401c54:	bl	4010f0 <__ctype_b_loc@plt>
  401c58:	ldr	x22, [x0]
  401c5c:	mov	x21, x24
  401c60:	b	401c68 <ferror@plt+0xad8>
  401c64:	add	x21, x21, #0x1
  401c68:	ldrb	w0, [x21]
  401c6c:	and	x1, x0, #0xff
  401c70:	ldrh	w1, [x22, x1, lsl #1]
  401c74:	tbnz	w1, #13, 401c64 <ferror@plt+0xad4>
  401c78:	cmp	w0, #0x2d
  401c7c:	b.eq	401dfc <ferror@plt+0xc6c>  // b.none
  401c80:	mov	w26, #0x0                   	// #0
  401c84:	cmp	w0, #0x2b
  401c88:	b.eq	401e08 <ferror@plt+0xc78>  // b.none
  401c8c:	ldrb	w23, [x21]
  401c90:	and	x0, x23, #0xff
  401c94:	ldrh	w0, [x22, x0, lsl #1]
  401c98:	tbz	w0, #11, 401e10 <ferror@plt+0xc80>
  401c9c:	mov	x19, x21
  401ca0:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401ca4:	add	x0, x0, #0x430
  401ca8:	ldr	q0, [x0]
  401cac:	str	q0, [sp, #80]
  401cb0:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401cb4:	add	x0, x0, #0x440
  401cb8:	ldr	q1, [x0]
  401cbc:	ldr	q0, [sp, #80]
  401cc0:	bl	4034f8 <ferror@plt+0x2368>
  401cc4:	str	q0, [sp, #80]
  401cc8:	ldrb	w0, [x19, #1]!
  401ccc:	ldrh	w0, [x22, x0, lsl #1]
  401cd0:	tbnz	w0, #11, 401cb0 <ferror@plt+0xb20>
  401cd4:	mov	x20, #0x0                   	// #0
  401cd8:	mov	x19, #0x0                   	// #0
  401cdc:	sub	w0, w23, #0x30
  401ce0:	bl	403c4c <ferror@plt+0x2abc>
  401ce4:	ldr	q1, [sp, #80]
  401ce8:	bl	4034f8 <ferror@plt+0x2368>
  401cec:	mov	v1.16b, v0.16b
  401cf0:	str	x20, [sp, #96]
  401cf4:	str	x19, [sp, #104]
  401cf8:	ldr	q0, [sp, #96]
  401cfc:	bl	401f94 <ferror@plt+0xe04>
  401d00:	str	q0, [sp, #96]
  401d04:	ldr	x20, [sp, #96]
  401d08:	ldr	x19, [sp, #104]
  401d0c:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401d10:	add	x0, x0, #0x440
  401d14:	ldr	q1, [x0]
  401d18:	ldr	q0, [sp, #80]
  401d1c:	bl	402c44 <ferror@plt+0x1ab4>
  401d20:	str	q0, [sp, #80]
  401d24:	ldrb	w23, [x21, #1]!
  401d28:	and	x0, x23, #0xff
  401d2c:	ldrh	w0, [x22, x0, lsl #1]
  401d30:	tbnz	w0, #11, 401cdc <ferror@plt+0xb4c>
  401d34:	cbz	w23, 401e1c <ferror@plt+0xc8c>
  401d38:	and	w23, w23, #0xfffffffd
  401d3c:	and	w23, w23, #0xff
  401d40:	cmp	w23, #0x2c
  401d44:	b.ne	401e3c <ferror@plt+0xcac>  // b.any
  401d48:	add	x23, x21, #0x1
  401d4c:	ldrb	w0, [x21, #1]
  401d50:	and	x1, x0, #0xff
  401d54:	ldrh	w1, [x22, x1, lsl #1]
  401d58:	tbz	w1, #11, 401dc4 <ferror@plt+0xc34>
  401d5c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401d60:	add	x1, x1, #0x430
  401d64:	ldr	q0, [x1]
  401d68:	str	q0, [sp, #96]
  401d6c:	sub	w0, w0, #0x30
  401d70:	bl	403c4c <ferror@plt+0x2abc>
  401d74:	ldr	q1, [sp, #96]
  401d78:	bl	4034f8 <ferror@plt+0x2368>
  401d7c:	mov	v1.16b, v0.16b
  401d80:	str	x20, [sp, #80]
  401d84:	str	x19, [sp, #88]
  401d88:	ldr	q0, [sp, #80]
  401d8c:	bl	401f94 <ferror@plt+0xe04>
  401d90:	str	q0, [sp, #80]
  401d94:	ldr	x20, [sp, #80]
  401d98:	ldr	x19, [sp, #88]
  401d9c:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401da0:	add	x0, x0, #0x440
  401da4:	ldr	q1, [x0]
  401da8:	ldr	q0, [sp, #96]
  401dac:	bl	402c44 <ferror@plt+0x1ab4>
  401db0:	str	q0, [sp, #96]
  401db4:	ldrb	w0, [x23, #1]!
  401db8:	and	x1, x0, #0xff
  401dbc:	ldrh	w1, [x22, x1, lsl #1]
  401dc0:	tbnz	w1, #11, 401d6c <ferror@plt+0xbdc>
  401dc4:	cbnz	w0, 401e58 <ferror@plt+0xcc8>
  401dc8:	eor	x0, x19, #0x8000000000000000
  401dcc:	cmp	w26, #0x0
  401dd0:	str	x20, [sp, #80]
  401dd4:	csel	x0, x0, x19, ne  // ne = any
  401dd8:	str	x0, [sp, #88]
  401ddc:	ldr	q0, [sp, #80]
  401de0:	bl	403ca8 <ferror@plt+0x2b18>
  401de4:	ldp	x19, x20, [sp, #16]
  401de8:	ldp	x21, x22, [sp, #32]
  401dec:	ldp	x23, x24, [sp, #48]
  401df0:	ldp	x25, x26, [sp, #64]
  401df4:	ldp	x29, x30, [sp], #112
  401df8:	ret
  401dfc:	add	x21, x21, #0x1
  401e00:	mov	w26, #0x1                   	// #1
  401e04:	b	401c8c <ferror@plt+0xafc>
  401e08:	add	x21, x21, #0x1
  401e0c:	b	401c8c <ferror@plt+0xafc>
  401e10:	mov	x20, #0x0                   	// #0
  401e14:	mov	x19, #0x0                   	// #0
  401e18:	b	401d34 <ferror@plt+0xba4>
  401e1c:	eor	x0, x19, #0x8000000000000000
  401e20:	cmp	w26, #0x0
  401e24:	str	x20, [sp, #80]
  401e28:	csel	x0, x0, x19, ne  // ne = any
  401e2c:	str	x0, [sp, #88]
  401e30:	ldr	q0, [sp, #80]
  401e34:	bl	403ca8 <ferror@plt+0x2b18>
  401e38:	b	401de4 <ferror@plt+0xc54>
  401e3c:	mov	x4, x24
  401e40:	mov	x3, x25
  401e44:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401e48:	add	x2, x2, #0x418
  401e4c:	mov	w1, #0x16                  	// #22
  401e50:	mov	w0, #0x1                   	// #1
  401e54:	bl	400fb0 <error@plt>
  401e58:	bl	401140 <__errno_location@plt>
  401e5c:	mov	x4, x24
  401e60:	mov	x3, x25
  401e64:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401e68:	add	x2, x2, #0x418
  401e6c:	ldr	w1, [x0]
  401e70:	mov	w0, #0x1                   	// #1
  401e74:	bl	400fb0 <error@plt>
  401e78:	stp	x29, x30, [sp, #-48]!
  401e7c:	mov	x29, sp
  401e80:	stp	x19, x20, [sp, #16]
  401e84:	str	x21, [sp, #32]
  401e88:	mov	x19, x0
  401e8c:	bl	401000 <__fpending@plt>
  401e90:	mov	x21, x0
  401e94:	mov	x0, x19
  401e98:	bl	401190 <ferror@plt>
  401e9c:	mov	w20, w0
  401ea0:	mov	x0, x19
  401ea4:	bl	401030 <fclose@plt>
  401ea8:	cbnz	w20, 401ed4 <ferror@plt+0xd44>
  401eac:	cbz	w0, 401ec4 <ferror@plt+0xd34>
  401eb0:	cbnz	x21, 401ef8 <ferror@plt+0xd68>
  401eb4:	bl	401140 <__errno_location@plt>
  401eb8:	ldr	w0, [x0]
  401ebc:	cmp	w0, #0x9
  401ec0:	csetm	w0, ne  // ne = any
  401ec4:	ldp	x19, x20, [sp, #16]
  401ec8:	ldr	x21, [sp, #32]
  401ecc:	ldp	x29, x30, [sp], #48
  401ed0:	ret
  401ed4:	cbnz	w0, 401f00 <ferror@plt+0xd70>
  401ed8:	bl	401140 <__errno_location@plt>
  401edc:	mov	x1, x0
  401ee0:	ldr	w2, [x0]
  401ee4:	mov	w0, #0xffffffff            	// #-1
  401ee8:	cmp	w2, #0x20
  401eec:	b.eq	401ec4 <ferror@plt+0xd34>  // b.none
  401ef0:	str	wzr, [x1]
  401ef4:	b	401ec4 <ferror@plt+0xd34>
  401ef8:	mov	w0, #0xffffffff            	// #-1
  401efc:	b	401ec4 <ferror@plt+0xd34>
  401f00:	mov	w0, #0xffffffff            	// #-1
  401f04:	b	401ec4 <ferror@plt+0xd34>
  401f08:	stp	x29, x30, [sp, #-32]!
  401f0c:	mov	x29, sp
  401f10:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401f14:	ldr	x0, [x0, #352]
  401f18:	bl	401e78 <ferror@plt+0xce8>
  401f1c:	cbz	w0, 401f3c <ferror@plt+0xdac>
  401f20:	str	x19, [sp, #16]
  401f24:	bl	401140 <__errno_location@plt>
  401f28:	mov	x19, x0
  401f2c:	ldr	w0, [x0]
  401f30:	cmp	w0, #0x20
  401f34:	b.ne	401f54 <ferror@plt+0xdc4>  // b.any
  401f38:	ldr	x19, [sp, #16]
  401f3c:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401f40:	ldr	x0, [x0, #328]
  401f44:	bl	401e78 <ferror@plt+0xce8>
  401f48:	cbnz	w0, 401f88 <ferror@plt+0xdf8>
  401f4c:	ldp	x29, x30, [sp], #32
  401f50:	ret
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401f5c:	add	x1, x1, #0x450
  401f60:	mov	x0, #0x0                   	// #0
  401f64:	bl	401110 <dcgettext@plt>
  401f68:	mov	x3, x0
  401f6c:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401f70:	add	x2, x2, #0x460
  401f74:	ldr	w1, [x19]
  401f78:	mov	w0, #0x0                   	// #0
  401f7c:	bl	400fb0 <error@plt>
  401f80:	mov	w0, #0x1                   	// #1
  401f84:	bl	400f70 <_exit@plt>
  401f88:	str	x19, [sp, #16]
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	bl	400f70 <_exit@plt>
  401f94:	stp	x29, x30, [sp, #-32]!
  401f98:	mov	x29, sp
  401f9c:	str	q0, [sp, #16]
  401fa0:	ldr	x6, [sp, #16]
  401fa4:	ldr	x4, [sp, #24]
  401fa8:	str	q1, [sp, #16]
  401fac:	ldr	x7, [sp, #16]
  401fb0:	ldr	x0, [sp, #24]
  401fb4:	mrs	x11, fpcr
  401fb8:	ubfx	x5, x4, #48, #15
  401fbc:	mov	x9, x5
  401fc0:	lsr	x10, x4, #63
  401fc4:	ubfiz	x1, x4, #3, #48
  401fc8:	orr	x1, x1, x6, lsr #61
  401fcc:	lsl	x3, x6, #3
  401fd0:	ubfx	x8, x0, #48, #15
  401fd4:	mov	x13, x8
  401fd8:	lsr	x14, x0, #63
  401fdc:	ubfiz	x0, x0, #3, #48
  401fe0:	orr	x2, x0, x7, lsr #61
  401fe4:	lsl	x12, x7, #3
  401fe8:	cmp	x14, x4, lsr #63
  401fec:	b.eq	402034 <ferror@plt+0xea4>  // b.none
  401ff0:	sub	w0, w5, w8
  401ff4:	cmp	w0, #0x0
  401ff8:	b.le	40259c <ferror@plt+0x140c>
  401ffc:	cbnz	x8, 40248c <ferror@plt+0x12fc>
  402000:	orr	x4, x2, x12
  402004:	cbz	x4, 402454 <ferror@plt+0x12c4>
  402008:	subs	w0, w0, #0x1
  40200c:	b.eq	40247c <ferror@plt+0x12ec>  // b.none
  402010:	mov	x4, #0x7fff                	// #32767
  402014:	cmp	x5, x4
  402018:	b.ne	40249c <ferror@plt+0x130c>  // b.any
  40201c:	orr	x0, x1, x3
  402020:	cbz	x0, 402b9c <ferror@plt+0x1a0c>
  402024:	lsr	x0, x1, #50
  402028:	eor	x0, x0, #0x1
  40202c:	and	w0, w0, #0x1
  402030:	b	402a48 <ferror@plt+0x18b8>
  402034:	sub	w0, w5, w8
  402038:	cmp	w0, #0x0
  40203c:	b.le	402178 <ferror@plt+0xfe8>
  402040:	cbnz	x8, 4020ac <ferror@plt+0xf1c>
  402044:	orr	x4, x2, x12
  402048:	cbz	x4, 402078 <ferror@plt+0xee8>
  40204c:	subs	w0, w0, #0x1
  402050:	b.eq	4020a0 <ferror@plt+0xf10>  // b.none
  402054:	mov	x4, #0x7fff                	// #32767
  402058:	cmp	x5, x4
  40205c:	b.ne	4020bc <ferror@plt+0xf2c>  // b.any
  402060:	orr	x0, x1, x3
  402064:	cbz	x0, 402ae8 <ferror@plt+0x1958>
  402068:	lsr	x0, x1, #50
  40206c:	eor	x0, x0, #0x1
  402070:	and	w0, w0, #0x1
  402074:	b	402a48 <ferror@plt+0x18b8>
  402078:	mov	x4, x3
  40207c:	mov	x0, #0x7fff                	// #32767
  402080:	cmp	x5, x0
  402084:	b.ne	40290c <ferror@plt+0x177c>  // b.any
  402088:	orr	x0, x1, x3
  40208c:	cbz	x0, 402ad8 <ferror@plt+0x1948>
  402090:	lsr	x0, x1, #50
  402094:	eor	x0, x0, #0x1
  402098:	and	w0, w0, #0x1
  40209c:	b	402a48 <ferror@plt+0x18b8>
  4020a0:	adds	x4, x3, x12
  4020a4:	adc	x1, x2, x1
  4020a8:	b	4020fc <ferror@plt+0xf6c>
  4020ac:	orr	x2, x2, #0x8000000000000
  4020b0:	mov	x4, #0x7fff                	// #32767
  4020b4:	cmp	x5, x4
  4020b8:	b.eq	40212c <ferror@plt+0xf9c>  // b.none
  4020bc:	cmp	w0, #0x74
  4020c0:	b.gt	402a94 <ferror@plt+0x1904>
  4020c4:	cmp	w0, #0x3f
  4020c8:	b.gt	402144 <ferror@plt+0xfb4>
  4020cc:	mov	w5, #0x40                  	// #64
  4020d0:	sub	w5, w5, w0
  4020d4:	lsl	x4, x2, x5
  4020d8:	lsr	x6, x12, x0
  4020dc:	orr	x4, x4, x6
  4020e0:	lsl	x5, x12, x5
  4020e4:	cmp	x5, #0x0
  4020e8:	cset	x5, ne  // ne = any
  4020ec:	orr	x4, x4, x5
  4020f0:	lsr	x0, x2, x0
  4020f4:	adds	x4, x4, x3
  4020f8:	adc	x1, x0, x1
  4020fc:	tbz	x1, #51, 40290c <ferror@plt+0x177c>
  402100:	add	x9, x9, #0x1
  402104:	mov	x0, #0x7fff                	// #32767
  402108:	cmp	x9, x0
  40210c:	b.eq	40241c <ferror@plt+0x128c>  // b.none
  402110:	and	x0, x1, #0xfff7ffffffffffff
  402114:	and	x3, x4, #0x1
  402118:	orr	x3, x3, x4, lsr #1
  40211c:	orr	x3, x3, x1, lsl #63
  402120:	lsr	x1, x0, #1
  402124:	mov	w0, #0x0                   	// #0
  402128:	b	402a48 <ferror@plt+0x18b8>
  40212c:	orr	x0, x1, x3
  402130:	cbz	x0, 402af8 <ferror@plt+0x1968>
  402134:	lsr	x0, x1, #50
  402138:	eor	x0, x0, #0x1
  40213c:	and	w0, w0, #0x1
  402140:	b	402a48 <ferror@plt+0x18b8>
  402144:	sub	w4, w0, #0x40
  402148:	lsr	x4, x2, x4
  40214c:	mov	w5, #0x80                  	// #128
  402150:	sub	w5, w5, w0
  402154:	lsl	x2, x2, x5
  402158:	cmp	w0, #0x40
  40215c:	csel	x0, x2, xzr, ne  // ne = any
  402160:	orr	x12, x0, x12
  402164:	cmp	x12, #0x0
  402168:	cset	x0, ne  // ne = any
  40216c:	orr	x4, x4, x0
  402170:	mov	x0, #0x0                   	// #0
  402174:	b	4020f4 <ferror@plt+0xf64>
  402178:	tbnz	w0, #31, 4021bc <ferror@plt+0x102c>
  40217c:	add	x0, x5, #0x1
  402180:	tst	x0, #0x7ffe
  402184:	b.ne	4023bc <ferror@plt+0x122c>  // b.any
  402188:	cbnz	x5, 402308 <ferror@plt+0x1178>
  40218c:	orr	x0, x1, x3
  402190:	cbz	x0, 402a88 <ferror@plt+0x18f8>
  402194:	orr	x0, x2, x12
  402198:	cbz	x0, 402bfc <ferror@plt+0x1a6c>
  40219c:	adds	x4, x3, x12
  4021a0:	adc	x1, x2, x1
  4021a4:	tbz	x1, #51, 402910 <ferror@plt+0x1780>
  4021a8:	and	x1, x1, #0xfff7ffffffffffff
  4021ac:	mov	x3, x4
  4021b0:	mov	x9, #0x1                   	// #1
  4021b4:	mov	w0, #0x0                   	// #0
  4021b8:	b	402a48 <ferror@plt+0x18b8>
  4021bc:	cbnz	x5, 402254 <ferror@plt+0x10c4>
  4021c0:	orr	x4, x1, x3
  4021c4:	cbz	x4, 402204 <ferror@plt+0x1074>
  4021c8:	cmn	w0, #0x1
  4021cc:	b.eq	402244 <ferror@plt+0x10b4>  // b.none
  4021d0:	mvn	w0, w0
  4021d4:	mov	x4, #0x7fff                	// #32767
  4021d8:	cmp	x8, x4
  4021dc:	b.ne	402268 <ferror@plt+0x10d8>  // b.any
  4021e0:	orr	x3, x2, x12
  4021e4:	cbz	x3, 402b14 <ferror@plt+0x1984>
  4021e8:	lsr	x0, x2, #50
  4021ec:	eor	x0, x0, #0x1
  4021f0:	and	w0, w0, #0x1
  4021f4:	mov	x1, x2
  4021f8:	mov	x3, x12
  4021fc:	mov	x9, x8
  402200:	b	402a48 <ferror@plt+0x18b8>
  402204:	mov	x0, #0x7fff                	// #32767
  402208:	cmp	x8, x0
  40220c:	b.eq	402220 <ferror@plt+0x1090>  // b.none
  402210:	mov	x1, x2
  402214:	mov	x4, x12
  402218:	mov	x9, x8
  40221c:	b	40290c <ferror@plt+0x177c>
  402220:	orr	x3, x2, x12
  402224:	cbz	x3, 402b08 <ferror@plt+0x1978>
  402228:	lsr	x0, x2, #50
  40222c:	eor	x0, x0, #0x1
  402230:	and	w0, w0, #0x1
  402234:	mov	x1, x2
  402238:	mov	x3, x12
  40223c:	mov	x9, x8
  402240:	b	402a48 <ferror@plt+0x18b8>
  402244:	adds	x4, x3, x12
  402248:	adc	x1, x2, x1
  40224c:	mov	x9, x8
  402250:	b	4020fc <ferror@plt+0xf6c>
  402254:	neg	w0, w0
  402258:	orr	x1, x1, #0x8000000000000
  40225c:	mov	x4, #0x7fff                	// #32767
  402260:	cmp	x8, x4
  402264:	b.eq	4022b0 <ferror@plt+0x1120>  // b.none
  402268:	cmp	w0, #0x74
  40226c:	b.gt	402aa0 <ferror@plt+0x1910>
  402270:	cmp	w0, #0x3f
  402274:	b.gt	4022d4 <ferror@plt+0x1144>
  402278:	mov	w5, #0x40                  	// #64
  40227c:	sub	w5, w5, w0
  402280:	lsl	x4, x1, x5
  402284:	lsr	x6, x3, x0
  402288:	orr	x4, x4, x6
  40228c:	lsl	x3, x3, x5
  402290:	cmp	x3, #0x0
  402294:	cset	x3, ne  // ne = any
  402298:	orr	x4, x4, x3
  40229c:	lsr	x1, x1, x0
  4022a0:	adds	x4, x4, x12
  4022a4:	adc	x1, x1, x2
  4022a8:	mov	x9, x13
  4022ac:	b	4020fc <ferror@plt+0xf6c>
  4022b0:	orr	x3, x2, x12
  4022b4:	cbz	x3, 402b20 <ferror@plt+0x1990>
  4022b8:	lsr	x0, x2, #50
  4022bc:	eor	x0, x0, #0x1
  4022c0:	and	w0, w0, #0x1
  4022c4:	mov	x1, x2
  4022c8:	mov	x3, x12
  4022cc:	mov	x9, x8
  4022d0:	b	402a48 <ferror@plt+0x18b8>
  4022d4:	sub	w4, w0, #0x40
  4022d8:	lsr	x4, x1, x4
  4022dc:	mov	w5, #0x80                  	// #128
  4022e0:	sub	w5, w5, w0
  4022e4:	lsl	x1, x1, x5
  4022e8:	cmp	w0, #0x40
  4022ec:	csel	x0, x1, xzr, ne  // ne = any
  4022f0:	orr	x3, x0, x3
  4022f4:	cmp	x3, #0x0
  4022f8:	cset	x0, ne  // ne = any
  4022fc:	orr	x4, x4, x0
  402300:	mov	x1, #0x0                   	// #0
  402304:	b	4022a0 <ferror@plt+0x1110>
  402308:	mov	x0, #0x7fff                	// #32767
  40230c:	cmp	x5, x0
  402310:	b.eq	40236c <ferror@plt+0x11dc>  // b.none
  402314:	mov	w0, #0x0                   	// #0
  402318:	mov	x4, #0x7fff                	// #32767
  40231c:	cmp	x8, x4
  402320:	b.eq	40238c <ferror@plt+0x11fc>  // b.none
  402324:	orr	x4, x1, x3
  402328:	cbz	x4, 402a78 <ferror@plt+0x18e8>
  40232c:	orr	x12, x2, x12
  402330:	mov	x9, #0x7fff                	// #32767
  402334:	cbz	x12, 402a48 <ferror@plt+0x18b8>
  402338:	bfi	x6, x1, #61, #3
  40233c:	lsr	x3, x1, #3
  402340:	tbz	x1, #50, 40235c <ferror@plt+0x11cc>
  402344:	lsr	x1, x2, #3
  402348:	tbnz	x2, #50, 40235c <ferror@plt+0x11cc>
  40234c:	mov	x6, x7
  402350:	bfi	x6, x2, #61, #3
  402354:	mov	x3, x1
  402358:	mov	x10, x14
  40235c:	extr	x1, x3, x6, #61
  402360:	lsl	x3, x6, #3
  402364:	mov	x9, #0x7fff                	// #32767
  402368:	b	402a48 <ferror@plt+0x18b8>
  40236c:	orr	x0, x1, x3
  402370:	cbz	x0, 402c28 <ferror@plt+0x1a98>
  402374:	lsr	x0, x1, #50
  402378:	eor	x0, x0, #0x1
  40237c:	and	w0, w0, #0x1
  402380:	mov	x4, #0x7fff                	// #32767
  402384:	cmp	x8, x4
  402388:	b.ne	40232c <ferror@plt+0x119c>  // b.any
  40238c:	orr	x4, x2, x12
  402390:	cbz	x4, 402324 <ferror@plt+0x1194>
  402394:	tst	x2, #0x4000000000000
  402398:	csinc	w0, w0, wzr, ne  // ne = any
  40239c:	orr	x3, x1, x3
  4023a0:	cbnz	x3, 402338 <ferror@plt+0x11a8>
  4023a4:	mov	x1, x2
  4023a8:	mov	x3, x12
  4023ac:	mov	x9, #0x7fff                	// #32767
  4023b0:	b	402a48 <ferror@plt+0x18b8>
  4023b4:	mov	w0, #0x0                   	// #0
  4023b8:	b	40238c <ferror@plt+0x11fc>
  4023bc:	mov	x4, #0x7fff                	// #32767
  4023c0:	cmp	x0, x4
  4023c4:	b.eq	4023e4 <ferror@plt+0x1254>  // b.none
  4023c8:	adds	x3, x3, x12
  4023cc:	adc	x1, x2, x1
  4023d0:	extr	x3, x1, x3, #1
  4023d4:	lsr	x1, x1, #1
  4023d8:	mov	x9, x0
  4023dc:	mov	w0, #0x0                   	// #0
  4023e0:	b	402a48 <ferror@plt+0x18b8>
  4023e4:	ands	x3, x11, #0xc00000
  4023e8:	b.eq	402b2c <ferror@plt+0x199c>  // b.none
  4023ec:	cmp	x3, #0x400, lsl #12
  4023f0:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  4023f4:	b.eq	402b38 <ferror@plt+0x19a8>  // b.none
  4023f8:	cmp	x3, #0x800, lsl #12
  4023fc:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402400:	b.ne	402b4c <ferror@plt+0x19bc>  // b.any
  402404:	mov	w4, #0x0                   	// #0
  402408:	mov	x1, #0xffffffffffffffff    	// #-1
  40240c:	mov	x3, x1
  402410:	mov	x9, #0x7ffe                	// #32766
  402414:	mov	w0, #0x14                  	// #20
  402418:	b	402a54 <ferror@plt+0x18c4>
  40241c:	ands	x3, x11, #0xc00000
  402420:	b.eq	402b5c <ferror@plt+0x19cc>  // b.none
  402424:	cmp	x3, #0x400, lsl #12
  402428:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  40242c:	b.eq	402b68 <ferror@plt+0x19d8>  // b.none
  402430:	cmp	x3, #0x800, lsl #12
  402434:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402438:	b.ne	402b7c <ferror@plt+0x19ec>  // b.any
  40243c:	mov	w4, #0x0                   	// #0
  402440:	mov	x1, #0xffffffffffffffff    	// #-1
  402444:	mov	x3, x1
  402448:	mov	x9, #0x7ffe                	// #32766
  40244c:	mov	w0, #0x14                  	// #20
  402450:	b	402a54 <ferror@plt+0x18c4>
  402454:	mov	x4, x3
  402458:	mov	x0, #0x7fff                	// #32767
  40245c:	cmp	x5, x0
  402460:	b.ne	40290c <ferror@plt+0x177c>  // b.any
  402464:	orr	x0, x1, x3
  402468:	cbz	x0, 402b8c <ferror@plt+0x19fc>
  40246c:	lsr	x0, x1, #50
  402470:	eor	x0, x0, #0x1
  402474:	and	w0, w0, #0x1
  402478:	b	402a48 <ferror@plt+0x18b8>
  40247c:	sub	x4, x3, x12
  402480:	cmp	x3, x4
  402484:	sbc	x1, x1, x2
  402488:	b	4024e0 <ferror@plt+0x1350>
  40248c:	orr	x2, x2, #0x8000000000000
  402490:	mov	x4, #0x7fff                	// #32767
  402494:	cmp	x5, x4
  402498:	b.eq	402550 <ferror@plt+0x13c0>  // b.none
  40249c:	cmp	w0, #0x74
  4024a0:	b.gt	402aac <ferror@plt+0x191c>
  4024a4:	cmp	w0, #0x3f
  4024a8:	b.gt	402568 <ferror@plt+0x13d8>
  4024ac:	mov	w5, #0x40                  	// #64
  4024b0:	sub	w5, w5, w0
  4024b4:	lsl	x4, x2, x5
  4024b8:	lsr	x6, x12, x0
  4024bc:	orr	x4, x4, x6
  4024c0:	lsl	x12, x12, x5
  4024c4:	cmp	x12, #0x0
  4024c8:	cset	x5, ne  // ne = any
  4024cc:	orr	x4, x4, x5
  4024d0:	lsr	x0, x2, x0
  4024d4:	sub	x4, x3, x4
  4024d8:	cmp	x3, x4
  4024dc:	sbc	x1, x1, x0
  4024e0:	tbz	x1, #51, 40290c <ferror@plt+0x177c>
  4024e4:	and	x5, x1, #0x7ffffffffffff
  4024e8:	cbz	x5, 4028b0 <ferror@plt+0x1720>
  4024ec:	clz	x0, x5
  4024f0:	sub	w0, w0, #0xc
  4024f4:	lsl	x5, x5, x0
  4024f8:	neg	w1, w0
  4024fc:	lsr	x1, x4, x1
  402500:	orr	x1, x1, x5
  402504:	lsl	x5, x4, x0
  402508:	sxtw	x2, w0
  40250c:	cmp	x9, w0, sxtw
  402510:	b.gt	402900 <ferror@plt+0x1770>
  402514:	sub	w9, w0, w9
  402518:	add	w6, w9, #0x1
  40251c:	cmp	w6, #0x3f
  402520:	b.gt	4028cc <ferror@plt+0x173c>
  402524:	mov	w0, #0x40                  	// #64
  402528:	sub	w0, w0, w6
  40252c:	lsl	x4, x1, x0
  402530:	lsr	x2, x5, x6
  402534:	orr	x4, x4, x2
  402538:	lsl	x5, x5, x0
  40253c:	cmp	x5, #0x0
  402540:	cset	x3, ne  // ne = any
  402544:	orr	x4, x4, x3
  402548:	lsr	x1, x1, x6
  40254c:	b	402910 <ferror@plt+0x1780>
  402550:	orr	x0, x1, x3
  402554:	cbz	x0, 402bac <ferror@plt+0x1a1c>
  402558:	lsr	x0, x1, #50
  40255c:	eor	x0, x0, #0x1
  402560:	and	w0, w0, #0x1
  402564:	b	402a48 <ferror@plt+0x18b8>
  402568:	sub	w4, w0, #0x40
  40256c:	lsr	x4, x2, x4
  402570:	mov	w5, #0x80                  	// #128
  402574:	sub	w5, w5, w0
  402578:	lsl	x2, x2, x5
  40257c:	cmp	w0, #0x40
  402580:	csel	x2, x2, xzr, ne  // ne = any
  402584:	orr	x12, x2, x12
  402588:	cmp	x12, #0x0
  40258c:	cset	x0, ne  // ne = any
  402590:	orr	x4, x4, x0
  402594:	mov	x0, #0x0                   	// #0
  402598:	b	4024d4 <ferror@plt+0x1344>
  40259c:	tbnz	w0, #31, 4025e4 <ferror@plt+0x1454>
  4025a0:	add	x0, x5, #0x1
  4025a4:	ands	x4, x0, #0x7ffe
  4025a8:	b.ne	402870 <ferror@plt+0x16e0>  // b.any
  4025ac:	cbnz	x5, 402788 <ferror@plt+0x15f8>
  4025b0:	orr	x0, x1, x3
  4025b4:	cbz	x0, 402750 <ferror@plt+0x15c0>
  4025b8:	orr	x0, x2, x12
  4025bc:	cbz	x0, 402bfc <ferror@plt+0x1a6c>
  4025c0:	sub	x0, x3, x12
  4025c4:	cmp	x3, x0
  4025c8:	sbc	x5, x1, x2
  4025cc:	tbz	x5, #51, 40276c <ferror@plt+0x15dc>
  4025d0:	sub	x4, x12, x3
  4025d4:	cmp	x12, x4
  4025d8:	sbc	x1, x2, x1
  4025dc:	mov	x10, x14
  4025e0:	b	402910 <ferror@plt+0x1780>
  4025e4:	cbnz	x5, 402690 <ferror@plt+0x1500>
  4025e8:	orr	x4, x1, x3
  4025ec:	cbz	x4, 402630 <ferror@plt+0x14a0>
  4025f0:	cmn	w0, #0x1
  4025f4:	b.eq	402678 <ferror@plt+0x14e8>  // b.none
  4025f8:	mvn	w0, w0
  4025fc:	mov	x4, #0x7fff                	// #32767
  402600:	cmp	x8, x4
  402604:	b.ne	4026a4 <ferror@plt+0x1514>  // b.any
  402608:	orr	x3, x2, x12
  40260c:	cbz	x3, 402bd0 <ferror@plt+0x1a40>
  402610:	lsr	x0, x2, #50
  402614:	eor	x0, x0, #0x1
  402618:	and	w0, w0, #0x1
  40261c:	mov	x1, x2
  402620:	mov	x3, x12
  402624:	mov	x9, x8
  402628:	mov	x10, x14
  40262c:	b	402a48 <ferror@plt+0x18b8>
  402630:	mov	x0, #0x7fff                	// #32767
  402634:	cmp	x8, x0
  402638:	b.eq	402650 <ferror@plt+0x14c0>  // b.none
  40263c:	mov	x1, x2
  402640:	mov	x4, x12
  402644:	mov	x9, x8
  402648:	mov	x10, x14
  40264c:	b	40290c <ferror@plt+0x177c>
  402650:	orr	x3, x2, x12
  402654:	cbz	x3, 402bc0 <ferror@plt+0x1a30>
  402658:	lsr	x0, x2, #50
  40265c:	eor	x0, x0, #0x1
  402660:	and	w0, w0, #0x1
  402664:	mov	x1, x2
  402668:	mov	x3, x12
  40266c:	mov	x9, x8
  402670:	mov	x10, x14
  402674:	b	402a48 <ferror@plt+0x18b8>
  402678:	sub	x4, x12, x3
  40267c:	cmp	x12, x4
  402680:	sbc	x1, x2, x1
  402684:	mov	x9, x8
  402688:	mov	x10, x14
  40268c:	b	4024e0 <ferror@plt+0x1350>
  402690:	neg	w0, w0
  402694:	orr	x1, x1, #0x8000000000000
  402698:	mov	x4, #0x7fff                	// #32767
  40269c:	cmp	x8, x4
  4026a0:	b.eq	4026f4 <ferror@plt+0x1564>  // b.none
  4026a4:	cmp	w0, #0x74
  4026a8:	b.gt	402ab8 <ferror@plt+0x1928>
  4026ac:	cmp	w0, #0x3f
  4026b0:	b.gt	40271c <ferror@plt+0x158c>
  4026b4:	mov	w5, #0x40                  	// #64
  4026b8:	sub	w5, w5, w0
  4026bc:	lsl	x4, x1, x5
  4026c0:	lsr	x6, x3, x0
  4026c4:	orr	x4, x4, x6
  4026c8:	lsl	x3, x3, x5
  4026cc:	cmp	x3, #0x0
  4026d0:	cset	x3, ne  // ne = any
  4026d4:	orr	x4, x4, x3
  4026d8:	lsr	x1, x1, x0
  4026dc:	sub	x4, x12, x4
  4026e0:	cmp	x12, x4
  4026e4:	sbc	x1, x2, x1
  4026e8:	mov	x9, x13
  4026ec:	mov	x10, x14
  4026f0:	b	4024e0 <ferror@plt+0x1350>
  4026f4:	orr	x3, x2, x12
  4026f8:	cbz	x3, 402be0 <ferror@plt+0x1a50>
  4026fc:	lsr	x0, x2, #50
  402700:	eor	x0, x0, #0x1
  402704:	and	w0, w0, #0x1
  402708:	mov	x1, x2
  40270c:	mov	x3, x12
  402710:	mov	x9, x8
  402714:	mov	x10, x14
  402718:	b	402a48 <ferror@plt+0x18b8>
  40271c:	sub	w4, w0, #0x40
  402720:	lsr	x4, x1, x4
  402724:	mov	w5, #0x80                  	// #128
  402728:	sub	w5, w5, w0
  40272c:	lsl	x1, x1, x5
  402730:	cmp	w0, #0x40
  402734:	csel	x0, x1, xzr, ne  // ne = any
  402738:	orr	x3, x0, x3
  40273c:	cmp	x3, #0x0
  402740:	cset	x0, ne  // ne = any
  402744:	orr	x4, x4, x0
  402748:	mov	x1, #0x0                   	// #0
  40274c:	b	4026dc <ferror@plt+0x154c>
  402750:	orr	x4, x2, x12
  402754:	cbnz	x4, 402bf0 <ferror@plt+0x1a60>
  402758:	and	x0, x11, #0xc00000
  40275c:	cmp	x0, #0x800, lsl #12
  402760:	cset	x10, eq  // eq = none
  402764:	mov	x1, x4
  402768:	b	402910 <ferror@plt+0x1780>
  40276c:	orr	x4, x0, x5
  402770:	cbnz	x4, 402c1c <ferror@plt+0x1a8c>
  402774:	and	x0, x11, #0xc00000
  402778:	cmp	x0, #0x800, lsl #12
  40277c:	cset	x10, eq  // eq = none
  402780:	mov	x1, x4
  402784:	b	402910 <ferror@plt+0x1780>
  402788:	mov	x0, #0x7fff                	// #32767
  40278c:	cmp	x5, x0
  402790:	b.eq	4027c8 <ferror@plt+0x1638>  // b.none
  402794:	mov	w0, #0x0                   	// #0
  402798:	mov	x5, #0x7fff                	// #32767
  40279c:	cmp	x8, x5
  4027a0:	b.eq	40281c <ferror@plt+0x168c>  // b.none
  4027a4:	orr	x5, x1, x3
  4027a8:	cbnz	x5, 4027e8 <ferror@plt+0x1658>
  4027ac:	orr	x1, x2, x12
  4027b0:	cbnz	x1, 402848 <ferror@plt+0x16b8>
  4027b4:	mov	x10, x4
  4027b8:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  4027bc:	mov	x3, #0xfffffffffffffff8    	// #-8
  4027c0:	mov	w0, #0x1                   	// #1
  4027c4:	b	402bb8 <ferror@plt+0x1a28>
  4027c8:	orr	x0, x1, x3
  4027cc:	cbz	x0, 402ac4 <ferror@plt+0x1934>
  4027d0:	lsr	x0, x1, #50
  4027d4:	eor	x0, x0, #0x1
  4027d8:	and	w0, w0, #0x1
  4027dc:	mov	x5, #0x7fff                	// #32767
  4027e0:	cmp	x8, x5
  4027e4:	b.eq	40281c <ferror@plt+0x168c>  // b.none
  4027e8:	orr	x12, x2, x12
  4027ec:	mov	x9, #0x7fff                	// #32767
  4027f0:	cbz	x12, 402a48 <ferror@plt+0x18b8>
  4027f4:	lsr	x3, x1, #3
  4027f8:	tbz	x1, #50, 40285c <ferror@plt+0x16cc>
  4027fc:	lsr	x4, x2, #3
  402800:	tbnz	x2, #50, 40285c <ferror@plt+0x16cc>
  402804:	mov	x6, x7
  402808:	bfi	x6, x2, #61, #3
  40280c:	mov	x3, x4
  402810:	mov	x10, x14
  402814:	b	402860 <ferror@plt+0x16d0>
  402818:	mov	w0, #0x0                   	// #0
  40281c:	orr	x5, x2, x12
  402820:	cbz	x5, 4027a4 <ferror@plt+0x1614>
  402824:	tst	x2, #0x4000000000000
  402828:	csinc	w0, w0, wzr, ne  // ne = any
  40282c:	orr	x4, x1, x3
  402830:	cbnz	x4, 4027e8 <ferror@plt+0x1658>
  402834:	mov	x1, x2
  402838:	mov	x3, x12
  40283c:	mov	x10, x14
  402840:	mov	x9, #0x7fff                	// #32767
  402844:	b	402a48 <ferror@plt+0x18b8>
  402848:	mov	x1, x2
  40284c:	mov	x3, x12
  402850:	mov	x10, x14
  402854:	mov	x9, #0x7fff                	// #32767
  402858:	b	402a48 <ferror@plt+0x18b8>
  40285c:	bfi	x6, x1, #61, #3
  402860:	extr	x1, x3, x6, #61
  402864:	lsl	x3, x6, #3
  402868:	mov	x9, #0x7fff                	// #32767
  40286c:	b	402a48 <ferror@plt+0x18b8>
  402870:	sub	x4, x3, x12
  402874:	cmp	x3, x4
  402878:	sbc	x5, x1, x2
  40287c:	tbnz	x5, #51, 40289c <ferror@plt+0x170c>
  402880:	orr	x1, x4, x5
  402884:	cbnz	x1, 4024e8 <ferror@plt+0x1358>
  402888:	and	x0, x11, #0xc00000
  40288c:	cmp	x0, #0x800, lsl #12
  402890:	cset	x10, eq  // eq = none
  402894:	mov	x4, x1
  402898:	b	402910 <ferror@plt+0x1780>
  40289c:	sub	x4, x12, x3
  4028a0:	cmp	x12, x4
  4028a4:	sbc	x5, x2, x1
  4028a8:	mov	x10, x14
  4028ac:	b	4024e8 <ferror@plt+0x1358>
  4028b0:	clz	x1, x4
  4028b4:	add	w0, w1, #0x34
  4028b8:	cmp	w0, #0x3f
  4028bc:	b.le	4024f4 <ferror@plt+0x1364>
  4028c0:	sub	w1, w1, #0xc
  4028c4:	lsl	x1, x4, x1
  4028c8:	b	402508 <ferror@plt+0x1378>
  4028cc:	sub	w9, w9, #0x3f
  4028d0:	lsr	x0, x1, x9
  4028d4:	mov	w2, #0x80                  	// #128
  4028d8:	sub	w2, w2, w6
  4028dc:	lsl	x1, x1, x2
  4028e0:	cmp	w6, #0x40
  4028e4:	csel	x2, x1, xzr, ne  // ne = any
  4028e8:	orr	x2, x5, x2
  4028ec:	cmp	x2, #0x0
  4028f0:	cset	x4, ne  // ne = any
  4028f4:	orr	x4, x0, x4
  4028f8:	mov	x1, #0x0                   	// #0
  4028fc:	b	402910 <ferror@plt+0x1780>
  402900:	sub	x9, x9, x2
  402904:	and	x1, x1, #0xfff7ffffffffffff
  402908:	mov	x4, x5
  40290c:	cbnz	x9, 402a40 <ferror@plt+0x18b0>
  402910:	orr	x3, x4, x1
  402914:	cbnz	x3, 402c00 <ferror@plt+0x1a70>
  402918:	mov	x1, x3
  40291c:	mov	x9, #0x0                   	// #0
  402920:	mov	w0, #0x0                   	// #0
  402924:	b	402958 <ferror@plt+0x17c8>
  402928:	mov	x3, x4
  40292c:	mov	w4, #0x1                   	// #1
  402930:	mov	x9, #0x0                   	// #0
  402934:	mov	w0, #0x0                   	// #0
  402938:	b	402a54 <ferror@plt+0x18c4>
  40293c:	and	x2, x3, #0xf
  402940:	cmp	x2, #0x4
  402944:	b.eq	402950 <ferror@plt+0x17c0>  // b.none
  402948:	adds	x3, x3, #0x4
  40294c:	cinc	x1, x1, cs  // cs = hs, nlast
  402950:	cbz	w4, 402958 <ferror@plt+0x17c8>
  402954:	orr	w0, w0, #0x8
  402958:	tbz	x1, #51, 402a04 <ferror@plt+0x1874>
  40295c:	add	x9, x9, #0x1
  402960:	mov	x2, #0x7fff                	// #32767
  402964:	cmp	x9, x2
  402968:	b.eq	4029d0 <ferror@plt+0x1840>  // b.none
  40296c:	and	x2, x1, #0xfff7ffffffffffff
  402970:	extr	x4, x1, x3, #3
  402974:	lsr	x1, x2, #3
  402978:	mov	x3, #0x0                   	// #0
  40297c:	mov	x2, x4
  402980:	bfxil	x3, x1, #0, #48
  402984:	bfi	x3, x9, #48, #15
  402988:	bfi	x3, x10, #63, #1
  40298c:	stp	x2, x3, [sp, #16]
  402990:	cbnz	w0, 402a38 <ferror@plt+0x18a8>
  402994:	ldr	q0, [sp, #16]
  402998:	ldp	x29, x30, [sp], #32
  40299c:	ret
  4029a0:	cbnz	x10, 402950 <ferror@plt+0x17c0>
  4029a4:	adds	x3, x3, #0x8
  4029a8:	cinc	x1, x1, cs  // cs = hs, nlast
  4029ac:	b	402950 <ferror@plt+0x17c0>
  4029b0:	cbz	x10, 402950 <ferror@plt+0x17c0>
  4029b4:	adds	x3, x3, #0x8
  4029b8:	cinc	x1, x1, cs  // cs = hs, nlast
  4029bc:	b	402950 <ferror@plt+0x17c0>
  4029c0:	mov	x3, x4
  4029c4:	mov	x9, #0x0                   	// #0
  4029c8:	mov	w0, #0x0                   	// #0
  4029cc:	b	402954 <ferror@plt+0x17c4>
  4029d0:	ands	x3, x11, #0xc00000
  4029d4:	b.eq	4029f8 <ferror@plt+0x1868>  // b.none
  4029d8:	cmp	x3, #0x400, lsl #12
  4029dc:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  4029e0:	b.eq	402a30 <ferror@plt+0x18a0>  // b.none
  4029e4:	cmp	x3, #0x800, lsl #12
  4029e8:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  4029ec:	csetm	x3, eq  // eq = none
  4029f0:	mov	x1, #0x7ffe                	// #32766
  4029f4:	csel	x9, x9, x1, ne  // ne = any
  4029f8:	mov	w1, #0x14                  	// #20
  4029fc:	orr	w0, w0, w1
  402a00:	mov	x1, x3
  402a04:	extr	x4, x1, x3, #3
  402a08:	lsr	x1, x1, #3
  402a0c:	mov	x2, #0x7fff                	// #32767
  402a10:	cmp	x9, x2
  402a14:	b.ne	402978 <ferror@plt+0x17e8>  // b.any
  402a18:	orr	x2, x4, x1
  402a1c:	orr	x1, x1, #0x800000000000
  402a20:	cbnz	x2, 402978 <ferror@plt+0x17e8>
  402a24:	mov	x4, x2
  402a28:	mov	x1, x2
  402a2c:	b	402978 <ferror@plt+0x17e8>
  402a30:	mov	x3, #0x0                   	// #0
  402a34:	b	4029f8 <ferror@plt+0x1868>
  402a38:	bl	403f8c <ferror@plt+0x2dfc>
  402a3c:	b	402994 <ferror@plt+0x1804>
  402a40:	mov	x3, x4
  402a44:	mov	w0, #0x0                   	// #0
  402a48:	mov	w4, #0x0                   	// #0
  402a4c:	tst	x3, #0x7
  402a50:	b.eq	402958 <ferror@plt+0x17c8>  // b.none
  402a54:	orr	w0, w0, #0x10
  402a58:	and	x2, x11, #0xc00000
  402a5c:	cmp	x2, #0x400, lsl #12
  402a60:	b.eq	4029a0 <ferror@plt+0x1810>  // b.none
  402a64:	cmp	x2, #0x800, lsl #12
  402a68:	b.eq	4029b0 <ferror@plt+0x1820>  // b.none
  402a6c:	cbz	x2, 40293c <ferror@plt+0x17ac>
  402a70:	cbnz	w4, 402954 <ferror@plt+0x17c4>
  402a74:	b	402958 <ferror@plt+0x17c8>
  402a78:	mov	x1, x2
  402a7c:	mov	x3, x12
  402a80:	mov	x9, #0x7fff                	// #32767
  402a84:	b	402a48 <ferror@plt+0x18b8>
  402a88:	mov	x1, x2
  402a8c:	mov	x4, x12
  402a90:	b	402910 <ferror@plt+0x1780>
  402a94:	mov	x0, #0x0                   	// #0
  402a98:	mov	x4, #0x1                   	// #1
  402a9c:	b	4020f4 <ferror@plt+0xf64>
  402aa0:	mov	x1, #0x0                   	// #0
  402aa4:	mov	x4, #0x1                   	// #1
  402aa8:	b	4022a0 <ferror@plt+0x1110>
  402aac:	mov	x0, #0x0                   	// #0
  402ab0:	mov	x4, #0x1                   	// #1
  402ab4:	b	4024d4 <ferror@plt+0x1344>
  402ab8:	mov	x1, #0x0                   	// #0
  402abc:	mov	x4, #0x1                   	// #1
  402ac0:	b	4026dc <ferror@plt+0x154c>
  402ac4:	mov	x0, #0x7fff                	// #32767
  402ac8:	cmp	x8, x0
  402acc:	b.eq	402818 <ferror@plt+0x1688>  // b.none
  402ad0:	mov	w0, #0x0                   	// #0
  402ad4:	b	4027ac <ferror@plt+0x161c>
  402ad8:	mov	x1, x0
  402adc:	mov	x3, x0
  402ae0:	mov	w0, #0x0                   	// #0
  402ae4:	b	402bb8 <ferror@plt+0x1a28>
  402ae8:	mov	x1, x0
  402aec:	mov	x3, x0
  402af0:	mov	w0, #0x0                   	// #0
  402af4:	b	402bb8 <ferror@plt+0x1a28>
  402af8:	mov	x1, x0
  402afc:	mov	x3, x0
  402b00:	mov	w0, #0x0                   	// #0
  402b04:	b	402bb8 <ferror@plt+0x1a28>
  402b08:	mov	x1, x3
  402b0c:	mov	w0, #0x0                   	// #0
  402b10:	b	402bb8 <ferror@plt+0x1a28>
  402b14:	mov	x1, x3
  402b18:	mov	w0, #0x0                   	// #0
  402b1c:	b	402bb8 <ferror@plt+0x1a28>
  402b20:	mov	x1, x3
  402b24:	mov	w0, #0x0                   	// #0
  402b28:	b	402bb8 <ferror@plt+0x1a28>
  402b2c:	mov	x1, x3
  402b30:	mov	w0, #0x14                  	// #20
  402b34:	b	402bb8 <ferror@plt+0x1a28>
  402b38:	mov	x1, #0x0                   	// #0
  402b3c:	mov	x3, #0x0                   	// #0
  402b40:	mov	x10, #0x0                   	// #0
  402b44:	mov	w0, #0x14                  	// #20
  402b48:	b	402bb8 <ferror@plt+0x1a28>
  402b4c:	mov	x1, #0x0                   	// #0
  402b50:	mov	x3, #0x0                   	// #0
  402b54:	mov	w0, #0x14                  	// #20
  402b58:	b	402bb8 <ferror@plt+0x1a28>
  402b5c:	mov	x1, x3
  402b60:	mov	w0, #0x14                  	// #20
  402b64:	b	402bb8 <ferror@plt+0x1a28>
  402b68:	mov	x1, #0x0                   	// #0
  402b6c:	mov	x3, #0x0                   	// #0
  402b70:	mov	x10, #0x0                   	// #0
  402b74:	mov	w0, #0x14                  	// #20
  402b78:	b	402bb8 <ferror@plt+0x1a28>
  402b7c:	mov	x1, #0x0                   	// #0
  402b80:	mov	x3, #0x0                   	// #0
  402b84:	mov	w0, #0x14                  	// #20
  402b88:	b	402bb8 <ferror@plt+0x1a28>
  402b8c:	mov	x1, x0
  402b90:	mov	x3, x0
  402b94:	mov	w0, #0x0                   	// #0
  402b98:	b	402bb8 <ferror@plt+0x1a28>
  402b9c:	mov	x1, x0
  402ba0:	mov	x3, x0
  402ba4:	mov	w0, #0x0                   	// #0
  402ba8:	b	402bb8 <ferror@plt+0x1a28>
  402bac:	mov	x1, x0
  402bb0:	mov	x3, x0
  402bb4:	mov	w0, #0x0                   	// #0
  402bb8:	mov	x9, #0x7fff                	// #32767
  402bbc:	b	402958 <ferror@plt+0x17c8>
  402bc0:	mov	x1, x3
  402bc4:	mov	x10, x14
  402bc8:	mov	w0, #0x0                   	// #0
  402bcc:	b	402bb8 <ferror@plt+0x1a28>
  402bd0:	mov	x1, x3
  402bd4:	mov	x10, x14
  402bd8:	mov	w0, #0x0                   	// #0
  402bdc:	b	402bb8 <ferror@plt+0x1a28>
  402be0:	mov	x1, x3
  402be4:	mov	x10, x14
  402be8:	mov	w0, #0x0                   	// #0
  402bec:	b	402bb8 <ferror@plt+0x1a28>
  402bf0:	mov	x1, x2
  402bf4:	mov	x3, x12
  402bf8:	mov	x10, x14
  402bfc:	mov	x4, x3
  402c00:	tst	x4, #0x7
  402c04:	b.ne	402928 <ferror@plt+0x1798>  // b.any
  402c08:	tbnz	w11, #11, 4029c0 <ferror@plt+0x1830>
  402c0c:	mov	x3, x4
  402c10:	mov	x9, #0x0                   	// #0
  402c14:	mov	w0, #0x0                   	// #0
  402c18:	b	402958 <ferror@plt+0x17c8>
  402c1c:	mov	x1, x5
  402c20:	mov	x3, x0
  402c24:	b	402bfc <ferror@plt+0x1a6c>
  402c28:	mov	x0, #0x7fff                	// #32767
  402c2c:	cmp	x8, x0
  402c30:	b.eq	4023b4 <ferror@plt+0x1224>  // b.none
  402c34:	mov	x1, x2
  402c38:	mov	x3, x12
  402c3c:	mov	w0, #0x0                   	// #0
  402c40:	b	402a48 <ferror@plt+0x18b8>
  402c44:	stp	x29, x30, [sp, #-32]!
  402c48:	mov	x29, sp
  402c4c:	str	q0, [sp, #16]
  402c50:	ldr	x2, [sp, #16]
  402c54:	ldr	x0, [sp, #24]
  402c58:	str	q1, [sp, #16]
  402c5c:	ldr	x7, [sp, #16]
  402c60:	ldr	x1, [sp, #24]
  402c64:	mrs	x12, fpcr
  402c68:	ubfx	x3, x0, #0, #48
  402c6c:	ubfx	x6, x0, #48, #15
  402c70:	lsr	x0, x0, #63
  402c74:	and	w9, w0, #0xff
  402c78:	cbz	w6, 402d2c <ferror@plt+0x1b9c>
  402c7c:	mov	x10, x3
  402c80:	mov	w5, #0x7fff                	// #32767
  402c84:	cmp	w6, w5
  402c88:	b.eq	402d94 <ferror@plt+0x1c04>  // b.none
  402c8c:	extr	x3, x3, x2, #61
  402c90:	orr	x10, x3, #0x8000000000000
  402c94:	lsl	x13, x2, #3
  402c98:	and	x6, x6, #0xffff
  402c9c:	sub	x6, x6, #0x3, lsl #12
  402ca0:	sub	x6, x6, #0xfff
  402ca4:	mov	x14, #0x0                   	// #0
  402ca8:	mov	w3, #0x0                   	// #0
  402cac:	ubfx	x8, x1, #0, #48
  402cb0:	mov	x4, x8
  402cb4:	ubfx	x11, x1, #48, #15
  402cb8:	lsr	x2, x1, #63
  402cbc:	and	w1, w2, #0xff
  402cc0:	cbz	w11, 402ddc <ferror@plt+0x1c4c>
  402cc4:	mov	w15, #0x7fff                	// #32767
  402cc8:	cmp	w11, w15
  402ccc:	b.eq	402e3c <ferror@plt+0x1cac>  // b.none
  402cd0:	extr	x4, x8, x7, #61
  402cd4:	orr	x4, x4, #0x8000000000000
  402cd8:	lsl	x5, x7, #3
  402cdc:	and	x11, x11, #0xffff
  402ce0:	sub	x11, x11, #0x3, lsl #12
  402ce4:	sub	x11, x11, #0xfff
  402ce8:	eor	w9, w9, w1
  402cec:	and	x9, x9, #0xff
  402cf0:	sub	x6, x6, x11
  402cf4:	lsl	x1, x14, #2
  402cf8:	mov	x7, #0x0                   	// #0
  402cfc:	cmp	x1, #0x7
  402d00:	b.le	402e94 <ferror@plt+0x1d04>
  402d04:	cmp	x1, #0xe
  402d08:	b.gt	403200 <ferror@plt+0x2070>
  402d0c:	cmp	x1, #0xb
  402d10:	b.gt	403224 <ferror@plt+0x2094>
  402d14:	cmp	x1, #0x9
  402d18:	b.gt	402f60 <ferror@plt+0x1dd0>
  402d1c:	mov	x4, #0x0                   	// #0
  402d20:	mov	x5, #0x0                   	// #0
  402d24:	mov	x6, #0x7fff                	// #32767
  402d28:	b	403490 <ferror@plt+0x2300>
  402d2c:	orr	x13, x3, x2
  402d30:	cbz	x13, 402db4 <ferror@plt+0x1c24>
  402d34:	cbz	x3, 402d70 <ferror@plt+0x1be0>
  402d38:	clz	x6, x3
  402d3c:	sub	x10, x6, #0xf
  402d40:	add	w13, w10, #0x3
  402d44:	lsl	x3, x3, x13
  402d48:	mov	w4, #0x3d                  	// #61
  402d4c:	sub	w10, w4, w10
  402d50:	lsr	x10, x2, x10
  402d54:	orr	x10, x10, x3
  402d58:	lsl	x13, x2, x13
  402d5c:	mov	x2, #0xffffffffffffc011    	// #-16367
  402d60:	sub	x6, x2, x6
  402d64:	mov	x14, #0x0                   	// #0
  402d68:	mov	w3, #0x0                   	// #0
  402d6c:	b	402cac <ferror@plt+0x1b1c>
  402d70:	clz	x10, x2
  402d74:	add	x6, x10, #0x40
  402d78:	add	x10, x10, #0x31
  402d7c:	cmp	x10, #0x3c
  402d80:	b.le	402d40 <ferror@plt+0x1bb0>
  402d84:	sub	w10, w10, #0x3d
  402d88:	mov	x13, x3
  402d8c:	lsl	x10, x2, x10
  402d90:	b	402d5c <ferror@plt+0x1bcc>
  402d94:	orr	x13, x3, x2
  402d98:	cbz	x13, 402dc8 <ferror@plt+0x1c38>
  402d9c:	lsr	x3, x3, #47
  402da0:	eor	w3, w3, #0x1
  402da4:	mov	x13, x2
  402da8:	mov	x6, #0x7fff                	// #32767
  402dac:	mov	x14, #0x3                   	// #3
  402db0:	b	402cac <ferror@plt+0x1b1c>
  402db4:	mov	x10, x13
  402db8:	mov	x6, #0x0                   	// #0
  402dbc:	mov	x14, #0x1                   	// #1
  402dc0:	mov	w3, #0x0                   	// #0
  402dc4:	b	402cac <ferror@plt+0x1b1c>
  402dc8:	mov	x10, x13
  402dcc:	mov	x6, #0x7fff                	// #32767
  402dd0:	mov	x14, #0x2                   	// #2
  402dd4:	mov	w3, #0x0                   	// #0
  402dd8:	b	402cac <ferror@plt+0x1b1c>
  402ddc:	orr	x5, x8, x7
  402de0:	cbz	x5, 402e5c <ferror@plt+0x1ccc>
  402de4:	cbz	x8, 402e18 <ferror@plt+0x1c88>
  402de8:	clz	x16, x8
  402dec:	sub	x4, x16, #0xf
  402df0:	add	w5, w4, #0x3
  402df4:	lsl	x8, x8, x5
  402df8:	mov	w15, #0x3d                  	// #61
  402dfc:	sub	w4, w15, w4
  402e00:	lsr	x4, x7, x4
  402e04:	orr	x4, x4, x8
  402e08:	lsl	x5, x7, x5
  402e0c:	mov	x11, #0xffffffffffffc011    	// #-16367
  402e10:	sub	x11, x11, x16
  402e14:	b	402ce8 <ferror@plt+0x1b58>
  402e18:	clz	x4, x7
  402e1c:	add	x16, x4, #0x40
  402e20:	add	x4, x4, #0x31
  402e24:	cmp	x4, #0x3c
  402e28:	b.le	402df0 <ferror@plt+0x1c60>
  402e2c:	sub	w4, w4, #0x3d
  402e30:	mov	x5, x8
  402e34:	lsl	x4, x7, x4
  402e38:	b	402e0c <ferror@plt+0x1c7c>
  402e3c:	orr	x5, x8, x7
  402e40:	cbz	x5, 402e84 <ferror@plt+0x1cf4>
  402e44:	mov	x5, x7
  402e48:	mov	x11, #0x7fff                	// #32767
  402e4c:	mov	x7, #0x3                   	// #3
  402e50:	tst	x8, #0x800000000000
  402e54:	csinc	w3, w3, wzr, ne  // ne = any
  402e58:	b	402e68 <ferror@plt+0x1cd8>
  402e5c:	mov	x4, x5
  402e60:	mov	x11, #0x0                   	// #0
  402e64:	mov	x7, #0x1                   	// #1
  402e68:	eor	w9, w9, w1
  402e6c:	and	x9, x9, #0xff
  402e70:	sub	x6, x6, x11
  402e74:	orr	x1, x7, x14, lsl #2
  402e78:	cmp	x1, #0x7
  402e7c:	b.ne	402cfc <ferror@plt+0x1b6c>  // b.any
  402e80:	b	402edc <ferror@plt+0x1d4c>
  402e84:	mov	x4, x5
  402e88:	mov	x11, #0x7fff                	// #32767
  402e8c:	mov	x7, #0x2                   	// #2
  402e90:	b	402e68 <ferror@plt+0x1cd8>
  402e94:	cmp	x1, #0x1
  402e98:	b.eq	40321c <ferror@plt+0x208c>  // b.none
  402e9c:	b.le	402f7c <ferror@plt+0x1dec>
  402ea0:	cmp	x1, #0x4
  402ea4:	b.eq	403474 <ferror@plt+0x22e4>  // b.none
  402ea8:	b.le	402ed4 <ferror@plt+0x1d44>
  402eac:	cmp	x1, #0x5
  402eb0:	b.ne	402f50 <ferror@plt+0x1dc0>  // b.any
  402eb4:	mov	x4, #0xffffffffffff        	// #281474976710655
  402eb8:	mov	x5, #0xffffffffffffffff    	// #-1
  402ebc:	mov	x2, #0x0                   	// #0
  402ec0:	mov	w3, #0x1                   	// #1
  402ec4:	orr	x4, x4, #0x800000000000
  402ec8:	mov	x9, x2
  402ecc:	mov	x6, #0x7fff                	// #32767
  402ed0:	b	403490 <ferror@plt+0x2300>
  402ed4:	cmp	x1, #0x2
  402ed8:	b.eq	403484 <ferror@plt+0x22f4>  // b.none
  402edc:	cmp	x7, #0x1
  402ee0:	b.eq	4034b8 <ferror@plt+0x2328>  // b.none
  402ee4:	b.gt	403238 <ferror@plt+0x20a8>
  402ee8:	mov	x9, x2
  402eec:	cbnz	x7, 403490 <ferror@plt+0x2300>
  402ef0:	add	x0, x6, #0x3, lsl #12
  402ef4:	add	x0, x0, #0xfff
  402ef8:	cmp	x0, #0x0
  402efc:	b.le	403304 <ferror@plt+0x2174>
  402f00:	tst	x5, #0x7
  402f04:	b.eq	402f24 <ferror@plt+0x1d94>  // b.none
  402f08:	orr	w3, w3, #0x10
  402f0c:	and	x1, x12, #0xc00000
  402f10:	cmp	x1, #0x400, lsl #12
  402f14:	b.eq	403260 <ferror@plt+0x20d0>  // b.none
  402f18:	cmp	x1, #0x800, lsl #12
  402f1c:	b.eq	403270 <ferror@plt+0x20e0>  // b.none
  402f20:	cbz	x1, 403248 <ferror@plt+0x20b8>
  402f24:	tbz	x4, #52, 402f30 <ferror@plt+0x1da0>
  402f28:	and	x4, x4, #0xffefffffffffffff
  402f2c:	add	x0, x6, #0x4, lsl #12
  402f30:	mov	x1, #0x7ffe                	// #32766
  402f34:	cmp	x0, x1
  402f38:	b.gt	403280 <ferror@plt+0x20f0>
  402f3c:	extr	x5, x4, x5, #3
  402f40:	lsr	x4, x4, #3
  402f44:	mov	x9, x2
  402f48:	mov	x6, x0
  402f4c:	b	403490 <ferror@plt+0x2300>
  402f50:	mov	x4, #0x0                   	// #0
  402f54:	mov	x5, #0x0                   	// #0
  402f58:	mov	x6, #0x0                   	// #0
  402f5c:	b	403490 <ferror@plt+0x2300>
  402f60:	cmp	x1, #0xa
  402f64:	b.ne	402edc <ferror@plt+0x1d4c>  // b.any
  402f68:	mov	x4, #0xffffffffffff        	// #281474976710655
  402f6c:	mov	x5, #0xffffffffffffffff    	// #-1
  402f70:	mov	x2, #0x0                   	// #0
  402f74:	mov	w3, #0x1                   	// #1
  402f78:	b	402ec4 <ferror@plt+0x1d34>
  402f7c:	cmp	x10, x4
  402f80:	b.hi	402f8c <ferror@plt+0x1dfc>  // b.pmore
  402f84:	ccmp	x13, x5, #0x0, eq  // eq = none
  402f88:	b.cc	4031b0 <ferror@plt+0x2020>  // b.lo, b.ul, b.last
  402f8c:	lsr	x2, x10, #1
  402f90:	extr	x0, x10, x13, #1
  402f94:	lsl	x13, x13, #63
  402f98:	extr	x7, x4, x5, #52
  402f9c:	lsl	x8, x5, #12
  402fa0:	ubfx	x10, x4, #20, #32
  402fa4:	and	x11, x7, #0xffffffff
  402fa8:	udiv	x4, x2, x10
  402fac:	mul	x5, x11, x4
  402fb0:	msub	x2, x4, x10, x2
  402fb4:	extr	x1, x2, x0, #32
  402fb8:	cmp	x5, x1
  402fbc:	b.ls	402fd4 <ferror@plt+0x1e44>  // b.plast
  402fc0:	add	x1, x1, x7
  402fc4:	cmp	x5, x1
  402fc8:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  402fcc:	b.ls	4031c4 <ferror@plt+0x2034>  // b.plast
  402fd0:	sub	x4, x4, #0x1
  402fd4:	sub	x1, x1, x5
  402fd8:	udiv	x15, x1, x10
  402fdc:	mul	x2, x11, x15
  402fe0:	msub	x1, x15, x10, x1
  402fe4:	bfi	x0, x1, #32, #32
  402fe8:	cmp	x2, x0
  402fec:	b.ls	403004 <ferror@plt+0x1e74>  // b.plast
  402ff0:	add	x0, x0, x7
  402ff4:	cmp	x2, x0
  402ff8:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  402ffc:	b.ls	4031d0 <ferror@plt+0x2040>  // b.plast
  403000:	sub	x15, x15, #0x1
  403004:	sub	x0, x0, x2
  403008:	orr	x15, x15, x4, lsl #32
  40300c:	lsr	x1, x15, #32
  403010:	lsr	x14, x8, #32
  403014:	and	x2, x15, #0xffffffff
  403018:	and	x16, x8, #0xffffffff
  40301c:	mul	x4, x2, x16
  403020:	mul	x17, x1, x16
  403024:	mul	x1, x1, x14
  403028:	madd	x2, x14, x2, x17
  40302c:	add	x2, x2, x4, lsr #32
  403030:	mov	x5, #0x100000000           	// #4294967296
  403034:	add	x5, x1, x5
  403038:	cmp	x17, x2
  40303c:	csel	x1, x5, x1, hi  // hi = pmore
  403040:	add	x1, x1, x2, lsr #32
  403044:	and	x4, x4, #0xffffffff
  403048:	add	x2, x4, x2, lsl #32
  40304c:	cmp	x0, x1
  403050:	b.cc	403060 <ferror@plt+0x1ed0>  // b.lo, b.ul, b.last
  403054:	mov	x4, x15
  403058:	ccmp	x13, x2, #0x2, eq  // eq = none
  40305c:	b.cs	403098 <ferror@plt+0x1f08>  // b.hs, b.nlast
  403060:	sub	x4, x15, #0x1
  403064:	adds	x13, x13, x8
  403068:	adc	x0, x0, x7
  40306c:	cmp	x7, x0
  403070:	b.cc	40307c <ferror@plt+0x1eec>  // b.lo, b.ul, b.last
  403074:	ccmp	x8, x13, #0x2, eq  // eq = none
  403078:	b.hi	403098 <ferror@plt+0x1f08>  // b.pmore
  40307c:	cmp	x1, x0
  403080:	b.hi	40308c <ferror@plt+0x1efc>  // b.pmore
  403084:	ccmp	x2, x13, #0x0, eq  // eq = none
  403088:	b.ls	403098 <ferror@plt+0x1f08>  // b.plast
  40308c:	sub	x4, x15, #0x2
  403090:	adds	x13, x13, x8
  403094:	adc	x0, x0, x7
  403098:	sub	x2, x13, x2
  40309c:	cmp	x13, x2
  4030a0:	sbc	x0, x0, x1
  4030a4:	mov	x5, #0xffffffffffffffff    	// #-1
  4030a8:	cmp	x7, x0
  4030ac:	b.eq	4031a8 <ferror@plt+0x2018>  // b.none
  4030b0:	udiv	x1, x0, x10
  4030b4:	mul	x5, x11, x1
  4030b8:	msub	x0, x1, x10, x0
  4030bc:	extr	x0, x0, x2, #32
  4030c0:	cmp	x5, x0
  4030c4:	b.ls	4030dc <ferror@plt+0x1f4c>  // b.plast
  4030c8:	add	x0, x0, x7
  4030cc:	cmp	x5, x0
  4030d0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4030d4:	b.ls	4031dc <ferror@plt+0x204c>  // b.plast
  4030d8:	sub	x1, x1, #0x1
  4030dc:	sub	x0, x0, x5
  4030e0:	udiv	x5, x0, x10
  4030e4:	mul	x11, x11, x5
  4030e8:	msub	x0, x5, x10, x0
  4030ec:	bfi	x2, x0, #32, #32
  4030f0:	mov	x0, x2
  4030f4:	cmp	x11, x2
  4030f8:	b.ls	403110 <ferror@plt+0x1f80>  // b.plast
  4030fc:	add	x0, x2, x7
  403100:	cmp	x11, x0
  403104:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  403108:	b.ls	4031e8 <ferror@plt+0x2058>  // b.plast
  40310c:	sub	x5, x5, #0x1
  403110:	sub	x0, x0, x11
  403114:	orr	x2, x5, x1, lsl #32
  403118:	lsr	x1, x2, #32
  40311c:	and	x10, x2, #0xffffffff
  403120:	mul	x5, x16, x10
  403124:	mul	x16, x1, x16
  403128:	mul	x1, x14, x1
  40312c:	madd	x14, x14, x10, x16
  403130:	add	x14, x14, x5, lsr #32
  403134:	mov	x10, #0x100000000           	// #4294967296
  403138:	add	x10, x1, x10
  40313c:	cmp	x16, x14
  403140:	csel	x1, x10, x1, hi  // hi = pmore
  403144:	add	x1, x1, x14, lsr #32
  403148:	and	x5, x5, #0xffffffff
  40314c:	add	x14, x5, x14, lsl #32
  403150:	cmp	x0, x1
  403154:	b.cc	403164 <ferror@plt+0x1fd4>  // b.lo, b.ul, b.last
  403158:	cmp	x14, #0x0
  40315c:	ccmp	x0, x1, #0x0, ne  // ne = any
  403160:	b.ne	4031f4 <ferror@plt+0x2064>  // b.any
  403164:	sub	x5, x2, #0x1
  403168:	adds	x0, x0, x7
  40316c:	b.cs	403198 <ferror@plt+0x2008>  // b.hs, b.nlast
  403170:	cmp	x0, x1
  403174:	b.cc	403180 <ferror@plt+0x1ff0>  // b.lo, b.ul, b.last
  403178:	ccmp	x8, x14, #0x2, eq  // eq = none
  40317c:	b.cs	403198 <ferror@plt+0x2008>  // b.hs, b.nlast
  403180:	sub	x5, x2, #0x2
  403184:	lsl	x2, x8, #1
  403188:	cmp	x8, x2
  40318c:	cinc	x7, x7, hi  // hi = pmore
  403190:	add	x0, x0, x7
  403194:	mov	x8, x2
  403198:	cmp	x0, x1
  40319c:	orr	x0, x5, #0x1
  4031a0:	ccmp	x8, x14, #0x0, eq  // eq = none
  4031a4:	csel	x5, x0, x5, ne  // ne = any
  4031a8:	mov	x2, x9
  4031ac:	b	402ef0 <ferror@plt+0x1d60>
  4031b0:	sub	x6, x6, #0x1
  4031b4:	mov	x0, x13
  4031b8:	mov	x2, x10
  4031bc:	mov	x13, #0x0                   	// #0
  4031c0:	b	402f98 <ferror@plt+0x1e08>
  4031c4:	sub	x4, x4, #0x2
  4031c8:	add	x1, x1, x7
  4031cc:	b	402fd4 <ferror@plt+0x1e44>
  4031d0:	sub	x15, x15, #0x2
  4031d4:	add	x0, x0, x7
  4031d8:	b	403004 <ferror@plt+0x1e74>
  4031dc:	sub	x1, x1, #0x2
  4031e0:	add	x0, x0, x7
  4031e4:	b	4030dc <ferror@plt+0x1f4c>
  4031e8:	sub	x5, x5, #0x2
  4031ec:	add	x0, x0, x7
  4031f0:	b	403110 <ferror@plt+0x1f80>
  4031f4:	mov	x5, x2
  4031f8:	mov	x8, #0x0                   	// #0
  4031fc:	b	403198 <ferror@plt+0x2008>
  403200:	tbz	x10, #47, 4034d8 <ferror@plt+0x2348>
  403204:	ands	x1, x4, #0x800000000000
  403208:	csel	x4, x10, x4, ne  // ne = any
  40320c:	cmp	x1, #0x0
  403210:	csel	x5, x13, x5, ne  // ne = any
  403214:	csel	x2, x0, x2, ne  // ne = any
  403218:	b	402ec4 <ferror@plt+0x1d34>
  40321c:	orr	w3, w3, #0x2
  403220:	b	402d1c <ferror@plt+0x1b8c>
  403224:	mov	x4, x10
  403228:	mov	x5, x13
  40322c:	mov	x2, x0
  403230:	mov	x7, x14
  403234:	b	402edc <ferror@plt+0x1d4c>
  403238:	cmp	x7, #0x2
  40323c:	b.ne	402ec4 <ferror@plt+0x1d34>  // b.any
  403240:	mov	x9, x2
  403244:	b	402d1c <ferror@plt+0x1b8c>
  403248:	and	x1, x5, #0xf
  40324c:	cmp	x1, #0x4
  403250:	b.eq	402f24 <ferror@plt+0x1d94>  // b.none
  403254:	adds	x5, x5, #0x4
  403258:	cinc	x4, x4, cs  // cs = hs, nlast
  40325c:	b	402f24 <ferror@plt+0x1d94>
  403260:	cbnz	x2, 402f24 <ferror@plt+0x1d94>
  403264:	adds	x5, x5, #0x8
  403268:	cinc	x4, x4, cs  // cs = hs, nlast
  40326c:	b	402f24 <ferror@plt+0x1d94>
  403270:	cbz	x2, 402f24 <ferror@plt+0x1d94>
  403274:	adds	x5, x5, #0x8
  403278:	cinc	x4, x4, cs  // cs = hs, nlast
  40327c:	b	402f24 <ferror@plt+0x1d94>
  403280:	and	x5, x12, #0xc00000
  403284:	cmp	x5, #0x400, lsl #12
  403288:	b.eq	4032d4 <ferror@plt+0x2144>  // b.none
  40328c:	cmp	x5, #0x800, lsl #12
  403290:	b.eq	4032ec <ferror@plt+0x215c>  // b.none
  403294:	mov	x6, #0x7fff                	// #32767
  403298:	cbz	x5, 4032a4 <ferror@plt+0x2114>
  40329c:	mov	x5, #0xffffffffffffffff    	// #-1
  4032a0:	mov	x6, #0x7ffe                	// #32766
  4032a4:	mov	w0, #0x14                  	// #20
  4032a8:	orr	w3, w3, w0
  4032ac:	mov	x4, x5
  4032b0:	mov	x1, #0x0                   	// #0
  4032b4:	mov	x0, x5
  4032b8:	bfxil	x1, x4, #0, #48
  4032bc:	bfi	x1, x6, #48, #15
  4032c0:	bfi	x1, x2, #63, #1
  4032c4:	stp	x0, x1, [sp, #16]
  4032c8:	mov	w0, w3
  4032cc:	bl	403f8c <ferror@plt+0x2dfc>
  4032d0:	b	4034ac <ferror@plt+0x231c>
  4032d4:	cmp	x2, #0x0
  4032d8:	csetm	x5, ne  // ne = any
  4032dc:	mov	x6, #0x7ffe                	// #32766
  4032e0:	mov	x0, #0x7fff                	// #32767
  4032e4:	csel	x6, x6, x0, ne  // ne = any
  4032e8:	b	4032a4 <ferror@plt+0x2114>
  4032ec:	cmp	x2, #0x0
  4032f0:	csetm	x5, eq  // eq = none
  4032f4:	mov	x6, #0x7ffe                	// #32766
  4032f8:	mov	x0, #0x7fff                	// #32767
  4032fc:	csel	x6, x6, x0, eq  // eq = none
  403300:	b	4032a4 <ferror@plt+0x2114>
  403304:	mov	x1, #0x1                   	// #1
  403308:	sub	x0, x1, x0
  40330c:	cmp	x0, #0x74
  403310:	b.gt	403414 <ferror@plt+0x2284>
  403314:	cmp	x0, #0x3f
  403318:	b.gt	40335c <ferror@plt+0x21cc>
  40331c:	mov	w6, #0x40                  	// #64
  403320:	sub	w6, w6, w0
  403324:	lsl	x1, x4, x6
  403328:	lsr	x7, x5, x0
  40332c:	orr	x1, x1, x7
  403330:	lsl	x5, x5, x6
  403334:	cmp	x5, #0x0
  403338:	cset	x5, ne  // ne = any
  40333c:	orr	x1, x1, x5
  403340:	lsr	x0, x4, x0
  403344:	tst	x1, #0x7
  403348:	b.ne	4033a4 <ferror@plt+0x2214>  // b.any
  40334c:	tbnz	x0, #51, 4033c4 <ferror@plt+0x2234>
  403350:	extr	x5, x0, x1, #3
  403354:	lsr	x4, x0, #3
  403358:	b	403394 <ferror@plt+0x2204>
  40335c:	sub	w6, w0, #0x40
  403360:	lsr	x6, x4, x6
  403364:	mov	w1, #0x80                  	// #128
  403368:	sub	w1, w1, w0
  40336c:	lsl	x4, x4, x1
  403370:	cmp	x0, #0x40
  403374:	csel	x0, x4, xzr, ne  // ne = any
  403378:	orr	x5, x0, x5
  40337c:	cmp	x5, #0x0
  403380:	cset	x1, ne  // ne = any
  403384:	orr	x1, x6, x1
  403388:	lsr	x5, x6, #3
  40338c:	ands	x4, x1, #0x7
  403390:	b.ne	4033a0 <ferror@plt+0x2210>  // b.any
  403394:	tbz	w12, #11, 4034cc <ferror@plt+0x233c>
  403398:	mov	x6, #0x0                   	// #0
  40339c:	b	4033d4 <ferror@plt+0x2244>
  4033a0:	mov	x0, #0x0                   	// #0
  4033a4:	orr	w3, w3, #0x10
  4033a8:	and	x12, x12, #0xc00000
  4033ac:	cmp	x12, #0x400, lsl #12
  4033b0:	b.eq	4033f4 <ferror@plt+0x2264>  // b.none
  4033b4:	cmp	x12, #0x800, lsl #12
  4033b8:	b.eq	403404 <ferror@plt+0x2274>  // b.none
  4033bc:	cbz	x12, 4033dc <ferror@plt+0x224c>
  4033c0:	tbz	x0, #51, 4034e8 <ferror@plt+0x2358>
  4033c4:	orr	w3, w3, #0x10
  4033c8:	mov	x4, #0x0                   	// #0
  4033cc:	mov	x5, #0x0                   	// #0
  4033d0:	mov	x6, #0x1                   	// #1
  4033d4:	orr	w3, w3, #0x8
  4033d8:	b	4032b0 <ferror@plt+0x2120>
  4033dc:	and	x4, x1, #0xf
  4033e0:	cmp	x4, #0x4
  4033e4:	b.eq	4033c0 <ferror@plt+0x2230>  // b.none
  4033e8:	adds	x1, x1, #0x4
  4033ec:	cinc	x0, x0, cs  // cs = hs, nlast
  4033f0:	b	4033c0 <ferror@plt+0x2230>
  4033f4:	cbnz	x2, 4033c0 <ferror@plt+0x2230>
  4033f8:	adds	x1, x1, #0x8
  4033fc:	cinc	x0, x0, cs  // cs = hs, nlast
  403400:	b	4033c0 <ferror@plt+0x2230>
  403404:	cbz	x2, 4033c0 <ferror@plt+0x2230>
  403408:	adds	x1, x1, #0x8
  40340c:	cinc	x0, x0, cs  // cs = hs, nlast
  403410:	b	4033c0 <ferror@plt+0x2230>
  403414:	orr	x5, x5, x4
  403418:	cbz	x5, 403444 <ferror@plt+0x22b4>
  40341c:	orr	w3, w3, #0x10
  403420:	and	x12, x12, #0xc00000
  403424:	cmp	x12, #0x400, lsl #12
  403428:	b.eq	403454 <ferror@plt+0x22c4>  // b.none
  40342c:	cmp	x12, #0x800, lsl #12
  403430:	b.eq	403464 <ferror@plt+0x22d4>  // b.none
  403434:	cmp	x12, #0x0
  403438:	mov	x5, #0x5                   	// #5
  40343c:	csinc	x5, x5, xzr, eq  // eq = none
  403440:	lsr	x5, x5, #3
  403444:	orr	w3, w3, #0x8
  403448:	mov	x4, #0x0                   	// #0
  40344c:	mov	x6, #0x0                   	// #0
  403450:	b	4032b0 <ferror@plt+0x2120>
  403454:	cmp	x2, #0x0
  403458:	mov	x5, #0x9                   	// #9
  40345c:	csinc	x5, x5, xzr, eq  // eq = none
  403460:	b	403440 <ferror@plt+0x22b0>
  403464:	cmp	x2, #0x0
  403468:	mov	x5, #0x9                   	// #9
  40346c:	csinc	x5, x5, xzr, ne  // ne = any
  403470:	b	403440 <ferror@plt+0x22b0>
  403474:	mov	x4, #0x0                   	// #0
  403478:	mov	x5, #0x0                   	// #0
  40347c:	mov	x6, #0x0                   	// #0
  403480:	b	403490 <ferror@plt+0x2300>
  403484:	mov	x4, #0x0                   	// #0
  403488:	mov	x5, #0x0                   	// #0
  40348c:	mov	x6, #0x0                   	// #0
  403490:	mov	x1, #0x0                   	// #0
  403494:	mov	x0, x5
  403498:	bfxil	x1, x4, #0, #48
  40349c:	bfi	x1, x6, #48, #15
  4034a0:	bfi	x1, x9, #63, #1
  4034a4:	stp	x0, x1, [sp, #16]
  4034a8:	cbnz	w3, 4032c8 <ferror@plt+0x2138>
  4034ac:	ldr	q0, [sp, #16]
  4034b0:	ldp	x29, x30, [sp], #32
  4034b4:	ret
  4034b8:	mov	x9, x2
  4034bc:	mov	x4, #0x0                   	// #0
  4034c0:	mov	x5, #0x0                   	// #0
  4034c4:	mov	x6, #0x0                   	// #0
  4034c8:	b	403490 <ferror@plt+0x2300>
  4034cc:	mov	x9, x2
  4034d0:	mov	x6, #0x0                   	// #0
  4034d4:	b	403490 <ferror@plt+0x2300>
  4034d8:	mov	x4, x10
  4034dc:	mov	x5, x13
  4034e0:	mov	x2, x0
  4034e4:	b	402ec4 <ferror@plt+0x1d34>
  4034e8:	extr	x5, x0, x1, #3
  4034ec:	lsr	x4, x0, #3
  4034f0:	mov	x6, #0x0                   	// #0
  4034f4:	b	4033d4 <ferror@plt+0x2244>
  4034f8:	stp	x29, x30, [sp, #-32]!
  4034fc:	mov	x29, sp
  403500:	str	q0, [sp, #16]
  403504:	ldr	x2, [sp, #16]
  403508:	ldr	x0, [sp, #24]
  40350c:	str	q1, [sp, #16]
  403510:	ldr	x7, [sp, #16]
  403514:	ldr	x1, [sp, #24]
  403518:	mrs	x13, fpcr
  40351c:	ubfx	x8, x0, #0, #48
  403520:	ubfx	x9, x0, #48, #15
  403524:	lsr	x0, x0, #63
  403528:	and	w11, w0, #0xff
  40352c:	cbz	w9, 403614 <ferror@plt+0x2484>
  403530:	mov	x4, x8
  403534:	mov	w5, #0x7fff                	// #32767
  403538:	cmp	w9, w5
  40353c:	b.eq	40367c <ferror@plt+0x24ec>  // b.none
  403540:	extr	x4, x8, x2, #61
  403544:	orr	x4, x4, #0x8000000000000
  403548:	lsl	x5, x2, #3
  40354c:	and	x9, x9, #0xffff
  403550:	sub	x9, x9, #0x3, lsl #12
  403554:	sub	x9, x9, #0xfff
  403558:	mov	x6, #0x0                   	// #0
  40355c:	mov	w8, #0x0                   	// #0
  403560:	ubfx	x14, x1, #0, #48
  403564:	ubfx	x12, x1, #48, #15
  403568:	lsr	x1, x1, #63
  40356c:	and	w3, w1, #0xff
  403570:	cbz	w12, 4036c4 <ferror@plt+0x2534>
  403574:	mov	w10, #0x7fff                	// #32767
  403578:	cmp	w12, w10
  40357c:	b.eq	403728 <ferror@plt+0x2598>  // b.none
  403580:	extr	x10, x14, x7, #61
  403584:	orr	x10, x10, #0x8000000000000
  403588:	lsl	x7, x7, #3
  40358c:	and	x12, x12, #0xffff
  403590:	sub	x12, x12, #0x3, lsl #12
  403594:	sub	x12, x12, #0xfff
  403598:	mov	x14, #0x0                   	// #0
  40359c:	eor	w11, w11, w3
  4035a0:	and	x11, x11, #0xff
  4035a4:	add	x12, x9, x12
  4035a8:	add	x9, x12, #0x1
  4035ac:	orr	x3, x14, x6, lsl #2
  4035b0:	cmp	x3, #0xa
  4035b4:	b.le	4037c8 <ferror@plt+0x2638>
  4035b8:	cmp	x3, #0xc
  4035bc:	csel	x1, x1, x0, lt  // lt = tstop
  4035c0:	csel	x4, x10, x4, lt  // lt = tstop
  4035c4:	csel	x5, x7, x5, lt  // lt = tstop
  4035c8:	csel	x6, x14, x6, lt  // lt = tstop
  4035cc:	cmp	x6, #0x2
  4035d0:	b.eq	403bb0 <ferror@plt+0x2a20>  // b.none
  4035d4:	b.gt	403814 <ferror@plt+0x2684>
  4035d8:	cbz	x6, 403bd0 <ferror@plt+0x2a40>
  4035dc:	cmp	x6, #0x1
  4035e0:	csel	x4, x4, xzr, ne  // ne = any
  4035e4:	csel	x5, x5, xzr, ne  // ne = any
  4035e8:	csel	x9, x9, xzr, ne  // ne = any
  4035ec:	mov	x3, #0x0                   	// #0
  4035f0:	mov	x2, x5
  4035f4:	bfxil	x3, x4, #0, #48
  4035f8:	bfi	x3, x9, #48, #15
  4035fc:	bfi	x3, x1, #63, #1
  403600:	stp	x2, x3, [sp, #16]
  403604:	cbnz	w8, 403a04 <ferror@plt+0x2874>
  403608:	ldr	q0, [sp, #16]
  40360c:	ldp	x29, x30, [sp], #32
  403610:	ret
  403614:	orr	x5, x8, x2
  403618:	cbz	x5, 40369c <ferror@plt+0x250c>
  40361c:	cbz	x8, 403658 <ferror@plt+0x24c8>
  403620:	clz	x6, x8
  403624:	sub	x4, x6, #0xf
  403628:	add	w5, w4, #0x3
  40362c:	lsl	x8, x8, x5
  403630:	mov	w3, #0x3d                  	// #61
  403634:	sub	w4, w3, w4
  403638:	lsr	x4, x2, x4
  40363c:	orr	x4, x4, x8
  403640:	lsl	x5, x2, x5
  403644:	mov	x9, #0xffffffffffffc011    	// #-16367
  403648:	sub	x9, x9, x6
  40364c:	mov	x6, #0x0                   	// #0
  403650:	mov	w8, #0x0                   	// #0
  403654:	b	403560 <ferror@plt+0x23d0>
  403658:	clz	x4, x2
  40365c:	add	x6, x4, #0x40
  403660:	add	x4, x4, #0x31
  403664:	cmp	x4, #0x3c
  403668:	b.le	403628 <ferror@plt+0x2498>
  40366c:	sub	w4, w4, #0x3d
  403670:	mov	x5, x8
  403674:	lsl	x4, x2, x4
  403678:	b	403644 <ferror@plt+0x24b4>
  40367c:	orr	x5, x8, x2
  403680:	cbz	x5, 4036b0 <ferror@plt+0x2520>
  403684:	lsr	x8, x8, #47
  403688:	eor	w8, w8, #0x1
  40368c:	mov	x5, x2
  403690:	mov	x9, #0x7fff                	// #32767
  403694:	mov	x6, #0x3                   	// #3
  403698:	b	403560 <ferror@plt+0x23d0>
  40369c:	mov	x4, x5
  4036a0:	mov	x9, #0x0                   	// #0
  4036a4:	mov	x6, #0x1                   	// #1
  4036a8:	mov	w8, #0x0                   	// #0
  4036ac:	b	403560 <ferror@plt+0x23d0>
  4036b0:	mov	x4, x5
  4036b4:	mov	x9, #0x7fff                	// #32767
  4036b8:	mov	x6, #0x2                   	// #2
  4036bc:	mov	w8, #0x0                   	// #0
  4036c0:	b	403560 <ferror@plt+0x23d0>
  4036c4:	orr	x10, x14, x7
  4036c8:	cbz	x10, 403c3c <ferror@plt+0x2aac>
  4036cc:	cbz	x14, 403704 <ferror@plt+0x2574>
  4036d0:	clz	x15, x14
  4036d4:	sub	x10, x15, #0xf
  4036d8:	add	w12, w10, #0x3
  4036dc:	lsl	x14, x14, x12
  4036e0:	mov	w2, #0x3d                  	// #61
  4036e4:	sub	w10, w2, w10
  4036e8:	lsr	x10, x7, x10
  4036ec:	orr	x10, x10, x14
  4036f0:	lsl	x7, x7, x12
  4036f4:	mov	x12, #0xffffffffffffc011    	// #-16367
  4036f8:	sub	x12, x12, x15
  4036fc:	mov	x14, #0x0                   	// #0
  403700:	b	40359c <ferror@plt+0x240c>
  403704:	clz	x10, x7
  403708:	add	x15, x10, #0x40
  40370c:	add	x10, x10, #0x31
  403710:	cmp	x10, #0x3c
  403714:	b.le	4036d8 <ferror@plt+0x2548>
  403718:	sub	w10, w10, #0x3d
  40371c:	lsl	x10, x7, x10
  403720:	mov	x7, x14
  403724:	b	4036f4 <ferror@plt+0x2564>
  403728:	orr	x10, x14, x7
  40372c:	cbz	x10, 40379c <ferror@plt+0x260c>
  403730:	tst	x14, #0x800000000000
  403734:	csinc	w8, w8, wzr, ne  // ne = any
  403738:	eor	w11, w11, w3
  40373c:	and	x11, x11, #0xff
  403740:	add	x9, x9, #0x8, lsl #12
  403744:	lsl	x2, x6, #2
  403748:	orr	x3, x2, #0x3
  40374c:	cmp	x3, #0xa
  403750:	b.gt	403820 <ferror@plt+0x2690>
  403754:	mov	x10, x14
  403758:	mov	x14, #0x3                   	// #3
  40375c:	mov	x2, #0x1                   	// #1
  403760:	lsl	x2, x2, x3
  403764:	mov	x0, #0x530                 	// #1328
  403768:	tst	x2, x0
  40376c:	b.ne	40397c <ferror@plt+0x27ec>  // b.any
  403770:	mov	x0, #0x240                 	// #576
  403774:	ands	x2, x2, x0
  403778:	mov	x4, #0xffffffffffff        	// #281474976710655
  40377c:	csel	x4, x10, x4, eq  // eq = none
  403780:	cmp	x2, #0x0
  403784:	csinv	x5, x7, xzr, eq  // eq = none
  403788:	csel	x1, x1, xzr, eq  // eq = none
  40378c:	mov	x6, #0x3                   	// #3
  403790:	csel	x6, x14, x6, eq  // eq = none
  403794:	csinc	w8, w8, wzr, eq  // eq = none
  403798:	b	4035cc <ferror@plt+0x243c>
  40379c:	eor	w11, w11, w3
  4037a0:	and	x11, x11, #0xff
  4037a4:	add	x12, x9, #0x7, lsl #12
  4037a8:	add	x12, x12, #0xfff
  4037ac:	add	x9, x9, #0x8, lsl #12
  4037b0:	lsl	x2, x6, #2
  4037b4:	orr	x3, x2, #0x2
  4037b8:	cmp	x3, #0xa
  4037bc:	b.gt	4037e8 <ferror@plt+0x2658>
  4037c0:	mov	x7, x10
  4037c4:	mov	x14, #0x2                   	// #2
  4037c8:	cmp	x3, #0x2
  4037cc:	b.gt	40375c <ferror@plt+0x25cc>
  4037d0:	cbz	x3, 40382c <ferror@plt+0x269c>
  4037d4:	mov	x4, x10
  4037d8:	mov	x5, x7
  4037dc:	mov	x1, x11
  4037e0:	mov	x6, x14
  4037e4:	b	4035cc <ferror@plt+0x243c>
  4037e8:	mov	x7, x10
  4037ec:	mov	x14, #0x2                   	// #2
  4037f0:	cmp	x3, #0xe
  4037f4:	b.le	4035b8 <ferror@plt+0x2428>
  4037f8:	tbz	x4, #47, 403810 <ferror@plt+0x2680>
  4037fc:	ands	x2, x10, #0x800000000000
  403800:	csel	x4, x4, x10, ne  // ne = any
  403804:	cmp	x2, #0x0
  403808:	csel	x5, x5, x7, ne  // ne = any
  40380c:	csel	x0, x0, x1, ne  // ne = any
  403810:	mov	x1, x0
  403814:	orr	x4, x4, #0x800000000000
  403818:	mov	x9, #0x7fff                	// #32767
  40381c:	b	4035ec <ferror@plt+0x245c>
  403820:	mov	x10, x14
  403824:	mov	x14, #0x3                   	// #3
  403828:	b	4037f0 <ferror@plt+0x2660>
  40382c:	lsr	x6, x5, #32
  403830:	lsr	x1, x7, #32
  403834:	and	x2, x5, #0xffffffff
  403838:	and	x7, x7, #0xffffffff
  40383c:	mul	x14, x7, x2
  403840:	mul	x3, x6, x7
  403844:	mul	x5, x6, x1
  403848:	madd	x16, x1, x2, x3
  40384c:	add	x16, x16, x14, lsr #32
  403850:	mov	x0, #0x100000000           	// #4294967296
  403854:	add	x0, x5, x0
  403858:	cmp	x3, x16
  40385c:	csel	x5, x0, x5, hi  // hi = pmore
  403860:	and	x14, x14, #0xffffffff
  403864:	add	x14, x14, x16, lsl #32
  403868:	lsr	x0, x10, #32
  40386c:	and	x10, x10, #0xffffffff
  403870:	mul	x3, x2, x10
  403874:	mul	x17, x6, x10
  403878:	mul	x6, x6, x0
  40387c:	madd	x2, x0, x2, x17
  403880:	add	x2, x2, x3, lsr #32
  403884:	mov	x15, #0x100000000           	// #4294967296
  403888:	add	x15, x6, x15
  40388c:	cmp	x17, x2
  403890:	csel	x6, x15, x6, hi  // hi = pmore
  403894:	add	x15, x6, x2, lsr #32
  403898:	and	x3, x3, #0xffffffff
  40389c:	add	x3, x3, x2, lsl #32
  4038a0:	add	x16, x3, x16, lsr #32
  4038a4:	lsr	x2, x4, #32
  4038a8:	and	x4, x4, #0xffffffff
  4038ac:	mul	x6, x7, x4
  4038b0:	mul	x7, x2, x7
  4038b4:	mul	x17, x1, x2
  4038b8:	madd	x1, x1, x4, x7
  4038bc:	add	x1, x1, x6, lsr #32
  4038c0:	mov	x18, #0x100000000           	// #4294967296
  4038c4:	add	x18, x17, x18
  4038c8:	cmp	x7, x1
  4038cc:	csel	x17, x18, x17, hi  // hi = pmore
  4038d0:	add	x7, x17, x1, lsr #32
  4038d4:	and	x6, x6, #0xffffffff
  4038d8:	add	x1, x6, x1, lsl #32
  4038dc:	mul	x6, x4, x10
  4038e0:	mul	x10, x2, x10
  4038e4:	mul	x2, x0, x2
  4038e8:	madd	x0, x0, x4, x10
  4038ec:	add	x0, x0, x6, lsr #32
  4038f0:	mov	x4, #0x100000000           	// #4294967296
  4038f4:	add	x4, x2, x4
  4038f8:	cmp	x10, x0
  4038fc:	csel	x2, x4, x2, hi  // hi = pmore
  403900:	add	x5, x5, x16
  403904:	cmp	x5, x3
  403908:	cset	x16, cc  // cc = lo, ul, last
  40390c:	and	x3, x6, #0xffffffff
  403910:	add	x3, x3, x0, lsl #32
  403914:	add	x3, x3, x15
  403918:	cinc	x10, x3, cc  // cc = lo, ul, last
  40391c:	adds	x1, x5, x1
  403920:	cset	x5, cs  // cs = hs, nlast
  403924:	add	x4, x10, x7
  403928:	cinc	x6, x4, cs  // cs = hs, nlast
  40392c:	cmp	x3, x15
  403930:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  403934:	lsr	x0, x0, #32
  403938:	cinc	x0, x0, cc  // cc = lo, ul, last
  40393c:	cmp	x4, x7
  403940:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  403944:	cinc	x2, x2, cc  // cc = lo, ul, last
  403948:	add	x0, x0, x2
  40394c:	extr	x4, x0, x6, #51
  403950:	orr	x14, x14, x1, lsl #13
  403954:	cmp	x14, #0x0
  403958:	cset	x5, ne  // ne = any
  40395c:	extr	x1, x6, x1, #51
  403960:	orr	x5, x5, x1
  403964:	tbz	x0, #39, 403bc8 <ferror@plt+0x2a38>
  403968:	and	x0, x5, #0x1
  40396c:	orr	x5, x0, x5, lsr #1
  403970:	orr	x5, x5, x4, lsl #63
  403974:	lsr	x4, x4, #1
  403978:	b	403bcc <ferror@plt+0x2a3c>
  40397c:	mov	x1, x11
  403980:	b	4035cc <ferror@plt+0x243c>
  403984:	and	x2, x5, #0xf
  403988:	cmp	x2, #0x4
  40398c:	b.eq	403c04 <ferror@plt+0x2a74>  // b.none
  403990:	adds	x5, x5, #0x4
  403994:	cinc	x4, x4, cs  // cs = hs, nlast
  403998:	b	403c04 <ferror@plt+0x2a74>
  40399c:	cbnz	x1, 403c04 <ferror@plt+0x2a74>
  4039a0:	adds	x5, x5, #0x8
  4039a4:	cinc	x4, x4, cs  // cs = hs, nlast
  4039a8:	b	403c04 <ferror@plt+0x2a74>
  4039ac:	cbz	x1, 403c04 <ferror@plt+0x2a74>
  4039b0:	adds	x5, x5, #0x8
  4039b4:	cinc	x4, x4, cs  // cs = hs, nlast
  4039b8:	b	403c04 <ferror@plt+0x2a74>
  4039bc:	and	x5, x13, #0xc00000
  4039c0:	cmp	x5, #0x400, lsl #12
  4039c4:	b.eq	403a10 <ferror@plt+0x2880>  // b.none
  4039c8:	cmp	x5, #0x800, lsl #12
  4039cc:	b.eq	403a28 <ferror@plt+0x2898>  // b.none
  4039d0:	mov	x0, #0x7fff                	// #32767
  4039d4:	cbz	x5, 4039e0 <ferror@plt+0x2850>
  4039d8:	mov	x5, #0xffffffffffffffff    	// #-1
  4039dc:	mov	x0, #0x7ffe                	// #32766
  4039e0:	mov	w2, #0x14                  	// #20
  4039e4:	orr	w8, w8, w2
  4039e8:	mov	x4, x5
  4039ec:	mov	x3, #0x0                   	// #0
  4039f0:	mov	x2, x5
  4039f4:	bfxil	x3, x4, #0, #48
  4039f8:	bfi	x3, x0, #48, #15
  4039fc:	bfi	x3, x1, #63, #1
  403a00:	stp	x2, x3, [sp, #16]
  403a04:	mov	w0, w8
  403a08:	bl	403f8c <ferror@plt+0x2dfc>
  403a0c:	b	403608 <ferror@plt+0x2478>
  403a10:	cmp	x1, #0x0
  403a14:	csetm	x5, ne  // ne = any
  403a18:	mov	x0, #0x7ffe                	// #32766
  403a1c:	mov	x2, #0x7fff                	// #32767
  403a20:	csel	x0, x0, x2, ne  // ne = any
  403a24:	b	4039e0 <ferror@plt+0x2850>
  403a28:	cmp	x1, #0x0
  403a2c:	csetm	x5, eq  // eq = none
  403a30:	mov	x0, #0x7ffe                	// #32766
  403a34:	mov	x2, #0x7fff                	// #32767
  403a38:	csel	x0, x0, x2, eq  // eq = none
  403a3c:	b	4039e0 <ferror@plt+0x2850>
  403a40:	mov	x2, #0x1                   	// #1
  403a44:	sub	x0, x2, x0
  403a48:	cmp	x0, #0x74
  403a4c:	b.gt	403b50 <ferror@plt+0x29c0>
  403a50:	cmp	x0, #0x3f
  403a54:	b.gt	403a98 <ferror@plt+0x2908>
  403a58:	mov	w3, #0x40                  	// #64
  403a5c:	sub	w3, w3, w0
  403a60:	lsl	x2, x4, x3
  403a64:	lsr	x6, x5, x0
  403a68:	orr	x2, x2, x6
  403a6c:	lsl	x3, x5, x3
  403a70:	cmp	x3, #0x0
  403a74:	cset	x3, ne  // ne = any
  403a78:	orr	x2, x2, x3
  403a7c:	lsr	x0, x4, x0
  403a80:	tst	x2, #0x7
  403a84:	b.ne	403ae0 <ferror@plt+0x2950>  // b.any
  403a88:	tbnz	x0, #51, 403b00 <ferror@plt+0x2970>
  403a8c:	extr	x5, x0, x2, #3
  403a90:	lsr	x4, x0, #3
  403a94:	b	403ad0 <ferror@plt+0x2940>
  403a98:	sub	w3, w0, #0x40
  403a9c:	lsr	x3, x4, x3
  403aa0:	mov	w2, #0x80                  	// #128
  403aa4:	sub	w2, w2, w0
  403aa8:	lsl	x4, x4, x2
  403aac:	cmp	x0, #0x40
  403ab0:	csel	x0, x4, xzr, ne  // ne = any
  403ab4:	orr	x5, x0, x5
  403ab8:	cmp	x5, #0x0
  403abc:	cset	x2, ne  // ne = any
  403ac0:	orr	x2, x3, x2
  403ac4:	lsr	x5, x3, #3
  403ac8:	ands	x4, x2, #0x7
  403acc:	b.ne	403adc <ferror@plt+0x294c>  // b.any
  403ad0:	tbz	w13, #11, 403bc0 <ferror@plt+0x2a30>
  403ad4:	mov	x0, #0x0                   	// #0
  403ad8:	b	403b10 <ferror@plt+0x2980>
  403adc:	mov	x0, #0x0                   	// #0
  403ae0:	orr	w8, w8, #0x10
  403ae4:	and	x13, x13, #0xc00000
  403ae8:	cmp	x13, #0x400, lsl #12
  403aec:	b.eq	403b30 <ferror@plt+0x29a0>  // b.none
  403af0:	cmp	x13, #0x800, lsl #12
  403af4:	b.eq	403b40 <ferror@plt+0x29b0>  // b.none
  403af8:	cbz	x13, 403b18 <ferror@plt+0x2988>
  403afc:	tbz	x0, #51, 403c2c <ferror@plt+0x2a9c>
  403b00:	orr	w8, w8, #0x10
  403b04:	mov	x4, #0x0                   	// #0
  403b08:	mov	x5, #0x0                   	// #0
  403b0c:	mov	x0, #0x1                   	// #1
  403b10:	orr	w8, w8, #0x8
  403b14:	b	4039ec <ferror@plt+0x285c>
  403b18:	and	x3, x2, #0xf
  403b1c:	cmp	x3, #0x4
  403b20:	b.eq	403afc <ferror@plt+0x296c>  // b.none
  403b24:	adds	x2, x2, #0x4
  403b28:	cinc	x0, x0, cs  // cs = hs, nlast
  403b2c:	b	403afc <ferror@plt+0x296c>
  403b30:	cbnz	x1, 403afc <ferror@plt+0x296c>
  403b34:	adds	x2, x2, #0x8
  403b38:	cinc	x0, x0, cs  // cs = hs, nlast
  403b3c:	b	403afc <ferror@plt+0x296c>
  403b40:	cbz	x1, 403afc <ferror@plt+0x296c>
  403b44:	adds	x2, x2, #0x8
  403b48:	cinc	x0, x0, cs  // cs = hs, nlast
  403b4c:	b	403afc <ferror@plt+0x296c>
  403b50:	orr	x5, x5, x4
  403b54:	cbz	x5, 403b80 <ferror@plt+0x29f0>
  403b58:	orr	w8, w8, #0x10
  403b5c:	and	x13, x13, #0xc00000
  403b60:	cmp	x13, #0x400, lsl #12
  403b64:	b.eq	403b90 <ferror@plt+0x2a00>  // b.none
  403b68:	cmp	x13, #0x800, lsl #12
  403b6c:	b.eq	403ba0 <ferror@plt+0x2a10>  // b.none
  403b70:	cmp	x13, #0x0
  403b74:	mov	x5, #0x5                   	// #5
  403b78:	csinc	x5, x5, xzr, eq  // eq = none
  403b7c:	lsr	x5, x5, #3
  403b80:	orr	w8, w8, #0x8
  403b84:	mov	x4, #0x0                   	// #0
  403b88:	mov	x0, #0x0                   	// #0
  403b8c:	b	4039ec <ferror@plt+0x285c>
  403b90:	cmp	x1, #0x0
  403b94:	mov	x5, #0x9                   	// #9
  403b98:	csinc	x5, x5, xzr, eq  // eq = none
  403b9c:	b	403b7c <ferror@plt+0x29ec>
  403ba0:	cmp	x1, #0x0
  403ba4:	mov	x5, #0x9                   	// #9
  403ba8:	csinc	x5, x5, xzr, ne  // ne = any
  403bac:	b	403b7c <ferror@plt+0x29ec>
  403bb0:	mov	x4, #0x0                   	// #0
  403bb4:	mov	x5, #0x0                   	// #0
  403bb8:	mov	x9, #0x7fff                	// #32767
  403bbc:	b	4035ec <ferror@plt+0x245c>
  403bc0:	mov	x9, #0x0                   	// #0
  403bc4:	b	4035ec <ferror@plt+0x245c>
  403bc8:	mov	x9, x12
  403bcc:	mov	x1, x11
  403bd0:	add	x0, x9, #0x3, lsl #12
  403bd4:	add	x0, x0, #0xfff
  403bd8:	cmp	x0, #0x0
  403bdc:	b.le	403a40 <ferror@plt+0x28b0>
  403be0:	tst	x5, #0x7
  403be4:	b.eq	403c04 <ferror@plt+0x2a74>  // b.none
  403be8:	orr	w8, w8, #0x10
  403bec:	and	x2, x13, #0xc00000
  403bf0:	cmp	x2, #0x400, lsl #12
  403bf4:	b.eq	40399c <ferror@plt+0x280c>  // b.none
  403bf8:	cmp	x2, #0x800, lsl #12
  403bfc:	b.eq	4039ac <ferror@plt+0x281c>  // b.none
  403c00:	cbz	x2, 403984 <ferror@plt+0x27f4>
  403c04:	tbz	x4, #52, 403c10 <ferror@plt+0x2a80>
  403c08:	and	x4, x4, #0xffefffffffffffff
  403c0c:	add	x0, x9, #0x4, lsl #12
  403c10:	mov	x2, #0x7ffe                	// #32766
  403c14:	cmp	x0, x2
  403c18:	b.gt	4039bc <ferror@plt+0x282c>
  403c1c:	extr	x5, x4, x5, #3
  403c20:	lsr	x4, x4, #3
  403c24:	mov	x9, x0
  403c28:	b	4035ec <ferror@plt+0x245c>
  403c2c:	extr	x5, x0, x2, #3
  403c30:	lsr	x4, x0, #3
  403c34:	mov	x0, #0x0                   	// #0
  403c38:	b	403b10 <ferror@plt+0x2980>
  403c3c:	mov	x7, x10
  403c40:	mov	x12, #0x0                   	// #0
  403c44:	mov	x14, #0x1                   	// #1
  403c48:	b	40359c <ferror@plt+0x240c>
  403c4c:	cbz	w0, 403c98 <ferror@plt+0x2b08>
  403c50:	lsr	w4, w0, #31
  403c54:	cmp	w0, #0x0
  403c58:	cneg	w0, w0, lt  // lt = tstop
  403c5c:	clz	x2, x0
  403c60:	mov	w1, #0x403e                	// #16446
  403c64:	sub	w1, w1, w2
  403c68:	sxtw	x5, w1
  403c6c:	mov	w2, #0x402f                	// #16431
  403c70:	sub	w1, w2, w1
  403c74:	lsl	x0, x0, x1
  403c78:	mov	x2, #0x0                   	// #0
  403c7c:	mov	x3, #0x0                   	// #0
  403c80:	bfxil	x3, x0, #0, #48
  403c84:	bfi	x3, x5, #48, #15
  403c88:	bfi	x3, x4, #63, #1
  403c8c:	fmov	d0, x2
  403c90:	fmov	v0.d[1], x3
  403c94:	ret
  403c98:	mov	x0, #0x0                   	// #0
  403c9c:	mov	x5, #0x0                   	// #0
  403ca0:	mov	x4, #0x0                   	// #0
  403ca4:	b	403c78 <ferror@plt+0x2ae8>
  403ca8:	stp	x29, x30, [sp, #-48]!
  403cac:	mov	x29, sp
  403cb0:	str	d8, [sp, #16]
  403cb4:	str	q0, [sp, #32]
  403cb8:	ldr	x0, [sp, #32]
  403cbc:	ldr	x1, [sp, #40]
  403cc0:	mrs	x3, fpcr
  403cc4:	ubfx	x2, x1, #48, #15
  403cc8:	lsr	x4, x1, #63
  403ccc:	and	w4, w4, #0xff
  403cd0:	ubfiz	x1, x1, #3, #48
  403cd4:	orr	x1, x1, x0, lsr #61
  403cd8:	lsl	x5, x0, #3
  403cdc:	add	x6, x2, #0x1
  403ce0:	tst	x6, #0x7ffe
  403ce4:	b.eq	403dd8 <ferror@plt+0x2c48>  // b.none
  403ce8:	sub	x2, x2, #0x3, lsl #12
  403cec:	sub	x2, x2, #0xc00
  403cf0:	cmp	x2, #0x7fe
  403cf4:	b.le	403d30 <ferror@plt+0x2ba0>
  403cf8:	ands	x0, x3, #0xc00000
  403cfc:	b.eq	403f34 <ferror@plt+0x2da4>  // b.none
  403d00:	cmp	x0, #0x400, lsl #12
  403d04:	csinc	w1, w4, wzr, eq  // eq = none
  403d08:	cbz	w1, 403f44 <ferror@plt+0x2db4>
  403d0c:	cmp	x0, #0x800, lsl #12
  403d10:	csel	w0, w4, wzr, eq  // eq = none
  403d14:	cbnz	w0, 403f4c <ferror@plt+0x2dbc>
  403d18:	mov	x1, #0xffffffffffffffff    	// #-1
  403d1c:	mov	x2, #0x7fe                 	// #2046
  403d20:	mov	w0, #0x14                  	// #20
  403d24:	cmp	x2, #0x0
  403d28:	cset	w6, eq  // eq = none
  403d2c:	b	403e00 <ferror@plt+0x2c70>
  403d30:	cmp	x2, #0x0
  403d34:	b.le	403d60 <ferror@plt+0x2bd0>
  403d38:	cmp	xzr, x0, lsl #7
  403d3c:	cset	x0, ne  // ne = any
  403d40:	orr	x0, x0, x5, lsr #60
  403d44:	orr	x1, x0, x1, lsl #4
  403d48:	mov	w0, #0x0                   	// #0
  403d4c:	tst	x1, #0x7
  403d50:	b.eq	403ee8 <ferror@plt+0x2d58>  // b.none
  403d54:	cmp	x2, #0x0
  403d58:	cset	w6, eq  // eq = none
  403d5c:	b	403e00 <ferror@plt+0x2c70>
  403d60:	cmn	x2, #0x34
  403d64:	b.lt	403f5c <ferror@plt+0x2dcc>  // b.tstop
  403d68:	orr	x0, x1, #0x8000000000000
  403d6c:	mov	x1, #0x3d                  	// #61
  403d70:	sub	x1, x1, x2
  403d74:	cmp	x1, #0x3f
  403d78:	b.gt	403da8 <ferror@plt+0x2c18>
  403d7c:	add	w6, w2, #0x3
  403d80:	mov	w1, #0x3d                  	// #61
  403d84:	sub	w2, w1, w2
  403d88:	lsr	x2, x5, x2
  403d8c:	lsl	x1, x5, x6
  403d90:	cmp	x1, #0x0
  403d94:	cset	x1, ne  // ne = any
  403d98:	orr	x2, x2, x1
  403d9c:	lsl	x1, x0, x6
  403da0:	orr	x1, x1, x2
  403da4:	b	403de8 <ferror@plt+0x2c58>
  403da8:	mov	w6, #0xfffffffd            	// #-3
  403dac:	sub	w6, w6, w2
  403db0:	lsr	x6, x0, x6
  403db4:	add	w2, w2, #0x43
  403db8:	lsl	x0, x0, x2
  403dbc:	cmp	x1, #0x40
  403dc0:	csel	x0, x0, xzr, ne  // ne = any
  403dc4:	orr	x0, x0, x5
  403dc8:	cmp	x0, #0x0
  403dcc:	cset	x1, ne  // ne = any
  403dd0:	orr	x1, x6, x1
  403dd4:	b	403de8 <ferror@plt+0x2c58>
  403dd8:	cbnz	x2, 403e24 <ferror@plt+0x2c94>
  403ddc:	orr	x1, x1, x5
  403de0:	cmp	x1, #0x0
  403de4:	cset	x1, ne  // ne = any
  403de8:	cmp	x1, #0x0
  403dec:	cset	w6, ne  // ne = any
  403df0:	tst	x1, #0x7
  403df4:	b.eq	403f7c <ferror@plt+0x2dec>  // b.none
  403df8:	mov	w0, #0x0                   	// #0
  403dfc:	mov	x2, #0x0                   	// #0
  403e00:	orr	w0, w0, #0x10
  403e04:	and	x5, x3, #0xc00000
  403e08:	cmp	x5, #0x400, lsl #12
  403e0c:	b.eq	403e88 <ferror@plt+0x2cf8>  // b.none
  403e10:	cmp	x5, #0x800, lsl #12
  403e14:	b.eq	403e98 <ferror@plt+0x2d08>  // b.none
  403e18:	cbz	x5, 403e54 <ferror@plt+0x2cc4>
  403e1c:	cbnz	w6, 403e68 <ferror@plt+0x2cd8>
  403e20:	b	403e6c <ferror@plt+0x2cdc>
  403e24:	orr	x0, x1, x5
  403e28:	cbz	x0, 403f54 <ferror@plt+0x2dc4>
  403e2c:	lsr	x0, x1, #50
  403e30:	eor	w0, w0, #0x1
  403e34:	mov	x6, #0x7fff                	// #32767
  403e38:	cmp	x2, x6
  403e3c:	csel	w0, w0, wzr, eq  // eq = none
  403e40:	extr	x1, x1, x5, #60
  403e44:	and	x1, x1, #0xfffffffffffffff8
  403e48:	orr	x1, x1, #0x40000000000000
  403e4c:	mov	x2, #0x7ff                 	// #2047
  403e50:	b	403d4c <ferror@plt+0x2bbc>
  403e54:	and	x7, x1, #0xf
  403e58:	add	x5, x1, #0x4
  403e5c:	cmp	x7, #0x4
  403e60:	csel	x1, x5, x1, ne  // ne = any
  403e64:	cbz	w6, 403e6c <ferror@plt+0x2cdc>
  403e68:	orr	w0, w0, #0x8
  403e6c:	tbz	x1, #55, 403ee8 <ferror@plt+0x2d58>
  403e70:	add	x2, x2, #0x1
  403e74:	cmp	x2, #0x7ff
  403e78:	b.eq	403eb4 <ferror@plt+0x2d24>  // b.none
  403e7c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  403e80:	and	x1, x3, x1, lsr #3
  403e84:	b	403efc <ferror@plt+0x2d6c>
  403e88:	add	x5, x1, #0x8
  403e8c:	cmp	w4, #0x0
  403e90:	csel	x1, x5, x1, eq  // eq = none
  403e94:	b	403e64 <ferror@plt+0x2cd4>
  403e98:	add	x5, x1, #0x8
  403e9c:	cmp	w4, #0x0
  403ea0:	csel	x1, x5, x1, ne  // ne = any
  403ea4:	b	403e64 <ferror@plt+0x2cd4>
  403ea8:	mov	w0, #0x0                   	// #0
  403eac:	mov	x2, #0x0                   	// #0
  403eb0:	b	403e68 <ferror@plt+0x2cd8>
  403eb4:	ands	x1, x3, #0xc00000
  403eb8:	b.eq	403ee0 <ferror@plt+0x2d50>  // b.none
  403ebc:	cmp	x1, #0x400, lsl #12
  403ec0:	csinc	w3, w4, wzr, eq  // eq = none
  403ec4:	cbz	w3, 403f24 <ferror@plt+0x2d94>
  403ec8:	cmp	x1, #0x800, lsl #12
  403ecc:	csel	w3, w4, wzr, eq  // eq = none
  403ed0:	cmp	w3, #0x0
  403ed4:	csetm	x1, eq  // eq = none
  403ed8:	mov	x3, #0x7fe                 	// #2046
  403edc:	csel	x2, x2, x3, ne  // ne = any
  403ee0:	mov	w3, #0x14                  	// #20
  403ee4:	orr	w0, w0, w3
  403ee8:	lsr	x1, x1, #3
  403eec:	cmp	x2, #0x7ff
  403ef0:	orr	x3, x1, #0x8000000000000
  403ef4:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  403ef8:	csel	x1, x3, x1, ne  // ne = any
  403efc:	mov	x3, #0x0                   	// #0
  403f00:	bfxil	x3, x1, #0, #52
  403f04:	bfi	x3, x2, #52, #11
  403f08:	bfi	x3, x4, #63, #1
  403f0c:	fmov	d8, x3
  403f10:	cbnz	w0, 403f2c <ferror@plt+0x2d9c>
  403f14:	fmov	d0, d8
  403f18:	ldr	d8, [sp, #16]
  403f1c:	ldp	x29, x30, [sp], #48
  403f20:	ret
  403f24:	mov	x1, #0x0                   	// #0
  403f28:	b	403ee0 <ferror@plt+0x2d50>
  403f2c:	bl	403f8c <ferror@plt+0x2dfc>
  403f30:	b	403f14 <ferror@plt+0x2d84>
  403f34:	mov	w0, #0x14                  	// #20
  403f38:	mov	x2, #0x7ff                 	// #2047
  403f3c:	mov	x1, #0x0                   	// #0
  403f40:	b	403e6c <ferror@plt+0x2cdc>
  403f44:	mov	w0, #0x14                  	// #20
  403f48:	b	403f38 <ferror@plt+0x2da8>
  403f4c:	mov	w0, #0x14                  	// #20
  403f50:	b	403f38 <ferror@plt+0x2da8>
  403f54:	mov	w0, #0x0                   	// #0
  403f58:	b	403f38 <ferror@plt+0x2da8>
  403f5c:	mov	x1, #0x1                   	// #1
  403f60:	mov	x2, #0x0                   	// #0
  403f64:	mov	w0, #0x0                   	// #0
  403f68:	b	403d24 <ferror@plt+0x2b94>
  403f6c:	tbnz	w3, #11, 403ea8 <ferror@plt+0x2d18>
  403f70:	mov	x2, #0x0                   	// #0
  403f74:	mov	w0, #0x0                   	// #0
  403f78:	b	403e6c <ferror@plt+0x2cdc>
  403f7c:	cbnz	x1, 403f6c <ferror@plt+0x2ddc>
  403f80:	mov	x2, #0x0                   	// #0
  403f84:	mov	w0, #0x0                   	// #0
  403f88:	b	403e6c <ferror@plt+0x2cdc>
  403f8c:	tbz	w0, #0, 403f9c <ferror@plt+0x2e0c>
  403f90:	movi	v1.2s, #0x0
  403f94:	fdiv	s0, s1, s1
  403f98:	mrs	x1, fpsr
  403f9c:	tbz	w0, #1, 403fb0 <ferror@plt+0x2e20>
  403fa0:	fmov	s1, #1.000000000000000000e+00
  403fa4:	movi	v2.2s, #0x0
  403fa8:	fdiv	s0, s1, s2
  403fac:	mrs	x1, fpsr
  403fb0:	tbz	w0, #2, 403fd0 <ferror@plt+0x2e40>
  403fb4:	mov	w1, #0x7f7fffff            	// #2139095039
  403fb8:	fmov	s1, w1
  403fbc:	mov	w1, #0xc5ae                	// #50606
  403fc0:	movk	w1, #0x749d, lsl #16
  403fc4:	fmov	s2, w1
  403fc8:	fadd	s0, s1, s2
  403fcc:	mrs	x1, fpsr
  403fd0:	tbz	w0, #3, 403fe0 <ferror@plt+0x2e50>
  403fd4:	movi	v1.2s, #0x80, lsl #16
  403fd8:	fmul	s0, s1, s1
  403fdc:	mrs	x1, fpsr
  403fe0:	tbz	w0, #4, 403ff8 <ferror@plt+0x2e68>
  403fe4:	mov	w0, #0x7f7fffff            	// #2139095039
  403fe8:	fmov	s1, w0
  403fec:	fmov	s2, #1.000000000000000000e+00
  403ff0:	fsub	s0, s1, s2
  403ff4:	mrs	x0, fpsr
  403ff8:	ret
  403ffc:	nop
  404000:	stp	x29, x30, [sp, #-64]!
  404004:	mov	x29, sp
  404008:	stp	x19, x20, [sp, #16]
  40400c:	adrp	x20, 414000 <ferror@plt+0x12e70>
  404010:	add	x20, x20, #0xdd0
  404014:	stp	x21, x22, [sp, #32]
  404018:	adrp	x21, 414000 <ferror@plt+0x12e70>
  40401c:	add	x21, x21, #0xdc8
  404020:	sub	x20, x20, x21
  404024:	mov	w22, w0
  404028:	stp	x23, x24, [sp, #48]
  40402c:	mov	x23, x1
  404030:	mov	x24, x2
  404034:	bl	400f28 <memmove@plt-0x38>
  404038:	cmp	xzr, x20, asr #3
  40403c:	b.eq	404068 <ferror@plt+0x2ed8>  // b.none
  404040:	asr	x20, x20, #3
  404044:	mov	x19, #0x0                   	// #0
  404048:	ldr	x3, [x21, x19, lsl #3]
  40404c:	mov	x2, x24
  404050:	add	x19, x19, #0x1
  404054:	mov	x1, x23
  404058:	mov	w0, w22
  40405c:	blr	x3
  404060:	cmp	x20, x19
  404064:	b.ne	404048 <ferror@plt+0x2eb8>  // b.any
  404068:	ldp	x19, x20, [sp, #16]
  40406c:	ldp	x21, x22, [sp, #32]
  404070:	ldp	x23, x24, [sp, #48]
  404074:	ldp	x29, x30, [sp], #64
  404078:	ret
  40407c:	nop
  404080:	ret
  404084:	nop
  404088:	adrp	x2, 415000 <ferror@plt+0x13e70>
  40408c:	mov	x1, #0x0                   	// #0
  404090:	ldr	x2, [x2, #296]
  404094:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404098 <.fini>:
  404098:	stp	x29, x30, [sp, #-16]!
  40409c:	mov	x29, sp
  4040a0:	ldp	x29, x30, [sp], #16
  4040a4:	ret
