(S (NP (PRP We)) (VP (VBD designed) (CC and) (VBD implemented) (NP (NP (DT a) (JJ direct) (NN memory) (NN access) (PRN (-LRB- -LRB-) (NNP DMA) (-RRB- -RRB-)) (NN architecture)) (PP (IN of) (NP (NP (NNP PCI-Express)) (PRN (-LRB- -LRB-) (NP (NNP PCIe)) (-RRB- -RRB-)))) (PP (IN between) (NP (NP (NP (JJ Xilinx) (NNP Field) (NNP Program) (NNP Gate) (NNP Array)) (PRN (-LRB- -LRB-) (NP (NNP FPGA)) (-RRB- -RRB-))) (CC and) (NP (NNP Freescale) (NNP PowerPC)))))) (. .))
(S (NP (NP (DT The) (NNP DMA) (NN architecture)) (VP (VBN based) (PP (IN on) (NP (NNP FPGA))))) (VP (VBZ is) (ADJP (JJ compatible) (PP (IN with) (NP (DT the) (NNP Xilinx) (NNP PCIe) (NN core)))) (SBAR (IN while) (S (NP (NP (DT the) (NNP DMA) (NN architecture)) (VP (VBN based) (PP (IN on) (NP (NNP POWERPC))))) (VP (VBZ is) (ADJP (JJ compatible) (PP (IN with) (NP (NP (NNP VxBus)) (PP (IN of) (NP (NNP VxWorks)))))))))) (. .))
(S (NP (DT The) (NNS solutions)) (VP (VBP provide) (NP (NP (DT a) (ADJP (NN high-performance) (CC and) (NN low-occupancy)) (NN alternative)) (PP (TO to) (NP (JJ commercial))))) (. .))
(S (SBAR (IN In) (NN order) (S (VP (TO to) (VP (VB maximize) (NP (DT the) (NNP PCIe) (NN throughput)) (SBAR (IN while) (S (VP (VBG minimizing) (NP (DT the) (NNP FPGA) (NNS resources) (NN utilization))))))))) (, ,) (NP (DT the) (NNP DMA) (NN engine)) (VP (VBZ adopts) (NP (NP (DT a) (JJ novel) (NN strategy)) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (NNP DMA) (NN register) (NN list)) (VP (VBZ is) (VP (VBN stored) (PP (DT both) (PP (IN inside) (NP (DT the) (NNP FPGA)) (PP (IN during) (NP (NN initialization) (NN phase)))) (CC and) (PP (IN inside) (NP (NP (DT the) (JJ central) (NN memory)) (PP (IN of) (NP (DT the) (NN host) (NNP CPU)))))))))))) (. .))
(S (NP (DT The) (NNP FPGA) (NN design) (NN package)) (VP (VBZ is) (VP (VBN complemented) (PP (IN with) (NP (JJ simple) (NN register) (NN access))) (SBAR (S (VP (TO to) (VP (VB control) (NP (DT the) (NNP DMA) (NN engine)) (PP (IN by) (NP (DT a) (NNP VxWorks) (NN driver))))))))) (. .))
(S (NP (DT The) (NN design)) (VP (VP (VBZ is) (ADJP (JJ compatible) (PP (IN with) (NP (NNP Xilinx) (NNP FPGA) (NNP Kintex) (NNP Ultrascale) (NNP Family))))) (, ,) (CC and) (VP (VBZ operates) (PP (IN with) (NP (NP (DT the) (NNP Xilinx) (NNP PCIe) (NN endpoint) (NNP Generation) (CD 1)) (PP (IN with) (NP (JJ lane) (NNS configurations) (VBP x8))))))) (. .))
(S (S (NP (NP (DT A) (NN data) (NN throughput)) (PP (IN of) (NP (NP (QP (JJR more) (IN than) (CD 666)) (NNP MBytes/s)) (PRN (-LRB- -LRB-) (NP (NP (NN memory) (NN write)) (PP (IN with) (NP (NP (NNS data)) (PP (IN from) (NP (NNP FPGA))))) (PP (TO to) (NP (NNP PowerPC)))) (-RRB- -RRB-))))) (VP (VBZ has) (VP (VBN been) (VP (VBN achieved) (PP (IN with) (NP (NP (DT the) (JJ single) (NNP PCIe) (NNP Gen1) (NNP x8) (VBZ lanes) (NN endpoint)) (PP (IN of) (NP (DT this) (NN design))))))))) (, ,) (S (NP (NNP PowerPC) (CC and) (NNP FPGA)) (VP (MD can) (VP (VB send) (NP (NN memory) (JJ write) (NN request)) (PP (TO to) (NP (DT each) (JJ other)))))) (. .))
