# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do compile.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb 
# Refreshing ./work.mul_pipe_tb
# Loading work.mul_pipe_tb
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Refreshing ./work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Refreshing ./work.mul_pipe_tb_in(beh)
# Loading work.mul_pipe_tb_in(beh)
# Refreshing ./work.mul_pipe_tb_out(beh)
# Loading work.mul_pipe_tb_out(beh)
# Refreshing ./work.fpmul_pipeline(pipeline)
# Loading work.fpmul_pipeline(pipeline)
# Refreshing ./work.fpmul_stage1(struct)
# Loading work.fpmul_stage1(struct)
# Refreshing ./work.unpackfp(unpackfp)
# Loading work.unpackfp(unpackfp)
# Refreshing ./work.fpmul_stage2(struct)
# Loading work.fpmul_stage2(struct)
# Refreshing ./work.fpmul_stage3(struct)
# Loading work.fpmul_stage3(struct)
# Refreshing ./work.fpnormalize(fpnormalize)
# Loading work.fpnormalize(fpnormalize)
# Refreshing ./work.fpround(fpround)
# Loading work.fpround(fpround)
# Refreshing ./work.fpmul_stage4(struct)
# Loading work.fpmul_stage4(struct)
# Refreshing ./work.packfp(packfp)
# Loading work.packfp(packfp)
# hexadecimal
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /mul_pipe_tb/UUT/i3/i11
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# ** Error: ../tb/mul_pipe_tb_in.vhd(24): near "4": expecting: STRING IDENTIFIER
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 10
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# ** Warning: [14] ../tb/mul_pipe_tb_in.vhd(82): (vcom-1167) Index value 10 is out of ieee.std_logic_1164.std_logic_vector range 0 to 4.
# ** Warning: [14] ../tb/mul_pipe_tb_in.vhd(82): (vcom-1167) Index value 9 is out of ieee.std_logic_1164.std_logic_vector range 0 to 4.
# ** Error: ../tb/mul_pipe_tb_in.vhd(86): (vcom-1152) Index value 10 is out of index range 0 to 4 of ieee.std_logic_1164.std_logic_vector.
# ** Error: ../tb/mul_pipe_tb_in.vhd(89): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 10
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"

do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb 
# Refreshing ./work.mul_pipe_tb
# Loading work.mul_pipe_tb
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Refreshing ./work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Refreshing ./work.mul_pipe_tb_in(beh)
# Loading work.mul_pipe_tb_in(beh)
# Refreshing ./work.mul_pipe_tb_out(beh)
# Loading work.mul_pipe_tb_out(beh)
# Refreshing ./work.fpmul_pipeline(pipeline)
# Loading work.fpmul_pipeline(pipeline)
# Refreshing ./work.fpmul_stage1(struct)
# Loading work.fpmul_stage1(struct)
# Refreshing ./work.unpackfp(unpackfp)
# Loading work.unpackfp(unpackfp)
# Refreshing ./work.fpmul_stage2(struct)
# Loading work.fpmul_stage2(struct)
# Refreshing ./work.fpmul_stage3(struct)
# Loading work.fpmul_stage3(struct)
# Refreshing ./work.fpnormalize(fpnormalize)
# Loading work.fpnormalize(fpnormalize)
# Refreshing ./work.fpround(fpround)
# Loading work.fpround(fpround)
# Refreshing ./work.fpmul_stage4(struct)
# Loading work.fpmul_stage4(struct)
# Refreshing ./work.packfp(packfp)
# Loading work.packfp(packfp)
# hexadecimal
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /mul_pipe_tb/UUT/i3/i11
help add
# Partial command name. Choices are: add button, add dataflow, add list, add log, add memory, add watch, add wave
# Usage: add button|dataflow|list|log|memory|wave <args>
help add wave
# The add wave command adds the following objects to the Wave window: VHDL signals and variables; Verilog nets and registers; and SystemC primitive channels (signals).
# Usage: add wave [-allowconstants] [-color <standard_color_name>] [-depth <level>] [-expand <signal_name>] [-<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [-in] [-inout] [-internal] [-label <name>] [-noupdate] [-offset <offset>] [-optcells] [-out] [-ports] [-<radix>] [-recursive] [-scale <scale>] [-window <wname>] [[-divider <divider_name>...] | [-label <name> | {<object_name> {sig1 sig2 sig3 ...}}] ...]
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb 
# Refreshing ./work.mul_pipe_tb
# Loading work.mul_pipe_tb
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Refreshing ./work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Refreshing ./work.mul_pipe_tb_in(beh)
# Loading work.mul_pipe_tb_in(beh)
# Refreshing ./work.mul_pipe_tb_out(beh)
# Loading work.mul_pipe_tb_out(beh)
# Refreshing ./work.fpmul_pipeline(pipeline)
# Loading work.fpmul_pipeline(pipeline)
# Refreshing ./work.fpmul_stage1(struct)
# Loading work.fpmul_stage1(struct)
# Refreshing ./work.unpackfp(unpackfp)
# Loading work.unpackfp(unpackfp)
# Refreshing ./work.fpmul_stage2(struct)
# Loading work.fpmul_stage2(struct)
# Refreshing ./work.fpmul_stage3(struct)
# Loading work.fpmul_stage3(struct)
# Refreshing ./work.fpnormalize(fpnormalize)
# Loading work.fpnormalize(fpnormalize)
# Refreshing ./work.fpround(fpround)
# Loading work.fpround(fpround)
# Refreshing ./work.fpmul_stage4(struct)
# Loading work.fpmul_stage4(struct)
# Refreshing ./work.packfp(packfp)
# Loading work.packfp(packfp)
# ** Error: Bad -radix option "-hexadecimal". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# Missing signal name or pattern.
# Error in macro ./compile.do line 13
# Bad -radix option "-hexadecimal". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# Missing signal name or pattern.
#     while executing
# "add wave * -radix -hexadecimal"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb 
# Refreshing ./work.mul_pipe_tb
# Loading work.mul_pipe_tb
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Refreshing ./work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Refreshing ./work.mul_pipe_tb_in(beh)
# Loading work.mul_pipe_tb_in(beh)
# Refreshing ./work.mul_pipe_tb_out(beh)
# Loading work.mul_pipe_tb_out(beh)
# Refreshing ./work.fpmul_pipeline(pipeline)
# Loading work.fpmul_pipeline(pipeline)
# Refreshing ./work.fpmul_stage1(struct)
# Loading work.fpmul_stage1(struct)
# Refreshing ./work.unpackfp(unpackfp)
# Loading work.unpackfp(unpackfp)
# Refreshing ./work.fpmul_stage2(struct)
# Loading work.fpmul_stage2(struct)
# Refreshing ./work.fpmul_stage3(struct)
# Loading work.fpmul_stage3(struct)
# Refreshing ./work.fpnormalize(fpnormalize)
# Loading work.fpnormalize(fpnormalize)
# Refreshing ./work.fpround(fpround)
# Loading work.fpround(fpround)
# Refreshing ./work.fpmul_stage4(struct)
# Loading work.fpmul_stage4(struct)
# Refreshing ./work.packfp(packfp)
# Loading work.packfp(packfp)
# ** Error: Missing signal name or pattern.
# Error in macro ./compile.do line 13
# Missing signal name or pattern.
#     while executing
# "add wave * -radix hexadecimal"
help add wave
# The add wave command adds the following objects to the Wave window: VHDL signals and variables; Verilog nets and registers; and SystemC primitive channels (signals).
# Usage: add wave [-allowconstants] [-color <standard_color_name>] [-depth <level>] [-expand <signal_name>] [-<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [-in] [-inout] [-internal] [-label <name>] [-noupdate] [-offset <offset>] [-optcells] [-out] [-ports] [-<radix>] [-recursive] [-scale <scale>] [-window <wname>] [[-divider <divider_name>...] | [-label <name> | {<object_name> {sig1 sig2 sig3 ...}}] ...]
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb 
# Refreshing ./work.mul_pipe_tb
# Loading work.mul_pipe_tb
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Refreshing ./work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Refreshing ./work.mul_pipe_tb_in(beh)
# Loading work.mul_pipe_tb_in(beh)
# Refreshing ./work.mul_pipe_tb_out(beh)
# Loading work.mul_pipe_tb_out(beh)
# Refreshing ./work.fpmul_pipeline(pipeline)
# Loading work.fpmul_pipeline(pipeline)
# Refreshing ./work.fpmul_stage1(struct)
# Loading work.fpmul_stage1(struct)
# Refreshing ./work.unpackfp(unpackfp)
# Loading work.unpackfp(unpackfp)
# Refreshing ./work.fpmul_stage2(struct)
# Loading work.fpmul_stage2(struct)
# Refreshing ./work.fpmul_stage3(struct)
# Loading work.fpmul_stage3(struct)
# Refreshing ./work.fpnormalize(fpnormalize)
# Loading work.fpnormalize(fpnormalize)
# Refreshing ./work.fpround(fpround)
# Loading work.fpround(fpround)
# Refreshing ./work.fpmul_stage4(struct)
# Loading work.fpmul_stage4(struct)
# Refreshing ./work.packfp(packfp)
# Loading work.packfp(packfp)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mul_pipe_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /mul_pipe_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /mul_pipe_tb/UUT/i3/i11
