ATL2_READ_REG,FUNC_0
ATL2_REGS_LEN,VAR_0
MII_BMCR,VAR_1
MII_BMSR,VAR_2
REG_CMBDISDMA_TIMER,VAR_3
REG_DESC_BASE_ADDR_HI,VAR_4
REG_DMAR,VAR_5
REG_DMAW,VAR_6
REG_IDLE_STATUS,VAR_7
REG_IMR,VAR_8
REG_IRQ_MODU_TIMER_INIT,VAR_9
REG_ISR,VAR_10
REG_MAC_CTRL,VAR_11
REG_MAC_HALF_DUPLX_CTRL,VAR_12
REG_MAC_IPG_IFG,VAR_13
REG_MAC_STA_ADDR,VAR_14
REG_MANUAL_TIMER_INIT,VAR_15
REG_MASTER_CTRL,VAR_16
REG_MB_RXD_RD_IDX,VAR_17
REG_MB_TXD_WR_IDX,VAR_18
REG_MDIO_CTRL,VAR_19
REG_MTU,VAR_20
REG_PAUSE_OFF_TH,VAR_21
REG_PAUSE_ON_TH,VAR_22
REG_PCIE_DEV_MISC_CTRL,VAR_23
REG_PHY_ENABLE,VAR_24
REG_RXD_BASE_ADDR_LO,VAR_25
REG_RXD_BUF_NUM,VAR_26
REG_RX_HASH_TABLE,VAR_27
REG_SERDES_LOCK,VAR_28
REG_SPI_FLASH_CONFIG,VAR_29
REG_SPI_FLASH_CTRL,VAR_30
REG_SRAM_TXRAM_END,VAR_31
REG_TWSI_CTRL,VAR_32
REG_TXD_BASE_ADDR_LO,VAR_33
REG_TXD_MEM_SIZE,VAR_34
REG_TXS_BASE_ADDR_LO,VAR_35
REG_TXS_MEM_SIZE,VAR_36
REG_TX_CUT_THRESH,VAR_37
REG_VPD_CAP,VAR_38
REG_WOL_CTRL,VAR_39
atl2_read_phy_reg,FUNC_1
memset,FUNC_2
netdev_priv,FUNC_3
atl2_get_regs,FUNC_4
netdev,VAR_40
regs,VAR_41
p,VAR_42
adapter,VAR_43
hw,VAR_44
regs_buff,VAR_45
phy_data,VAR_46
