
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/459.GemsFDTD-1491B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3102239 heartbeat IPC: 3.22348 cumulative IPC: 3.22348 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6204363 heartbeat IPC: 3.2236 cumulative IPC: 3.22354 (Simulation time: 0 hr 0 min 37 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 7755414 (Simulation time: 0 hr 0 min 46 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 22318893 heartbeat IPC: 0.620558 cumulative IPC: 0.343324 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 51530799 heartbeat IPC: 0.342326 cumulative IPC: 0.342658 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 80627059 heartbeat IPC: 0.343687 cumulative IPC: 0.343069 (Simulation time: 0 hr 4 min 40 sec) 
Finished CPU 0 instructions: 25000003 cycles: 72871646 cumulative IPC: 0.343069 (Simulation time: 0 hr 4 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.343069 instructions: 25000003 cycles: 72871646
cpu0_DTLB TOTAL     ACCESS:    7176046  HIT:    7165528  MISS:      10518
cpu0_DTLB LOAD      ACCESS:    5999946  HIT:    5989428  MISS:      10518
cpu0_DTLB RFO       ACCESS:    1176100  HIT:    1176100  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 165.022 cycles
cpu0_ITLB TOTAL     ACCESS:      66308  HIT:      66308  MISS:          0
cpu0_ITLB LOAD      ACCESS:      66308  HIT:      66308  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      10518  HIT:       2636  MISS:       7882
cpu0_STLB LOAD      ACCESS:      10518  HIT:       2636  MISS:       7882
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.132 cycles
cpu0_L1D TOTAL     ACCESS:    5826292  HIT:    5213475  MISS:     612817
cpu0_L1D LOAD      ACCESS:    4021733  HIT:    3408924  MISS:     612809
cpu0_L1D RFO       ACCESS:    1796677  HIT:    1796677  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7882  HIT:       7874  MISS:          8
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 583.7 cycles
cpu0_L2C TOTAL     ACCESS:     842288  HIT:     229473  MISS:     612815
cpu0_L2C LOAD      ACCESS:     612809  HIT:          0  MISS:     612809
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     229471  HIT:     229471  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          8  HIT:          2  MISS:          6
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 572.6 cycles
LLC TOTAL     ACCESS:     842383  HIT:     240463  MISS:     601920
LLC LOAD      ACCESS:     612809  HIT:      10894  MISS:     601915
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     229568  HIT:     229568  MISS:          0
LLC TRANSLATION ACCESS:          6  HIT:          1  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 561.585 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2162  ROW_BUFFER_MISS:     599758
 DBUS AVG_CONGESTED_CYCLE:    3.98035
 WQ ROW_BUFFER_HIT:       3093  ROW_BUFFER_MISS:     226463  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.0541% MPKI: 0.22728 Average ROB Occupancy at Mispredict: 335.853
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.22728
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

