// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Mon Oct 28 11:44:08 2019
// Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/design_1_network_0_0_sim_netlist.v
// Design      : design_1_network_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_network_0_0,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_network_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [3:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [3:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [15:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [1:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [1:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [15:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [1:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [1:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [3:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [3:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "37'b0000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "37'b0000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "37'b0000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "37'b0000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "37'b0000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "37'b0000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "37'b0000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "37'b0000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "37'b0000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "37'b0000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "37'b0000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "37'b0000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "37'b0000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "37'b0000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "37'b0000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "37'b0000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "37'b0000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "37'b0000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "37'b0000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "37'b0000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "37'b0000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "37'b0000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "37'b0000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "37'b0000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "37'b0000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "37'b0000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "37'b0000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "37'b0001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "37'b0010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "37'b0100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "37'b1000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "37'b0000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "37'b0000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "37'b0000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "37'b0000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "37'b0000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "37'b0000000000000000000000000000100000000" *) 
  design_1_network_0_0_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16" *) 
module design_1_network_0_0_conv2d_fix16
   (DIADI,
    ADDRBWRADDR,
    S,
    Q,
    WEA,
    \ap_CS_fsm_reg[29] ,
    SR,
    ADDRARDADDR,
    Conv2D_4_array_ce0,
    Padding2D_4_array_ce1,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    q0,
    q1,
    grp_conv2d_fix16_fu_558_ap_start_reg,
    O,
    D,
    ram_reg,
    \ap_CS_fsm_reg[30] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_padding2d_fix16_fu_574_output_r_address0,
    \ap_CS_fsm_reg[0]_0 ,
    \tmp2_reg_1397_reg[15]_0 ,
    \p_tmp_s_reg_1407_reg[14]_0 );
  output [15:0]DIADI;
  output [13:0]ADDRBWRADDR;
  output [1:0]S;
  output [14:0]Q;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[29] ;
  output [0:0]SR;
  output [9:0]ADDRARDADDR;
  output Conv2D_4_array_ce0;
  output Padding2D_4_array_ce1;
  output \ap_CS_fsm_reg[7]_0 ;
  output [13:0]\ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [15:0]q0;
  input [15:0]q1;
  input grp_conv2d_fix16_fu_558_ap_start_reg;
  input [0:0]O;
  input [1:0]D;
  input [3:0]ram_reg;
  input \ap_CS_fsm_reg[30] ;
  input [2:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [13:0]grp_padding2d_fix16_fu_574_output_r_address0;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [15:0]\tmp2_reg_1397_reg[15]_0 ;
  input [14:0]\p_tmp_s_reg_1407_reg[14]_0 ;

  wire [9:0]A;
  wire [9:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [13:0]C;
  wire CEA2;
  wire Conv2D_4_array_ce0;
  wire Conv2D_4_w_0_U_n_6;
  wire [12:0]Conv2D_4_w_0_q0;
  wire [12:0]Conv2D_4_w_0_q1;
  wire [12:0]Conv2D_4_w_0_q2;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire [0:0]O;
  wire Padding2D_4_array_ce1;
  wire [14:0]Q;
  wire RSTC;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_2__3_n_0 ;
  wire \ap_CS_fsm[0]_i_3__3_n_0 ;
  wire \ap_CS_fsm[16]_i_4_n_0 ;
  wire \ap_CS_fsm[16]_i_5_n_0 ;
  wire \ap_CS_fsm[16]_i_6_n_0 ;
  wire \ap_CS_fsm[16]_i_7_n_0 ;
  wire \ap_CS_fsm[16]_i_8_n_0 ;
  wire \ap_CS_fsm[16]_i_9_n_0 ;
  wire \ap_CS_fsm[2]_i_4__3_n_0 ;
  wire \ap_CS_fsm[2]_i_5__3_n_0 ;
  wire \ap_CS_fsm[2]_i_6__3_n_0 ;
  wire \ap_CS_fsm[2]_i_7__3_n_0 ;
  wire \ap_CS_fsm[2]_i_8__3_n_0 ;
  wire \ap_CS_fsm[2]_i_9__3_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire \ap_CS_fsm[6]_i_1__9_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[16]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [13:0]\ap_CS_fsm_reg[27] ;
  wire [1:0]\ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_3 ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [16:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire exitcond2_fu_490_p2;
  wire exitcond3_fu_441_p2;
  wire exitcond4_fu_416_p2;
  wire exitcond5_fu_405_p2;
  wire [13:0]grp_conv2d_fix16_fu_558_Padding2D_4_array_address0;
  wire grp_conv2d_fix16_fu_558_ap_start_reg;
  wire [13:0]grp_padding2d_fix16_fu_574_output_r_address0;
  wire [15:0]in_d_1_fu_495_p2;
  wire [15:0]in_d_1_reg_1172;
  wire \in_d_1_reg_1172_reg[12]_i_1_n_0 ;
  wire \in_d_1_reg_1172_reg[12]_i_1_n_1 ;
  wire \in_d_1_reg_1172_reg[12]_i_1_n_2 ;
  wire \in_d_1_reg_1172_reg[12]_i_1_n_3 ;
  wire \in_d_1_reg_1172_reg[15]_i_1_n_2 ;
  wire \in_d_1_reg_1172_reg[15]_i_1_n_3 ;
  wire \in_d_1_reg_1172_reg[4]_i_1_n_0 ;
  wire \in_d_1_reg_1172_reg[4]_i_1_n_1 ;
  wire \in_d_1_reg_1172_reg[4]_i_1_n_2 ;
  wire \in_d_1_reg_1172_reg[4]_i_1_n_3 ;
  wire \in_d_1_reg_1172_reg[8]_i_1_n_0 ;
  wire \in_d_1_reg_1172_reg[8]_i_1_n_1 ;
  wire \in_d_1_reg_1172_reg[8]_i_1_n_2 ;
  wire \in_d_1_reg_1172_reg[8]_i_1_n_3 ;
  wire in_d_reg_337;
  wire \in_d_reg_337_reg_n_0_[0] ;
  wire \in_d_reg_337_reg_n_0_[10] ;
  wire \in_d_reg_337_reg_n_0_[11] ;
  wire \in_d_reg_337_reg_n_0_[12] ;
  wire \in_d_reg_337_reg_n_0_[13] ;
  wire \in_d_reg_337_reg_n_0_[14] ;
  wire \in_d_reg_337_reg_n_0_[15] ;
  wire \in_d_reg_337_reg_n_0_[1] ;
  wire \in_d_reg_337_reg_n_0_[2] ;
  wire \in_d_reg_337_reg_n_0_[3] ;
  wire \in_d_reg_337_reg_n_0_[4] ;
  wire \in_d_reg_337_reg_n_0_[5] ;
  wire \in_d_reg_337_reg_n_0_[6] ;
  wire \in_d_reg_337_reg_n_0_[7] ;
  wire \in_d_reg_337_reg_n_0_[8] ;
  wire \in_d_reg_337_reg_n_0_[9] ;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_0;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_1;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_10;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_11;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_12;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_13;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_14;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_2;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_3;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_4;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_5;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_6;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_7;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_8;
  wire network_mul_mul_13s_16s_29_1_1_U147_n_9;
  wire network_mul_mul_13s_16s_29_1_1_U154_n_16;
  wire [9:2]next_mul2_fu_400_p2;
  wire [9:2]next_mul2_reg_1099;
  wire \next_mul2_reg_1099[6]_i_2_n_0 ;
  wire \next_mul2_reg_1099[6]_i_3_n_0 ;
  wire \next_mul2_reg_1099_reg[6]_i_1_n_0 ;
  wire \next_mul2_reg_1099_reg[6]_i_1_n_1 ;
  wire \next_mul2_reg_1099_reg[6]_i_1_n_2 ;
  wire \next_mul2_reg_1099_reg[6]_i_1_n_3 ;
  wire \next_mul2_reg_1099_reg[9]_i_1_n_2 ;
  wire \next_mul2_reg_1099_reg[9]_i_1_n_3 ;
  wire [7:4]next_mul5_fu_395_p2;
  wire [7:4]next_mul5_reg_1094;
  wire \next_mul5_reg_1094_reg[7]_i_1_n_2 ;
  wire \next_mul5_reg_1094_reg[7]_i_1_n_3 ;
  wire [13:1]next_mul_fu_505_p2;
  wire [13:1]next_mul_reg_1177;
  wire next_mul_reg_11770;
  wire \next_mul_reg_1177[5]_i_2_n_0 ;
  wire \next_mul_reg_1177[5]_i_3_n_0 ;
  wire \next_mul_reg_1177[5]_i_4_n_0 ;
  wire \next_mul_reg_1177_reg[13]_i_2_n_1 ;
  wire \next_mul_reg_1177_reg[13]_i_2_n_2 ;
  wire \next_mul_reg_1177_reg[13]_i_2_n_3 ;
  wire \next_mul_reg_1177_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_1177_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_1177_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_1177_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_1177_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_1177_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_1177_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_1177_reg[9]_i_1_n_3 ;
  wire [15:0]out_d_3_fu_410_p2;
  wire [15:0]out_d_3_reg_1107;
  wire \out_d_3_reg_1107_reg[12]_i_1_n_0 ;
  wire \out_d_3_reg_1107_reg[12]_i_1_n_1 ;
  wire \out_d_3_reg_1107_reg[12]_i_1_n_2 ;
  wire \out_d_3_reg_1107_reg[12]_i_1_n_3 ;
  wire \out_d_3_reg_1107_reg[15]_i_1_n_2 ;
  wire \out_d_3_reg_1107_reg[15]_i_1_n_3 ;
  wire \out_d_3_reg_1107_reg[4]_i_1_n_0 ;
  wire \out_d_3_reg_1107_reg[4]_i_1_n_1 ;
  wire \out_d_3_reg_1107_reg[4]_i_1_n_2 ;
  wire \out_d_3_reg_1107_reg[4]_i_1_n_3 ;
  wire \out_d_3_reg_1107_reg[8]_i_1_n_0 ;
  wire \out_d_3_reg_1107_reg[8]_i_1_n_1 ;
  wire \out_d_3_reg_1107_reg[8]_i_1_n_2 ;
  wire \out_d_3_reg_1107_reg[8]_i_1_n_3 ;
  wire out_d_reg_280;
  wire \out_d_reg_280_reg_n_0_[0] ;
  wire \out_d_reg_280_reg_n_0_[10] ;
  wire \out_d_reg_280_reg_n_0_[11] ;
  wire \out_d_reg_280_reg_n_0_[12] ;
  wire \out_d_reg_280_reg_n_0_[13] ;
  wire \out_d_reg_280_reg_n_0_[14] ;
  wire \out_d_reg_280_reg_n_0_[15] ;
  wire \out_d_reg_280_reg_n_0_[1] ;
  wire \out_d_reg_280_reg_n_0_[2] ;
  wire \out_d_reg_280_reg_n_0_[3] ;
  wire \out_d_reg_280_reg_n_0_[4] ;
  wire \out_d_reg_280_reg_n_0_[5] ;
  wire \out_d_reg_280_reg_n_0_[6] ;
  wire \out_d_reg_280_reg_n_0_[7] ;
  wire \out_d_reg_280_reg_n_0_[8] ;
  wire \out_d_reg_280_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_421_p2;
  wire [15:0]out_h_3_reg_1115;
  wire \out_h_3_reg_1115_reg[12]_i_1_n_0 ;
  wire \out_h_3_reg_1115_reg[12]_i_1_n_1 ;
  wire \out_h_3_reg_1115_reg[12]_i_1_n_2 ;
  wire \out_h_3_reg_1115_reg[12]_i_1_n_3 ;
  wire \out_h_3_reg_1115_reg[15]_i_1_n_2 ;
  wire \out_h_3_reg_1115_reg[15]_i_1_n_3 ;
  wire \out_h_3_reg_1115_reg[4]_i_1_n_0 ;
  wire \out_h_3_reg_1115_reg[4]_i_1_n_1 ;
  wire \out_h_3_reg_1115_reg[4]_i_1_n_2 ;
  wire \out_h_3_reg_1115_reg[4]_i_1_n_3 ;
  wire \out_h_3_reg_1115_reg[8]_i_1_n_0 ;
  wire \out_h_3_reg_1115_reg[8]_i_1_n_1 ;
  wire \out_h_3_reg_1115_reg[8]_i_1_n_2 ;
  wire \out_h_3_reg_1115_reg[8]_i_1_n_3 ;
  wire [15:0]out_h_reg_315;
  wire out_h_reg_3150;
  wire [15:0]out_w_3_fu_446_p2;
  wire [15:0]out_w_3_reg_1138;
  wire \out_w_3_reg_1138_reg[12]_i_1_n_0 ;
  wire \out_w_3_reg_1138_reg[12]_i_1_n_1 ;
  wire \out_w_3_reg_1138_reg[12]_i_1_n_2 ;
  wire \out_w_3_reg_1138_reg[12]_i_1_n_3 ;
  wire \out_w_3_reg_1138_reg[15]_i_1_n_2 ;
  wire \out_w_3_reg_1138_reg[15]_i_1_n_3 ;
  wire \out_w_3_reg_1138_reg[4]_i_1_n_0 ;
  wire \out_w_3_reg_1138_reg[4]_i_1_n_1 ;
  wire \out_w_3_reg_1138_reg[4]_i_1_n_2 ;
  wire \out_w_3_reg_1138_reg[4]_i_1_n_3 ;
  wire \out_w_3_reg_1138_reg[8]_i_1_n_0 ;
  wire \out_w_3_reg_1138_reg[8]_i_1_n_1 ;
  wire \out_w_3_reg_1138_reg[8]_i_1_n_2 ;
  wire \out_w_3_reg_1138_reg[8]_i_1_n_3 ;
  wire [15:0]out_w_reg_326;
  wire [9:0]output_addr11_reg_1150;
  wire [14:0]p_0_in;
  wire p_1_in;
  wire [12:0]p_3_in;
  wire p_tmp_s_reg_1407;
  wire [14:0]\p_tmp_s_reg_1407_reg[14]_0 ;
  wire \p_tmp_s_reg_1407_reg_n_0_[0] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[10] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[11] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[12] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[13] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[14] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[1] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[2] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[3] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[4] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[5] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[6] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[7] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[8] ;
  wire \p_tmp_s_reg_1407_reg_n_0_[9] ;
  wire [9:2]phi_mul1_reg_291;
  wire [7:4]phi_mul4_reg_303;
  wire [13:1]phi_mul_reg_348;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [3:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire ram_reg_0_i_100__0_n_0;
  wire ram_reg_0_i_101__0_n_0;
  wire ram_reg_0_i_102__0_n_0;
  wire ram_reg_0_i_103__0_n_0;
  wire ram_reg_0_i_104__0_n_0;
  wire ram_reg_0_i_105__0_n_0;
  wire ram_reg_0_i_106__0_n_0;
  wire ram_reg_0_i_107__0_n_0;
  wire ram_reg_0_i_108__0_n_0;
  wire ram_reg_0_i_109__0_n_0;
  wire ram_reg_0_i_110__0_n_0;
  wire ram_reg_0_i_111__0_n_0;
  wire ram_reg_0_i_112__0_n_0;
  wire ram_reg_0_i_113__0_n_0;
  wire ram_reg_0_i_114__0_n_0;
  wire ram_reg_0_i_115__0_n_0;
  wire ram_reg_0_i_116__0_n_0;
  wire ram_reg_0_i_117__0_n_0;
  wire ram_reg_0_i_118_n_0;
  wire ram_reg_0_i_119_n_0;
  wire ram_reg_0_i_120_n_0;
  wire ram_reg_0_i_121_n_0;
  wire ram_reg_0_i_123_n_0;
  wire ram_reg_0_i_124_n_0;
  wire ram_reg_0_i_135__0_n_0;
  wire ram_reg_0_i_136__0_n_0;
  wire ram_reg_0_i_137__0_n_0;
  wire ram_reg_0_i_138_n_0;
  wire ram_reg_0_i_156__0_n_0;
  wire ram_reg_0_i_157__0_n_0;
  wire ram_reg_0_i_158__0_n_0;
  wire ram_reg_0_i_159_n_0;
  wire ram_reg_0_i_177_n_0;
  wire ram_reg_0_i_178_n_0;
  wire ram_reg_0_i_179_n_0;
  wire ram_reg_0_i_180_n_0;
  wire ram_reg_0_i_193_n_0;
  wire ram_reg_0_i_194_n_0;
  wire ram_reg_0_i_64__0_n_3;
  wire ram_reg_0_i_64__0_n_6;
  wire ram_reg_0_i_64__0_n_7;
  wire ram_reg_0_i_65__0_n_0;
  wire ram_reg_0_i_65__0_n_1;
  wire ram_reg_0_i_65__0_n_2;
  wire ram_reg_0_i_65__0_n_3;
  wire ram_reg_0_i_65__0_n_4;
  wire ram_reg_0_i_65__0_n_5;
  wire ram_reg_0_i_65__0_n_6;
  wire ram_reg_0_i_65__0_n_7;
  wire ram_reg_0_i_66_n_0;
  wire ram_reg_0_i_66_n_1;
  wire ram_reg_0_i_66_n_2;
  wire ram_reg_0_i_66_n_3;
  wire ram_reg_0_i_66_n_4;
  wire ram_reg_0_i_66_n_5;
  wire ram_reg_0_i_66_n_6;
  wire ram_reg_0_i_66_n_7;
  wire ram_reg_0_i_67__0_n_0;
  wire ram_reg_0_i_67__0_n_1;
  wire ram_reg_0_i_67__0_n_2;
  wire ram_reg_0_i_67__0_n_3;
  wire ram_reg_0_i_67__0_n_4;
  wire ram_reg_0_i_67__0_n_5;
  wire ram_reg_0_i_67__0_n_6;
  wire ram_reg_0_i_67__0_n_7;
  wire ram_reg_0_i_69_n_3;
  wire ram_reg_0_i_69_n_6;
  wire ram_reg_0_i_69_n_7;
  wire ram_reg_0_i_74__0_n_0;
  wire ram_reg_0_i_74__0_n_1;
  wire ram_reg_0_i_74__0_n_2;
  wire ram_reg_0_i_74__0_n_3;
  wire ram_reg_0_i_74__0_n_4;
  wire ram_reg_0_i_74__0_n_5;
  wire ram_reg_0_i_74__0_n_6;
  wire ram_reg_0_i_74__0_n_7;
  wire ram_reg_0_i_81__0_n_0;
  wire ram_reg_0_i_81__0_n_1;
  wire ram_reg_0_i_81__0_n_2;
  wire ram_reg_0_i_81__0_n_3;
  wire ram_reg_0_i_81__0_n_4;
  wire ram_reg_0_i_81__0_n_5;
  wire ram_reg_0_i_81__0_n_6;
  wire ram_reg_0_i_81__0_n_7;
  wire ram_reg_0_i_88__0_n_0;
  wire ram_reg_0_i_88__0_n_1;
  wire ram_reg_0_i_88__0_n_2;
  wire ram_reg_0_i_88__0_n_3;
  wire ram_reg_0_i_88__0_n_4;
  wire ram_reg_0_i_88__0_n_5;
  wire ram_reg_0_i_88__0_n_6;
  wire ram_reg_0_i_88__0_n_7;
  wire ram_reg_0_i_95__0_n_0;
  wire ram_reg_0_i_96__0_n_0;
  wire ram_reg_0_i_97__0_n_0;
  wire ram_reg_0_i_98__0_n_0;
  wire ram_reg_0_i_99__0_n_0;
  wire [0:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_i_29__0_n_0;
  wire ram_reg_i_32__0_n_1;
  wire ram_reg_i_32__0_n_2;
  wire ram_reg_i_32__0_n_3;
  wire ram_reg_i_33__0_n_0;
  wire ram_reg_i_33__0_n_1;
  wire ram_reg_i_33__0_n_2;
  wire ram_reg_i_33__0_n_3;
  wire ram_reg_i_34__0_n_0;
  wire ram_reg_i_34__0_n_1;
  wire ram_reg_i_34__0_n_2;
  wire ram_reg_i_34__0_n_3;
  wire ram_reg_i_35__1_n_0;
  wire ram_reg_i_35__1_n_1;
  wire ram_reg_i_35__1_n_2;
  wire ram_reg_i_35__1_n_3;
  wire ram_reg_i_36__1_n_2;
  wire ram_reg_i_36__1_n_3;
  wire ram_reg_i_45__1_n_0;
  wire ram_reg_i_46__2_n_0;
  wire ram_reg_i_47__1_n_0;
  wire ram_reg_i_48__2_n_0;
  wire ram_reg_i_49__1_n_0;
  wire ram_reg_i_50__2_n_0;
  wire ram_reg_i_51__1_n_0;
  wire ram_reg_i_52__2_n_0;
  wire ram_reg_i_53__1_n_0;
  wire ram_reg_i_54__2_n_0;
  wire ram_reg_i_55__1_n_0;
  wire ram_reg_i_56__2_n_0;
  wire ram_reg_i_57__1_n_0;
  wire ram_reg_i_58__2_n_0;
  wire ram_reg_i_59__1_n_0;
  wire ram_reg_i_60__2_n_0;
  wire ram_reg_i_61__1_n_0;
  wire ram_reg_i_62__3_n_0;
  wire ram_reg_i_63__2_n_0;
  wire ram_reg_i_64__2_n_0;
  wire ram_reg_i_65__1_n_0;
  wire ram_reg_i_66__2_n_0;
  wire ram_reg_i_67__1_n_0;
  wire ram_reg_i_68__1_n_0;
  wire ram_reg_i_69__0_n_0;
  wire ram_reg_i_70__2_n_0;
  wire ram_reg_i_71__1_n_0;
  wire ram_reg_i_72__0_n_0;
  wire ram_reg_i_73__0_n_0;
  wire ram_reg_i_74__0_n_0;
  wire ram_reg_i_75__0_n_0;
  wire ram_reg_i_75__0_n_1;
  wire ram_reg_i_75__0_n_2;
  wire ram_reg_i_75__0_n_3;
  wire ram_reg_i_76__1_n_0;
  wire ram_reg_i_77__0_n_0;
  wire ram_reg_i_78__2_n_0;
  wire ram_reg_i_79_n_0;
  wire ram_reg_i_80_n_0;
  wire ram_reg_i_81_n_0;
  wire reg_3590;
  wire [15:0]tmp2_reg_1397;
  wire [15:0]\tmp2_reg_1397_reg[15]_0 ;
  wire [13:0]tmp4_reg_1188;
  wire tmp5_1_reg_1243_reg_i_1_n_7;
  wire tmp5_1_reg_1243_reg_i_2_n_0;
  wire tmp5_1_reg_1243_reg_i_2_n_1;
  wire tmp5_1_reg_1243_reg_i_2_n_2;
  wire tmp5_1_reg_1243_reg_i_2_n_3;
  wire tmp5_1_reg_1243_reg_i_2_n_4;
  wire tmp5_1_reg_1243_reg_i_2_n_5;
  wire tmp5_1_reg_1243_reg_i_2_n_6;
  wire tmp5_1_reg_1243_reg_i_2_n_7;
  wire tmp5_1_reg_1243_reg_i_3_n_0;
  wire tmp5_1_reg_1243_reg_i_3_n_1;
  wire tmp5_1_reg_1243_reg_i_3_n_2;
  wire tmp5_1_reg_1243_reg_i_3_n_3;
  wire tmp5_1_reg_1243_reg_i_3_n_4;
  wire tmp5_1_reg_1243_reg_i_3_n_5;
  wire tmp5_1_reg_1243_reg_i_3_n_6;
  wire tmp5_1_reg_1243_reg_i_3_n_7;
  wire tmp5_1_reg_1243_reg_i_4_n_0;
  wire tmp5_1_reg_1243_reg_i_4_n_1;
  wire tmp5_1_reg_1243_reg_i_4_n_2;
  wire tmp5_1_reg_1243_reg_i_4_n_3;
  wire tmp5_1_reg_1243_reg_i_4_n_4;
  wire tmp5_1_reg_1243_reg_i_4_n_5;
  wire tmp5_1_reg_1243_reg_i_4_n_6;
  wire tmp5_1_reg_1243_reg_i_4_n_7;
  wire tmp5_1_reg_1243_reg_i_5_n_0;
  wire tmp5_1_reg_1243_reg_n_100;
  wire tmp5_1_reg_1243_reg_n_101;
  wire tmp5_1_reg_1243_reg_n_102;
  wire tmp5_1_reg_1243_reg_n_103;
  wire tmp5_1_reg_1243_reg_n_104;
  wire tmp5_1_reg_1243_reg_n_105;
  wire tmp5_1_reg_1243_reg_n_92;
  wire tmp5_1_reg_1243_reg_n_93;
  wire tmp5_1_reg_1243_reg_n_94;
  wire tmp5_1_reg_1243_reg_n_95;
  wire tmp5_1_reg_1243_reg_n_96;
  wire tmp5_1_reg_1243_reg_n_97;
  wire tmp5_1_reg_1243_reg_n_98;
  wire tmp5_1_reg_1243_reg_n_99;
  wire tmp5_reg_1195_reg_i_10_n_0;
  wire tmp5_reg_1195_reg_i_11_n_0;
  wire tmp5_reg_1195_reg_i_12_n_0;
  wire tmp5_reg_1195_reg_i_13_n_0;
  wire tmp5_reg_1195_reg_i_14_n_0;
  wire tmp5_reg_1195_reg_i_15_n_0;
  wire tmp5_reg_1195_reg_i_16_n_0;
  wire tmp5_reg_1195_reg_i_17_n_0;
  wire tmp5_reg_1195_reg_i_18_n_0;
  wire tmp5_reg_1195_reg_i_1_n_3;
  wire tmp5_reg_1195_reg_i_1_n_6;
  wire tmp5_reg_1195_reg_i_1_n_7;
  wire tmp5_reg_1195_reg_i_2_n_0;
  wire tmp5_reg_1195_reg_i_2_n_1;
  wire tmp5_reg_1195_reg_i_2_n_2;
  wire tmp5_reg_1195_reg_i_2_n_3;
  wire tmp5_reg_1195_reg_i_2_n_4;
  wire tmp5_reg_1195_reg_i_2_n_5;
  wire tmp5_reg_1195_reg_i_2_n_6;
  wire tmp5_reg_1195_reg_i_2_n_7;
  wire tmp5_reg_1195_reg_i_3_n_0;
  wire tmp5_reg_1195_reg_i_3_n_1;
  wire tmp5_reg_1195_reg_i_3_n_2;
  wire tmp5_reg_1195_reg_i_3_n_3;
  wire tmp5_reg_1195_reg_i_3_n_4;
  wire tmp5_reg_1195_reg_i_3_n_5;
  wire tmp5_reg_1195_reg_i_3_n_6;
  wire tmp5_reg_1195_reg_i_3_n_7;
  wire tmp5_reg_1195_reg_i_4_n_0;
  wire tmp5_reg_1195_reg_i_4_n_1;
  wire tmp5_reg_1195_reg_i_4_n_2;
  wire tmp5_reg_1195_reg_i_4_n_3;
  wire tmp5_reg_1195_reg_i_4_n_4;
  wire tmp5_reg_1195_reg_i_4_n_5;
  wire tmp5_reg_1195_reg_i_4_n_6;
  wire tmp5_reg_1195_reg_i_4_n_7;
  wire tmp5_reg_1195_reg_i_5_n_0;
  wire tmp5_reg_1195_reg_i_6_n_0;
  wire tmp5_reg_1195_reg_i_7_n_0;
  wire tmp5_reg_1195_reg_i_8_n_0;
  wire tmp5_reg_1195_reg_i_9_n_0;
  wire tmp5_reg_1195_reg_n_100;
  wire tmp5_reg_1195_reg_n_101;
  wire tmp5_reg_1195_reg_n_102;
  wire tmp5_reg_1195_reg_n_103;
  wire tmp5_reg_1195_reg_n_104;
  wire tmp5_reg_1195_reg_n_105;
  wire tmp5_reg_1195_reg_n_92;
  wire tmp5_reg_1195_reg_n_93;
  wire tmp5_reg_1195_reg_n_94;
  wire tmp5_reg_1195_reg_n_95;
  wire tmp5_reg_1195_reg_n_96;
  wire tmp5_reg_1195_reg_n_97;
  wire tmp5_reg_1195_reg_n_98;
  wire tmp5_reg_1195_reg_n_99;
  wire [15:0]tmp6_fu_834_p2;
  wire [15:0]tmp6_reg_1377;
  wire \tmp6_reg_1377[11]_i_2_n_0 ;
  wire \tmp6_reg_1377[11]_i_3_n_0 ;
  wire \tmp6_reg_1377[11]_i_4_n_0 ;
  wire \tmp6_reg_1377[11]_i_5_n_0 ;
  wire \tmp6_reg_1377[11]_i_6_n_0 ;
  wire \tmp6_reg_1377[11]_i_7_n_0 ;
  wire \tmp6_reg_1377[11]_i_8_n_0 ;
  wire \tmp6_reg_1377[11]_i_9_n_0 ;
  wire \tmp6_reg_1377[15]_i_2_n_0 ;
  wire \tmp6_reg_1377[15]_i_3_n_0 ;
  wire \tmp6_reg_1377[15]_i_4_n_0 ;
  wire \tmp6_reg_1377[15]_i_5_n_0 ;
  wire \tmp6_reg_1377[15]_i_6_n_0 ;
  wire \tmp6_reg_1377[15]_i_7_n_0 ;
  wire \tmp6_reg_1377[15]_i_8_n_0 ;
  wire \tmp6_reg_1377[3]_i_2_n_0 ;
  wire \tmp6_reg_1377[3]_i_3_n_0 ;
  wire \tmp6_reg_1377[3]_i_4_n_0 ;
  wire \tmp6_reg_1377[3]_i_5_n_0 ;
  wire \tmp6_reg_1377[3]_i_6_n_0 ;
  wire \tmp6_reg_1377[3]_i_7_n_0 ;
  wire \tmp6_reg_1377[3]_i_8_n_0 ;
  wire \tmp6_reg_1377[7]_i_2_n_0 ;
  wire \tmp6_reg_1377[7]_i_3_n_0 ;
  wire \tmp6_reg_1377[7]_i_4_n_0 ;
  wire \tmp6_reg_1377[7]_i_5_n_0 ;
  wire \tmp6_reg_1377[7]_i_6_n_0 ;
  wire \tmp6_reg_1377[7]_i_7_n_0 ;
  wire \tmp6_reg_1377[7]_i_8_n_0 ;
  wire \tmp6_reg_1377[7]_i_9_n_0 ;
  wire \tmp6_reg_1377_reg[11]_i_1_n_0 ;
  wire \tmp6_reg_1377_reg[11]_i_1_n_1 ;
  wire \tmp6_reg_1377_reg[11]_i_1_n_2 ;
  wire \tmp6_reg_1377_reg[11]_i_1_n_3 ;
  wire \tmp6_reg_1377_reg[15]_i_1_n_1 ;
  wire \tmp6_reg_1377_reg[15]_i_1_n_2 ;
  wire \tmp6_reg_1377_reg[15]_i_1_n_3 ;
  wire \tmp6_reg_1377_reg[3]_i_1_n_0 ;
  wire \tmp6_reg_1377_reg[3]_i_1_n_1 ;
  wire \tmp6_reg_1377_reg[3]_i_1_n_2 ;
  wire \tmp6_reg_1377_reg[3]_i_1_n_3 ;
  wire \tmp6_reg_1377_reg[7]_i_1_n_0 ;
  wire \tmp6_reg_1377_reg[7]_i_1_n_1 ;
  wire \tmp6_reg_1377_reg[7]_i_1_n_2 ;
  wire \tmp6_reg_1377_reg[7]_i_1_n_3 ;
  wire [15:0]tmp8_fu_932_p2;
  wire [15:0]tmp8_reg_1402;
  wire \tmp8_reg_1402[11]_i_11_n_0 ;
  wire \tmp8_reg_1402[11]_i_12_n_0 ;
  wire \tmp8_reg_1402[11]_i_13_n_0 ;
  wire \tmp8_reg_1402[11]_i_14_n_0 ;
  wire \tmp8_reg_1402[11]_i_15_n_0 ;
  wire \tmp8_reg_1402[11]_i_16_n_0 ;
  wire \tmp8_reg_1402[11]_i_17_n_0 ;
  wire \tmp8_reg_1402[11]_i_18_n_0 ;
  wire \tmp8_reg_1402[11]_i_2_n_0 ;
  wire \tmp8_reg_1402[11]_i_3_n_0 ;
  wire \tmp8_reg_1402[11]_i_4_n_0 ;
  wire \tmp8_reg_1402[11]_i_5_n_0 ;
  wire \tmp8_reg_1402[11]_i_6_n_0 ;
  wire \tmp8_reg_1402[11]_i_7_n_0 ;
  wire \tmp8_reg_1402[11]_i_8_n_0 ;
  wire \tmp8_reg_1402[11]_i_9_n_0 ;
  wire \tmp8_reg_1402[15]_i_11_n_0 ;
  wire \tmp8_reg_1402[15]_i_12_n_0 ;
  wire \tmp8_reg_1402[15]_i_13_n_0 ;
  wire \tmp8_reg_1402[15]_i_14_n_0 ;
  wire \tmp8_reg_1402[15]_i_15_n_0 ;
  wire \tmp8_reg_1402[15]_i_16_n_0 ;
  wire \tmp8_reg_1402[15]_i_17_n_0 ;
  wire \tmp8_reg_1402[15]_i_18_n_0 ;
  wire \tmp8_reg_1402[15]_i_19_n_0 ;
  wire \tmp8_reg_1402[15]_i_20_n_0 ;
  wire \tmp8_reg_1402[15]_i_21_n_0 ;
  wire \tmp8_reg_1402[15]_i_22_n_0 ;
  wire \tmp8_reg_1402[15]_i_23_n_0 ;
  wire \tmp8_reg_1402[15]_i_24_n_0 ;
  wire \tmp8_reg_1402[15]_i_25_n_0 ;
  wire \tmp8_reg_1402[15]_i_2_n_0 ;
  wire \tmp8_reg_1402[15]_i_3_n_0 ;
  wire \tmp8_reg_1402[15]_i_4_n_0 ;
  wire \tmp8_reg_1402[15]_i_6_n_0 ;
  wire \tmp8_reg_1402[15]_i_7_n_0 ;
  wire \tmp8_reg_1402[15]_i_8_n_0 ;
  wire \tmp8_reg_1402[3]_i_2_n_0 ;
  wire \tmp8_reg_1402[3]_i_3_n_0 ;
  wire \tmp8_reg_1402[3]_i_4_n_0 ;
  wire \tmp8_reg_1402[3]_i_5_n_0 ;
  wire \tmp8_reg_1402[3]_i_6_n_0 ;
  wire \tmp8_reg_1402[3]_i_7_n_0 ;
  wire \tmp8_reg_1402[3]_i_8_n_0 ;
  wire \tmp8_reg_1402[7]_i_11_n_0 ;
  wire \tmp8_reg_1402[7]_i_12_n_0 ;
  wire \tmp8_reg_1402[7]_i_13_n_0 ;
  wire \tmp8_reg_1402[7]_i_14_n_0 ;
  wire \tmp8_reg_1402[7]_i_15_n_0 ;
  wire \tmp8_reg_1402[7]_i_16_n_0 ;
  wire \tmp8_reg_1402[7]_i_17_n_0 ;
  wire \tmp8_reg_1402[7]_i_2_n_0 ;
  wire \tmp8_reg_1402[7]_i_3_n_0 ;
  wire \tmp8_reg_1402[7]_i_4_n_0 ;
  wire \tmp8_reg_1402[7]_i_5_n_0 ;
  wire \tmp8_reg_1402[7]_i_6_n_0 ;
  wire \tmp8_reg_1402[7]_i_7_n_0 ;
  wire \tmp8_reg_1402[7]_i_8_n_0 ;
  wire \tmp8_reg_1402[7]_i_9_n_0 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_0 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_1 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_2 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_3 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_4 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_5 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_6 ;
  wire \tmp8_reg_1402_reg[11]_i_10_n_7 ;
  wire \tmp8_reg_1402_reg[11]_i_1_n_0 ;
  wire \tmp8_reg_1402_reg[11]_i_1_n_1 ;
  wire \tmp8_reg_1402_reg[11]_i_1_n_2 ;
  wire \tmp8_reg_1402_reg[11]_i_1_n_3 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_0 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_1 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_2 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_3 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_4 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_5 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_6 ;
  wire \tmp8_reg_1402_reg[15]_i_10_n_7 ;
  wire \tmp8_reg_1402_reg[15]_i_1_n_1 ;
  wire \tmp8_reg_1402_reg[15]_i_1_n_2 ;
  wire \tmp8_reg_1402_reg[15]_i_1_n_3 ;
  wire \tmp8_reg_1402_reg[15]_i_9_n_1 ;
  wire \tmp8_reg_1402_reg[15]_i_9_n_2 ;
  wire \tmp8_reg_1402_reg[15]_i_9_n_3 ;
  wire \tmp8_reg_1402_reg[15]_i_9_n_4 ;
  wire \tmp8_reg_1402_reg[15]_i_9_n_5 ;
  wire \tmp8_reg_1402_reg[15]_i_9_n_6 ;
  wire \tmp8_reg_1402_reg[15]_i_9_n_7 ;
  wire \tmp8_reg_1402_reg[3]_i_1_n_0 ;
  wire \tmp8_reg_1402_reg[3]_i_1_n_1 ;
  wire \tmp8_reg_1402_reg[3]_i_1_n_2 ;
  wire \tmp8_reg_1402_reg[3]_i_1_n_3 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_0 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_1 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_2 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_3 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_4 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_5 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_6 ;
  wire \tmp8_reg_1402_reg[7]_i_10_n_7 ;
  wire \tmp8_reg_1402_reg[7]_i_1_n_0 ;
  wire \tmp8_reg_1402_reg[7]_i_1_n_1 ;
  wire \tmp8_reg_1402_reg[7]_i_1_n_2 ;
  wire \tmp8_reg_1402_reg[7]_i_1_n_3 ;
  wire [13:0]tmp_113_reg_1120;
  wire [13:0]tmp_114_reg_1143_reg__0;
  wire tmp_115_fu_460_p2_i_10_n_0;
  wire tmp_115_fu_460_p2_i_11_n_0;
  wire tmp_115_fu_460_p2_i_12_n_0;
  wire tmp_115_fu_460_p2_i_13_n_0;
  wire tmp_115_fu_460_p2_i_1_n_3;
  wire tmp_115_fu_460_p2_i_2_n_0;
  wire tmp_115_fu_460_p2_i_2_n_1;
  wire tmp_115_fu_460_p2_i_2_n_2;
  wire tmp_115_fu_460_p2_i_2_n_3;
  wire tmp_115_fu_460_p2_i_3_n_0;
  wire tmp_115_fu_460_p2_i_3_n_1;
  wire tmp_115_fu_460_p2_i_3_n_2;
  wire tmp_115_fu_460_p2_i_3_n_3;
  wire tmp_115_fu_460_p2_i_4_n_0;
  wire tmp_115_fu_460_p2_i_5_n_0;
  wire tmp_115_fu_460_p2_i_6_n_0;
  wire tmp_115_fu_460_p2_i_7_n_0;
  wire tmp_115_fu_460_p2_i_8_n_0;
  wire tmp_115_fu_460_p2_i_9_n_0;
  wire tmp_115_fu_460_p2_n_100;
  wire tmp_115_fu_460_p2_n_101;
  wire tmp_115_fu_460_p2_n_102;
  wire tmp_115_fu_460_p2_n_103;
  wire tmp_115_fu_460_p2_n_104;
  wire tmp_115_fu_460_p2_n_105;
  wire tmp_115_fu_460_p2_n_96;
  wire tmp_115_fu_460_p2_n_97;
  wire tmp_115_fu_460_p2_n_98;
  wire tmp_115_fu_460_p2_n_99;
  wire [7:0]tmp_121_fu_510_p2;
  wire \tmp_121_reg_1182[3]_i_2_n_0 ;
  wire \tmp_121_reg_1182[3]_i_3_n_0 ;
  wire \tmp_121_reg_1182[3]_i_4_n_0 ;
  wire \tmp_121_reg_1182[3]_i_5_n_0 ;
  wire \tmp_121_reg_1182[7]_i_2_n_0 ;
  wire \tmp_121_reg_1182[7]_i_3_n_0 ;
  wire \tmp_121_reg_1182[7]_i_4_n_0 ;
  wire \tmp_121_reg_1182[7]_i_5_n_0 ;
  wire \tmp_121_reg_1182_reg[3]_i_1_n_0 ;
  wire \tmp_121_reg_1182_reg[3]_i_1_n_1 ;
  wire \tmp_121_reg_1182_reg[3]_i_1_n_2 ;
  wire \tmp_121_reg_1182_reg[3]_i_1_n_3 ;
  wire \tmp_121_reg_1182_reg[7]_i_1_n_1 ;
  wire \tmp_121_reg_1182_reg[7]_i_1_n_2 ;
  wire \tmp_121_reg_1182_reg[7]_i_1_n_3 ;
  wire \tmp_121_reg_1182_reg_n_0_[5] ;
  wire \tmp_121_reg_1182_reg_n_0_[6] ;
  wire \tmp_121_reg_1182_reg_n_0_[7] ;
  wire [7:2]tmp_122_fu_540_p2;
  wire [7:0]tmp_122_reg_1212;
  wire \tmp_127_0_1_cast_reg_1155[1]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_1 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_2 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_3 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_4 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_5 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_6 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_7 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[13]_i_1_n_7 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_1 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_2 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_3 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_4 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_5 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_6 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_1 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_2 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_3 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_4 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_5 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_6 ;
  wire \tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_7 ;
  wire [13:0]tmp_127_0_1_cast_reg_1155_reg__0;
  wire \tmp_127_0_2_cast_reg_1162[3]_i_2_n_0 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_0 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_1 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_2 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_3 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[13]_i_1_n_3 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_0 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_1 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_2 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_3 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_0 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_1 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_2 ;
  wire \tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_3 ;
  wire [13:0]tmp_127_0_2_cast_reg_1162_reg__0;
  wire tmp_128_2_1_reg_1312_reg_n_100;
  wire tmp_128_2_1_reg_1312_reg_n_101;
  wire tmp_128_2_1_reg_1312_reg_n_102;
  wire tmp_128_2_1_reg_1312_reg_n_103;
  wire tmp_128_2_1_reg_1312_reg_n_104;
  wire tmp_128_2_1_reg_1312_reg_n_105;
  wire tmp_128_2_1_reg_1312_reg_n_92;
  wire tmp_128_2_1_reg_1312_reg_n_93;
  wire tmp_128_2_1_reg_1312_reg_n_94;
  wire tmp_128_2_1_reg_1312_reg_n_95;
  wire tmp_128_2_1_reg_1312_reg_n_96;
  wire tmp_128_2_1_reg_1312_reg_n_97;
  wire tmp_128_2_1_reg_1312_reg_n_98;
  wire tmp_128_2_1_reg_1312_reg_n_99;
  wire tmp_128_2_2_reg_1317_reg_n_100;
  wire tmp_128_2_2_reg_1317_reg_n_101;
  wire tmp_128_2_2_reg_1317_reg_n_102;
  wire tmp_128_2_2_reg_1317_reg_n_103;
  wire tmp_128_2_2_reg_1317_reg_n_104;
  wire tmp_128_2_2_reg_1317_reg_n_105;
  wire tmp_128_2_2_reg_1317_reg_n_92;
  wire tmp_128_2_2_reg_1317_reg_n_93;
  wire tmp_128_2_2_reg_1317_reg_n_94;
  wire tmp_128_2_2_reg_1317_reg_n_95;
  wire tmp_128_2_2_reg_1317_reg_n_96;
  wire tmp_128_2_2_reg_1317_reg_n_97;
  wire tmp_128_2_2_reg_1317_reg_n_98;
  wire tmp_128_2_2_reg_1317_reg_n_99;
  wire tmp_128_2_reg_1307_reg_i_1_n_3;
  wire tmp_128_2_reg_1307_reg_i_1_n_6;
  wire tmp_128_2_reg_1307_reg_i_1_n_7;
  wire tmp_128_2_reg_1307_reg_i_2_n_0;
  wire tmp_128_2_reg_1307_reg_i_2_n_1;
  wire tmp_128_2_reg_1307_reg_i_2_n_2;
  wire tmp_128_2_reg_1307_reg_i_2_n_3;
  wire tmp_128_2_reg_1307_reg_i_2_n_4;
  wire tmp_128_2_reg_1307_reg_i_2_n_5;
  wire tmp_128_2_reg_1307_reg_i_2_n_6;
  wire tmp_128_2_reg_1307_reg_i_2_n_7;
  wire tmp_128_2_reg_1307_reg_i_3_n_0;
  wire tmp_128_2_reg_1307_reg_i_3_n_1;
  wire tmp_128_2_reg_1307_reg_i_3_n_2;
  wire tmp_128_2_reg_1307_reg_i_3_n_3;
  wire tmp_128_2_reg_1307_reg_i_3_n_4;
  wire tmp_128_2_reg_1307_reg_i_3_n_5;
  wire tmp_128_2_reg_1307_reg_i_3_n_6;
  wire tmp_128_2_reg_1307_reg_i_3_n_7;
  wire tmp_128_2_reg_1307_reg_i_4_n_0;
  wire tmp_128_2_reg_1307_reg_i_4_n_1;
  wire tmp_128_2_reg_1307_reg_i_4_n_2;
  wire tmp_128_2_reg_1307_reg_i_4_n_3;
  wire tmp_128_2_reg_1307_reg_i_4_n_4;
  wire tmp_128_2_reg_1307_reg_i_4_n_5;
  wire tmp_128_2_reg_1307_reg_i_4_n_6;
  wire tmp_128_2_reg_1307_reg_i_4_n_7;
  wire tmp_128_2_reg_1307_reg_i_5_n_0;
  wire tmp_128_2_reg_1307_reg_n_100;
  wire tmp_128_2_reg_1307_reg_n_101;
  wire tmp_128_2_reg_1307_reg_n_102;
  wire tmp_128_2_reg_1307_reg_n_103;
  wire tmp_128_2_reg_1307_reg_n_104;
  wire tmp_128_2_reg_1307_reg_n_105;
  wire tmp_128_2_reg_1307_reg_n_92;
  wire tmp_128_2_reg_1307_reg_n_93;
  wire tmp_128_2_reg_1307_reg_n_94;
  wire tmp_128_2_reg_1307_reg_n_95;
  wire tmp_128_2_reg_1307_reg_n_96;
  wire tmp_128_2_reg_1307_reg_n_97;
  wire tmp_128_2_reg_1307_reg_n_98;
  wire tmp_128_2_reg_1307_reg_n_99;
  wire [15:0]tmp_138_2_2_fu_942_p2;
  wire [7:3]tmp_54_fu_535_p2;
  wire [14:0]tmp_56_reg_1282;
  wire [14:0]tmp_57_reg_1322;
  wire [14:0]tmp_58_reg_1327;
  wire [14:0]tmp_59_reg_1357;
  wire [14:0]tmp_60_reg_1362;
  wire [14:0]tmp_61_reg_1382;
  wire [14:0]tmp_62_reg_1387;
  wire [14:0]tmp_63_reg_1392;
  wire tmp_reg_11250;
  wire [3:2]\NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_1172_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_1172_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul2_reg_1099_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul2_reg_1099_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul5_reg_1094_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_1094_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_1177_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_1107_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_1107_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_1115_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_1115_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_1138_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_1138_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_64__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_64__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_69_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_69_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_32__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_36__1_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_36__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_75__0_O_UNCONNECTED;
  wire NLW_tmp5_1_reg_1243_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1243_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1243_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_1_reg_1243_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1243_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1243_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_1_reg_1243_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_1_reg_1243_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1243_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp5_1_reg_1243_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_1_reg_1243_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1243_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp5_1_reg_1243_reg_i_1_O_UNCONNECTED;
  wire NLW_tmp5_reg_1195_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1195_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1195_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_reg_1195_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1195_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1195_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_reg_1195_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_reg_1195_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_reg_1195_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp5_reg_1195_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_reg_1195_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp5_reg_1195_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp5_reg_1195_reg_i_1_O_UNCONNECTED;
  wire [3:3]\NLW_tmp6_reg_1377_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp8_reg_1402_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp8_reg_1402_reg[15]_i_9_CO_UNCONNECTED ;
  wire NLW_tmp_115_fu_460_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_460_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_460_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_115_fu_460_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_460_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_460_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_115_fu_460_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_115_fu_460_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_115_fu_460_p2_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_115_fu_460_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_115_fu_460_p2_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_115_fu_460_p2_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_115_fu_460_p2_i_1_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_121_reg_1182_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_127_0_1_cast_reg_1155_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_127_0_1_cast_reg_1155_reg[13]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_127_0_1_cast_reg_1155_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_127_0_2_cast_reg_1162_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_127_0_2_cast_reg_1162_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_128_2_1_reg_1312_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1312_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1312_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1312_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1312_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1312_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_1_reg_1312_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_1_reg_1312_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_1_reg_1312_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_128_2_1_reg_1312_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_1_reg_1312_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1317_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1317_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1317_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1317_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1317_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1317_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_2_reg_1317_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_2_reg_1317_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_2_reg_1317_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_128_2_2_reg_1317_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_2_reg_1317_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1307_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1307_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1307_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1307_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1307_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1307_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_reg_1307_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_reg_1307_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_reg_1307_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_128_2_reg_1307_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_reg_1307_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_128_2_reg_1307_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_128_2_reg_1307_reg_i_1_O_UNCONNECTED;

  design_1_network_0_0_conv2d_fix16_Conv2D_4_w_0 Conv2D_4_w_0_U
       (.DOBDO(Conv2D_4_w_0_q1),
        .Q(tmp_122_reg_1212),
        .\ap_CS_fsm_reg[9] (Conv2D_4_w_0_U_n_6),
        .ap_clk(ap_clk),
        .q0(Conv2D_4_w_0_q0),
        .q2(Conv2D_4_w_0_q2),
        .q2_reg({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .tmp_122_fu_540_p2(tmp_122_fu_540_p2),
        .\tmp_122_reg_1212_reg[7] ({\tmp_121_reg_1182_reg_n_0_[7] ,\tmp_121_reg_1182_reg_n_0_[6] ,\tmp_121_reg_1182_reg_n_0_[5] ,tmp_54_fu_535_p2}));
  LUT6 #(
    .INIT(64'h55555555000C0000)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_conv2d_fix16_fu_558_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__3_n_0 ),
        .I2(ap_CS_fsm_state12),
        .I3(Conv2D_4_w_0_U_n_6),
        .I4(\ap_CS_fsm[0]_i_3__3_n_0 ),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(ap_CS_fsm_state3),
        .I1(RSTC),
        .I2(exitcond5_fu_405_p2),
        .I3(ap_CS_fsm_state2),
        .I4(ram_reg_i_29__0_n_0),
        .O(\ap_CS_fsm[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_3__3 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state5),
        .I3(CEA2),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[0]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(exitcond2_fu_490_p2),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[16]_i_4 
       (.I0(\in_d_reg_337_reg_n_0_[15] ),
        .O(\ap_CS_fsm[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[16]_i_5 
       (.I0(\in_d_reg_337_reg_n_0_[14] ),
        .I1(\in_d_reg_337_reg_n_0_[13] ),
        .I2(\in_d_reg_337_reg_n_0_[12] ),
        .O(\ap_CS_fsm[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[16]_i_6 
       (.I0(\in_d_reg_337_reg_n_0_[11] ),
        .I1(\in_d_reg_337_reg_n_0_[10] ),
        .I2(\in_d_reg_337_reg_n_0_[9] ),
        .O(\ap_CS_fsm[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[16]_i_7 
       (.I0(\in_d_reg_337_reg_n_0_[8] ),
        .I1(\in_d_reg_337_reg_n_0_[7] ),
        .I2(\in_d_reg_337_reg_n_0_[6] ),
        .O(\ap_CS_fsm[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[16]_i_8 
       (.I0(\in_d_reg_337_reg_n_0_[5] ),
        .I1(\in_d_reg_337_reg_n_0_[4] ),
        .I2(\in_d_reg_337_reg_n_0_[3] ),
        .O(\ap_CS_fsm[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[16]_i_9 
       (.I0(\in_d_reg_337_reg_n_0_[2] ),
        .I1(\in_d_reg_337_reg_n_0_[1] ),
        .I2(\in_d_reg_337_reg_n_0_[0] ),
        .O(\ap_CS_fsm[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_conv2d_fix16_fu_558_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond4_fu_416_p2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(grp_conv2d_fix16_fu_558_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_405_p2),
        .I4(ram_reg[2]),
        .I5(ram_reg[1]),
        .O(\ap_CS_fsm_reg[29] [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(exitcond5_fu_405_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ram_reg_i_36__1_n_2),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(\out_d_reg_280_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(\out_d_reg_280_reg_n_0_[14] ),
        .I1(\out_d_reg_280_reg_n_0_[13] ),
        .I2(\out_d_reg_280_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(\out_d_reg_280_reg_n_0_[11] ),
        .I1(\out_d_reg_280_reg_n_0_[10] ),
        .I2(\out_d_reg_280_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__3 
       (.I0(\out_d_reg_280_reg_n_0_[8] ),
        .I1(\out_d_reg_280_reg_n_0_[7] ),
        .I2(\out_d_reg_280_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_8__3 
       (.I0(\out_d_reg_280_reg_n_0_[5] ),
        .I1(\out_d_reg_280_reg_n_0_[4] ),
        .I2(\out_d_reg_280_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_9__3 
       (.I0(\out_d_reg_280_reg_n_0_[2] ),
        .I1(\out_d_reg_280_reg_n_0_[1] ),
        .I2(\out_d_reg_280_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA202020FFFFFFFF)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(ram_reg[2]),
        .I1(grp_conv2d_fix16_fu_558_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_405_p2),
        .I5(\ap_CS_fsm_reg[30] ),
        .O(\ap_CS_fsm_reg[29] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond4_fu_416_p2),
        .O(tmp_reg_11250));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(out_h_reg_315[15]),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(out_h_reg_315[14]),
        .I1(out_h_reg_315[13]),
        .I2(out_h_reg_315[12]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(out_h_reg_315[11]),
        .I1(out_h_reg_315[10]),
        .I2(out_h_reg_315[9]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(out_h_reg_315[8]),
        .I1(out_h_reg_315[7]),
        .I2(out_h_reg_315[6]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(out_h_reg_315[5]),
        .I1(out_h_reg_315[4]),
        .I2(out_h_reg_315[3]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(out_h_reg_315[1]),
        .I1(out_h_reg_315[2]),
        .I2(out_h_reg_315[0]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(RSTC),
        .I1(ap_CS_fsm_state18),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(ap_CS_fsm_state16),
        .I1(ram_reg_i_36__1_n_2),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[6]_i_1__9 
       (.I0(exitcond2_fu_490_p2),
        .I1(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[6]_i_1__9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(\ap_CS_fsm_reg[0]_0 ));
  CARRY4 \ap_CS_fsm_reg[16]_i_2 
       (.CI(\ap_CS_fsm_reg[16]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED [3:2],exitcond2_fu_490_p2,\ap_CS_fsm_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[16]_i_4_n_0 ,\ap_CS_fsm[16]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[16]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[16]_i_3_n_0 ,\ap_CS_fsm_reg[16]_i_3_n_1 ,\ap_CS_fsm_reg[16]_i_3_n_2 ,\ap_CS_fsm_reg[16]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_6_n_0 ,\ap_CS_fsm[16]_i_7_n_0 ,\ap_CS_fsm[16]_i_8_n_0 ,\ap_CS_fsm[16]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(\ap_CS_fsm_reg[0]_0 ));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__3 
       (.CI(\ap_CS_fsm_reg[2]_i_3__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__3_CO_UNCONNECTED [3:2],exitcond5_fu_405_p2,\ap_CS_fsm_reg[2]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__3_n_0 ,\ap_CS_fsm[2]_i_5__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__3_n_0 ,\ap_CS_fsm_reg[2]_i_3__3_n_1 ,\ap_CS_fsm_reg[2]_i_3__3_n_2 ,\ap_CS_fsm_reg[2]_i_3__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__3_n_0 ,\ap_CS_fsm[2]_i_7__3_n_0 ,\ap_CS_fsm[2]_i_8__3_n_0 ,\ap_CS_fsm[2]_i_9__3_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_11250),
        .Q(RSTC),
        .R(\ap_CS_fsm_reg[0]_0 ));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3:2],exitcond4_fu_416_p2,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4_n_0 ,\ap_CS_fsm[3]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_0 ,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__9_n_0 ),
        .Q(CEA2),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(ap_CS_fsm_state8),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \depth7_reg_434[31]_i_1 
       (.I0(ram_reg[2]),
        .I1(grp_conv2d_fix16_fu_558_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_405_p2),
        .I5(\ap_CS_fsm_reg[30] ),
        .O(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_conv2d_fix16_fu_558_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_405_p2),
        .I2(ram_reg[1]),
        .I3(grp_conv2d_fix16_fu_558_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_1172[0]_i_1 
       (.I0(\in_d_reg_337_reg_n_0_[0] ),
        .O(in_d_1_fu_495_p2[0]));
  FDRE \in_d_1_reg_1172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[0]),
        .Q(in_d_1_reg_1172[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[10]),
        .Q(in_d_1_reg_1172[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[11]),
        .Q(in_d_1_reg_1172[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[12]),
        .Q(in_d_1_reg_1172[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1172_reg[12]_i_1 
       (.CI(\in_d_1_reg_1172_reg[8]_i_1_n_0 ),
        .CO({\in_d_1_reg_1172_reg[12]_i_1_n_0 ,\in_d_1_reg_1172_reg[12]_i_1_n_1 ,\in_d_1_reg_1172_reg[12]_i_1_n_2 ,\in_d_1_reg_1172_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_495_p2[12:9]),
        .S({\in_d_reg_337_reg_n_0_[12] ,\in_d_reg_337_reg_n_0_[11] ,\in_d_reg_337_reg_n_0_[10] ,\in_d_reg_337_reg_n_0_[9] }));
  FDRE \in_d_1_reg_1172_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[13]),
        .Q(in_d_1_reg_1172[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[14]),
        .Q(in_d_1_reg_1172[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[15]),
        .Q(in_d_1_reg_1172[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1172_reg[15]_i_1 
       (.CI(\in_d_1_reg_1172_reg[12]_i_1_n_0 ),
        .CO({\NLW_in_d_1_reg_1172_reg[15]_i_1_CO_UNCONNECTED [3:2],\in_d_1_reg_1172_reg[15]_i_1_n_2 ,\in_d_1_reg_1172_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_1172_reg[15]_i_1_O_UNCONNECTED [3],in_d_1_fu_495_p2[15:13]}),
        .S({1'b0,\in_d_reg_337_reg_n_0_[15] ,\in_d_reg_337_reg_n_0_[14] ,\in_d_reg_337_reg_n_0_[13] }));
  FDRE \in_d_1_reg_1172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[1]),
        .Q(in_d_1_reg_1172[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[2]),
        .Q(in_d_1_reg_1172[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[3]),
        .Q(in_d_1_reg_1172[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[4]),
        .Q(in_d_1_reg_1172[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1172_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\in_d_1_reg_1172_reg[4]_i_1_n_0 ,\in_d_1_reg_1172_reg[4]_i_1_n_1 ,\in_d_1_reg_1172_reg[4]_i_1_n_2 ,\in_d_1_reg_1172_reg[4]_i_1_n_3 }),
        .CYINIT(\in_d_reg_337_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_495_p2[4:1]),
        .S({\in_d_reg_337_reg_n_0_[4] ,\in_d_reg_337_reg_n_0_[3] ,\in_d_reg_337_reg_n_0_[2] ,\in_d_reg_337_reg_n_0_[1] }));
  FDRE \in_d_1_reg_1172_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[5]),
        .Q(in_d_1_reg_1172[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[6]),
        .Q(in_d_1_reg_1172[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[7]),
        .Q(in_d_1_reg_1172[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_1172_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[8]),
        .Q(in_d_1_reg_1172[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1172_reg[8]_i_1 
       (.CI(\in_d_1_reg_1172_reg[4]_i_1_n_0 ),
        .CO({\in_d_1_reg_1172_reg[8]_i_1_n_0 ,\in_d_1_reg_1172_reg[8]_i_1_n_1 ,\in_d_1_reg_1172_reg[8]_i_1_n_2 ,\in_d_1_reg_1172_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_495_p2[8:5]),
        .S({\in_d_reg_337_reg_n_0_[8] ,\in_d_reg_337_reg_n_0_[7] ,\in_d_reg_337_reg_n_0_[6] ,\in_d_reg_337_reg_n_0_[5] }));
  FDRE \in_d_1_reg_1172_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_495_p2[9]),
        .Q(in_d_1_reg_1172[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \in_d_reg_337[15]_i_1 
       (.I0(ram_reg_i_36__1_n_2),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state16),
        .O(in_d_reg_337));
  FDRE \in_d_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[0]),
        .Q(\in_d_reg_337_reg_n_0_[0] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[10]),
        .Q(\in_d_reg_337_reg_n_0_[10] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[11]),
        .Q(\in_d_reg_337_reg_n_0_[11] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[12]),
        .Q(\in_d_reg_337_reg_n_0_[12] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[13]),
        .Q(\in_d_reg_337_reg_n_0_[13] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[14]),
        .Q(\in_d_reg_337_reg_n_0_[14] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[15]),
        .Q(\in_d_reg_337_reg_n_0_[15] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[1]),
        .Q(\in_d_reg_337_reg_n_0_[1] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[2]),
        .Q(\in_d_reg_337_reg_n_0_[2] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[3]),
        .Q(\in_d_reg_337_reg_n_0_[3] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[4]),
        .Q(\in_d_reg_337_reg_n_0_[4] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[5]),
        .Q(\in_d_reg_337_reg_n_0_[5] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[6]),
        .Q(\in_d_reg_337_reg_n_0_[6] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[7]),
        .Q(\in_d_reg_337_reg_n_0_[7] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[8]),
        .Q(\in_d_reg_337_reg_n_0_[8] ),
        .R(in_d_reg_337));
  FDRE \in_d_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_d_1_reg_1172[9]),
        .Q(\in_d_reg_337_reg_n_0_[9] ),
        .R(in_d_reg_337));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1 network_mul_mul_13s_16s_29_1_1_U146
       (.D(p_0_in),
        .ap_clk(ap_clk),
        .p(q0),
        .p_1_in(p_1_in),
        .q0(Conv2D_4_w_0_q0),
        .reg_3590(reg_3590));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_8 network_mul_mul_13s_16s_29_1_1_U147
       (.D({network_mul_mul_13s_16s_29_1_1_U147_n_0,network_mul_mul_13s_16s_29_1_1_U147_n_1,network_mul_mul_13s_16s_29_1_1_U147_n_2,network_mul_mul_13s_16s_29_1_1_U147_n_3,network_mul_mul_13s_16s_29_1_1_U147_n_4,network_mul_mul_13s_16s_29_1_1_U147_n_5,network_mul_mul_13s_16s_29_1_1_U147_n_6,network_mul_mul_13s_16s_29_1_1_U147_n_7,network_mul_mul_13s_16s_29_1_1_U147_n_8,network_mul_mul_13s_16s_29_1_1_U147_n_9,network_mul_mul_13s_16s_29_1_1_U147_n_10,network_mul_mul_13s_16s_29_1_1_U147_n_11,network_mul_mul_13s_16s_29_1_1_U147_n_12,network_mul_mul_13s_16s_29_1_1_U147_n_13,network_mul_mul_13s_16s_29_1_1_U147_n_14}),
        .DOBDO(Conv2D_4_w_0_q1),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .q1(q1));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_9 network_mul_mul_13s_16s_29_1_1_U154
       (.O({\tmp8_reg_1402_reg[15]_i_9_n_4 ,\tmp8_reg_1402_reg[15]_i_9_n_5 }),
        .P(tmp_63_reg_1392),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .S(network_mul_mul_13s_16s_29_1_1_U154_n_16),
        .ap_clk(ap_clk),
        .q0(q0),
        .q2(Conv2D_4_w_0_q2),
        .reg_3590(reg_3590),
        .\tmp8_reg_1402_reg[15] (tmp_60_reg_1362[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1099[2]_i_1 
       (.I0(phi_mul1_reg_291[2]),
        .O(next_mul2_fu_400_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1099[6]_i_2 
       (.I0(phi_mul1_reg_291[4]),
        .O(\next_mul2_reg_1099[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1099[6]_i_3 
       (.I0(phi_mul1_reg_291[3]),
        .O(\next_mul2_reg_1099[6]_i_3_n_0 ));
  FDRE \next_mul2_reg_1099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[2]),
        .Q(next_mul2_reg_1099[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_1099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[3]),
        .Q(next_mul2_reg_1099[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_1099_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[4]),
        .Q(next_mul2_reg_1099[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_1099_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[5]),
        .Q(next_mul2_reg_1099[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_1099_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[6]),
        .Q(next_mul2_reg_1099[6]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1099_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul2_reg_1099_reg[6]_i_1_n_0 ,\next_mul2_reg_1099_reg[6]_i_1_n_1 ,\next_mul2_reg_1099_reg[6]_i_1_n_2 ,\next_mul2_reg_1099_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul1_reg_291[2]),
        .DI(phi_mul1_reg_291[6:3]),
        .O(next_mul2_fu_400_p2[6:3]),
        .S({phi_mul1_reg_291[6:5],\next_mul2_reg_1099[6]_i_2_n_0 ,\next_mul2_reg_1099[6]_i_3_n_0 }));
  FDRE \next_mul2_reg_1099_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[7]),
        .Q(next_mul2_reg_1099[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_1099_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[8]),
        .Q(next_mul2_reg_1099[8]),
        .R(1'b0));
  FDRE \next_mul2_reg_1099_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_400_p2[9]),
        .Q(next_mul2_reg_1099[9]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1099_reg[9]_i_1 
       (.CI(\next_mul2_reg_1099_reg[6]_i_1_n_0 ),
        .CO({\NLW_next_mul2_reg_1099_reg[9]_i_1_CO_UNCONNECTED [3:2],\next_mul2_reg_1099_reg[9]_i_1_n_2 ,\next_mul2_reg_1099_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul1_reg_291[8:7]}),
        .O({\NLW_next_mul2_reg_1099_reg[9]_i_1_O_UNCONNECTED [3],next_mul2_fu_400_p2[9:7]}),
        .S({1'b0,phi_mul1_reg_291[9:7]}));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_1094[4]_i_1 
       (.I0(phi_mul4_reg_303[4]),
        .O(next_mul5_fu_395_p2[4]));
  FDRE \next_mul5_reg_1094_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_395_p2[4]),
        .Q(next_mul5_reg_1094[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_1094_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_395_p2[5]),
        .Q(next_mul5_reg_1094[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_1094_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_395_p2[6]),
        .Q(next_mul5_reg_1094[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_1094_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_395_p2[7]),
        .Q(next_mul5_reg_1094[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1094_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_next_mul5_reg_1094_reg[7]_i_1_CO_UNCONNECTED [3:2],\next_mul5_reg_1094_reg[7]_i_1_n_2 ,\next_mul5_reg_1094_reg[7]_i_1_n_3 }),
        .CYINIT(phi_mul4_reg_303[4]),
        .DI({1'b0,1'b0,phi_mul4_reg_303[6:5]}),
        .O({\NLW_next_mul5_reg_1094_reg[7]_i_1_O_UNCONNECTED [3],next_mul5_fu_395_p2[7:5]}),
        .S({1'b0,phi_mul4_reg_303[7:5]}));
  LUT2 #(
    .INIT(4'h2)) 
    \next_mul_reg_1177[13]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(exitcond2_fu_490_p2),
        .O(next_mul_reg_11770));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1177[1]_i_1 
       (.I0(phi_mul_reg_348[1]),
        .O(next_mul_fu_505_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1177[5]_i_2 
       (.I0(phi_mul_reg_348[4]),
        .O(\next_mul_reg_1177[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1177[5]_i_3 
       (.I0(phi_mul_reg_348[3]),
        .O(\next_mul_reg_1177[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1177[5]_i_4 
       (.I0(phi_mul_reg_348[2]),
        .O(\next_mul_reg_1177[5]_i_4_n_0 ));
  FDRE \next_mul_reg_1177_reg[10] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[10]),
        .Q(next_mul_reg_1177[10]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[11] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[11]),
        .Q(next_mul_reg_1177[11]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[12] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[12]),
        .Q(next_mul_reg_1177[12]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[13] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[13]),
        .Q(next_mul_reg_1177[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1177_reg[13]_i_2 
       (.CI(\next_mul_reg_1177_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_1177_reg[13]_i_2_CO_UNCONNECTED [3],\next_mul_reg_1177_reg[13]_i_2_n_1 ,\next_mul_reg_1177_reg[13]_i_2_n_2 ,\next_mul_reg_1177_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_348[12:10]}),
        .O(next_mul_fu_505_p2[13:10]),
        .S(phi_mul_reg_348[13:10]));
  FDRE \next_mul_reg_1177_reg[1] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[1]),
        .Q(next_mul_reg_1177[1]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[2] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[2]),
        .Q(next_mul_reg_1177[2]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[3] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[3]),
        .Q(next_mul_reg_1177[3]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[4] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[4]),
        .Q(next_mul_reg_1177[4]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[5] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[5]),
        .Q(next_mul_reg_1177[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1177_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_1177_reg[5]_i_1_n_0 ,\next_mul_reg_1177_reg[5]_i_1_n_1 ,\next_mul_reg_1177_reg[5]_i_1_n_2 ,\next_mul_reg_1177_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_348[1]),
        .DI(phi_mul_reg_348[5:2]),
        .O(next_mul_fu_505_p2[5:2]),
        .S({phi_mul_reg_348[5],\next_mul_reg_1177[5]_i_2_n_0 ,\next_mul_reg_1177[5]_i_3_n_0 ,\next_mul_reg_1177[5]_i_4_n_0 }));
  FDRE \next_mul_reg_1177_reg[6] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[6]),
        .Q(next_mul_reg_1177[6]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[7] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[7]),
        .Q(next_mul_reg_1177[7]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[8] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[8]),
        .Q(next_mul_reg_1177[8]),
        .R(1'b0));
  FDRE \next_mul_reg_1177_reg[9] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(next_mul_fu_505_p2[9]),
        .Q(next_mul_reg_1177[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1177_reg[9]_i_1 
       (.CI(\next_mul_reg_1177_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_1177_reg[9]_i_1_n_0 ,\next_mul_reg_1177_reg[9]_i_1_n_1 ,\next_mul_reg_1177_reg[9]_i_1_n_2 ,\next_mul_reg_1177_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_348[9:6]),
        .O(next_mul_fu_505_p2[9:6]),
        .S(phi_mul_reg_348[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_1107[0]_i_1 
       (.I0(\out_d_reg_280_reg_n_0_[0] ),
        .O(out_d_3_fu_410_p2[0]));
  FDRE \out_d_3_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[0]),
        .Q(out_d_3_reg_1107[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[10]),
        .Q(out_d_3_reg_1107[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[11]),
        .Q(out_d_3_reg_1107[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[12]),
        .Q(out_d_3_reg_1107[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1107_reg[12]_i_1 
       (.CI(\out_d_3_reg_1107_reg[8]_i_1_n_0 ),
        .CO({\out_d_3_reg_1107_reg[12]_i_1_n_0 ,\out_d_3_reg_1107_reg[12]_i_1_n_1 ,\out_d_3_reg_1107_reg[12]_i_1_n_2 ,\out_d_3_reg_1107_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_410_p2[12:9]),
        .S({\out_d_reg_280_reg_n_0_[12] ,\out_d_reg_280_reg_n_0_[11] ,\out_d_reg_280_reg_n_0_[10] ,\out_d_reg_280_reg_n_0_[9] }));
  FDRE \out_d_3_reg_1107_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[13]),
        .Q(out_d_3_reg_1107[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[14]),
        .Q(out_d_3_reg_1107[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[15]),
        .Q(out_d_3_reg_1107[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1107_reg[15]_i_1 
       (.CI(\out_d_3_reg_1107_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_3_reg_1107_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_3_reg_1107_reg[15]_i_1_n_2 ,\out_d_3_reg_1107_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_1107_reg[15]_i_1_O_UNCONNECTED [3],out_d_3_fu_410_p2[15:13]}),
        .S({1'b0,\out_d_reg_280_reg_n_0_[15] ,\out_d_reg_280_reg_n_0_[14] ,\out_d_reg_280_reg_n_0_[13] }));
  FDRE \out_d_3_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[1]),
        .Q(out_d_3_reg_1107[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[2]),
        .Q(out_d_3_reg_1107[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[3]),
        .Q(out_d_3_reg_1107[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[4]),
        .Q(out_d_3_reg_1107[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1107_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_3_reg_1107_reg[4]_i_1_n_0 ,\out_d_3_reg_1107_reg[4]_i_1_n_1 ,\out_d_3_reg_1107_reg[4]_i_1_n_2 ,\out_d_3_reg_1107_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_280_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_410_p2[4:1]),
        .S({\out_d_reg_280_reg_n_0_[4] ,\out_d_reg_280_reg_n_0_[3] ,\out_d_reg_280_reg_n_0_[2] ,\out_d_reg_280_reg_n_0_[1] }));
  FDRE \out_d_3_reg_1107_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[5]),
        .Q(out_d_3_reg_1107[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[6]),
        .Q(out_d_3_reg_1107[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[7]),
        .Q(out_d_3_reg_1107[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_1107_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[8]),
        .Q(out_d_3_reg_1107[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1107_reg[8]_i_1 
       (.CI(\out_d_3_reg_1107_reg[4]_i_1_n_0 ),
        .CO({\out_d_3_reg_1107_reg[8]_i_1_n_0 ,\out_d_3_reg_1107_reg[8]_i_1_n_1 ,\out_d_3_reg_1107_reg[8]_i_1_n_2 ,\out_d_3_reg_1107_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_410_p2[8:5]),
        .S({\out_d_reg_280_reg_n_0_[8] ,\out_d_reg_280_reg_n_0_[7] ,\out_d_reg_280_reg_n_0_[6] ,\out_d_reg_280_reg_n_0_[5] }));
  FDRE \out_d_3_reg_1107_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_410_p2[9]),
        .Q(out_d_3_reg_1107[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_280[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_fu_558_ap_start_reg),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond4_fu_416_p2),
        .O(out_d_reg_280));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_280[15]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond4_fu_416_p2),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[0]),
        .Q(\out_d_reg_280_reg_n_0_[0] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[10]),
        .Q(\out_d_reg_280_reg_n_0_[10] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[11]),
        .Q(\out_d_reg_280_reg_n_0_[11] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[12]),
        .Q(\out_d_reg_280_reg_n_0_[12] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[13]),
        .Q(\out_d_reg_280_reg_n_0_[13] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[14]),
        .Q(\out_d_reg_280_reg_n_0_[14] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[15]),
        .Q(\out_d_reg_280_reg_n_0_[15] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[1]),
        .Q(\out_d_reg_280_reg_n_0_[1] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[2]),
        .Q(\out_d_reg_280_reg_n_0_[2] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[3]),
        .Q(\out_d_reg_280_reg_n_0_[3] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[4]),
        .Q(\out_d_reg_280_reg_n_0_[4] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[5]),
        .Q(\out_d_reg_280_reg_n_0_[5] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[6]),
        .Q(\out_d_reg_280_reg_n_0_[6] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[7]),
        .Q(\out_d_reg_280_reg_n_0_[7] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[8]),
        .Q(\out_d_reg_280_reg_n_0_[8] ),
        .R(out_d_reg_280));
  FDRE \out_d_reg_280_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1107[9]),
        .Q(\out_d_reg_280_reg_n_0_[9] ),
        .R(out_d_reg_280));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_1115[0]_i_1 
       (.I0(out_h_reg_315[0]),
        .O(out_h_3_fu_421_p2[0]));
  FDRE \out_h_3_reg_1115_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[0]),
        .Q(out_h_3_reg_1115[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[10]),
        .Q(out_h_3_reg_1115[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[11]),
        .Q(out_h_3_reg_1115[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[12]),
        .Q(out_h_3_reg_1115[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1115_reg[12]_i_1 
       (.CI(\out_h_3_reg_1115_reg[8]_i_1_n_0 ),
        .CO({\out_h_3_reg_1115_reg[12]_i_1_n_0 ,\out_h_3_reg_1115_reg[12]_i_1_n_1 ,\out_h_3_reg_1115_reg[12]_i_1_n_2 ,\out_h_3_reg_1115_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_421_p2[12:9]),
        .S(out_h_reg_315[12:9]));
  FDRE \out_h_3_reg_1115_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[13]),
        .Q(out_h_3_reg_1115[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[14]),
        .Q(out_h_3_reg_1115[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[15]),
        .Q(out_h_3_reg_1115[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1115_reg[15]_i_1 
       (.CI(\out_h_3_reg_1115_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_3_reg_1115_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_3_reg_1115_reg[15]_i_1_n_2 ,\out_h_3_reg_1115_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_1115_reg[15]_i_1_O_UNCONNECTED [3],out_h_3_fu_421_p2[15:13]}),
        .S({1'b0,out_h_reg_315[15:13]}));
  FDRE \out_h_3_reg_1115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[1]),
        .Q(out_h_3_reg_1115[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[2]),
        .Q(out_h_3_reg_1115[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[3]),
        .Q(out_h_3_reg_1115[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[4]),
        .Q(out_h_3_reg_1115[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1115_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_3_reg_1115_reg[4]_i_1_n_0 ,\out_h_3_reg_1115_reg[4]_i_1_n_1 ,\out_h_3_reg_1115_reg[4]_i_1_n_2 ,\out_h_3_reg_1115_reg[4]_i_1_n_3 }),
        .CYINIT(out_h_reg_315[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_421_p2[4:1]),
        .S(out_h_reg_315[4:1]));
  FDRE \out_h_3_reg_1115_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[5]),
        .Q(out_h_3_reg_1115[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[6]),
        .Q(out_h_3_reg_1115[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[7]),
        .Q(out_h_3_reg_1115[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_1115_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[8]),
        .Q(out_h_3_reg_1115[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1115_reg[8]_i_1 
       (.CI(\out_h_3_reg_1115_reg[4]_i_1_n_0 ),
        .CO({\out_h_3_reg_1115_reg[8]_i_1_n_0 ,\out_h_3_reg_1115_reg[8]_i_1_n_1 ,\out_h_3_reg_1115_reg[8]_i_1_n_2 ,\out_h_3_reg_1115_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_421_p2[8:5]),
        .S(out_h_reg_315[8:5]));
  FDRE \out_h_3_reg_1115_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_421_p2[9]),
        .Q(out_h_3_reg_1115[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_315[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_405_p2),
        .O(out_h_reg_3150));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_315[15]_i_2 
       (.I0(ram_reg_i_36__1_n_2),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[0]),
        .Q(out_h_reg_315[0]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[10]),
        .Q(out_h_reg_315[10]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[11]),
        .Q(out_h_reg_315[11]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[12]),
        .Q(out_h_reg_315[12]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[13]),
        .Q(out_h_reg_315[13]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[14]),
        .Q(out_h_reg_315[14]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[15]),
        .Q(out_h_reg_315[15]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[1]),
        .Q(out_h_reg_315[1]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[2]),
        .Q(out_h_reg_315[2]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[3]),
        .Q(out_h_reg_315[3]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[4]),
        .Q(out_h_reg_315[4]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[5]),
        .Q(out_h_reg_315[5]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[6]),
        .Q(out_h_reg_315[6]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[7]),
        .Q(out_h_reg_315[7]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[8]),
        .Q(out_h_reg_315[8]),
        .R(out_h_reg_3150));
  FDRE \out_h_reg_315_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1115[9]),
        .Q(out_h_reg_315[9]),
        .R(out_h_reg_3150));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_1138[0]_i_1 
       (.I0(out_w_reg_326[0]),
        .O(out_w_3_fu_446_p2[0]));
  FDRE \out_w_3_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[0]),
        .Q(out_w_3_reg_1138[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[10]),
        .Q(out_w_3_reg_1138[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[11]),
        .Q(out_w_3_reg_1138[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[12]),
        .Q(out_w_3_reg_1138[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1138_reg[12]_i_1 
       (.CI(\out_w_3_reg_1138_reg[8]_i_1_n_0 ),
        .CO({\out_w_3_reg_1138_reg[12]_i_1_n_0 ,\out_w_3_reg_1138_reg[12]_i_1_n_1 ,\out_w_3_reg_1138_reg[12]_i_1_n_2 ,\out_w_3_reg_1138_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_446_p2[12:9]),
        .S(out_w_reg_326[12:9]));
  FDRE \out_w_3_reg_1138_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[13]),
        .Q(out_w_3_reg_1138[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[14]),
        .Q(out_w_3_reg_1138[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[15]),
        .Q(out_w_3_reg_1138[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1138_reg[15]_i_1 
       (.CI(\out_w_3_reg_1138_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_3_reg_1138_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_3_reg_1138_reg[15]_i_1_n_2 ,\out_w_3_reg_1138_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_1138_reg[15]_i_1_O_UNCONNECTED [3],out_w_3_fu_446_p2[15:13]}),
        .S({1'b0,out_w_reg_326[15:13]}));
  FDRE \out_w_3_reg_1138_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[1]),
        .Q(out_w_3_reg_1138[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[2]),
        .Q(out_w_3_reg_1138[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[3]),
        .Q(out_w_3_reg_1138[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[4]),
        .Q(out_w_3_reg_1138[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1138_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_3_reg_1138_reg[4]_i_1_n_0 ,\out_w_3_reg_1138_reg[4]_i_1_n_1 ,\out_w_3_reg_1138_reg[4]_i_1_n_2 ,\out_w_3_reg_1138_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_326[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_446_p2[4:1]),
        .S(out_w_reg_326[4:1]));
  FDRE \out_w_3_reg_1138_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[5]),
        .Q(out_w_3_reg_1138[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[6]),
        .Q(out_w_3_reg_1138[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[7]),
        .Q(out_w_3_reg_1138[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_1138_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[8]),
        .Q(out_w_3_reg_1138[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1138_reg[8]_i_1 
       (.CI(\out_w_3_reg_1138_reg[4]_i_1_n_0 ),
        .CO({\out_w_3_reg_1138_reg[8]_i_1_n_0 ,\out_w_3_reg_1138_reg[8]_i_1_n_1 ,\out_w_3_reg_1138_reg[8]_i_1_n_2 ,\out_w_3_reg_1138_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_446_p2[8:5]),
        .S(out_w_reg_326[8:5]));
  FDRE \out_w_3_reg_1138_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_446_p2[9]),
        .Q(out_w_3_reg_1138[9]),
        .R(1'b0));
  FDRE \out_w_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[0]),
        .Q(out_w_reg_326[0]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[10]),
        .Q(out_w_reg_326[10]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[11]),
        .Q(out_w_reg_326[11]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[12]),
        .Q(out_w_reg_326[12]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[13]),
        .Q(out_w_reg_326[13]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[14]),
        .Q(out_w_reg_326[14]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[15]),
        .Q(out_w_reg_326[15]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[1]),
        .Q(out_w_reg_326[1]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[2]),
        .Q(out_w_reg_326[2]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[3]),
        .Q(out_w_reg_326[3]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[4]),
        .Q(out_w_reg_326[4]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[5]),
        .Q(out_w_reg_326[5]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[6]),
        .Q(out_w_reg_326[6]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[7]),
        .Q(out_w_reg_326[7]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[8]),
        .Q(out_w_reg_326[8]),
        .R(RSTC));
  FDRE \out_w_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_w_3_reg_1138[9]),
        .Q(out_w_reg_326[9]),
        .R(RSTC));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_1150[9]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ram_reg_i_36__1_n_2),
        .O(exitcond3_fu_441_p2));
  FDRE \output_addr11_reg_1150_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_105),
        .Q(output_addr11_reg_1150[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_104),
        .Q(output_addr11_reg_1150[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_103),
        .Q(output_addr11_reg_1150[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_102),
        .Q(output_addr11_reg_1150[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_101),
        .Q(output_addr11_reg_1150[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_100),
        .Q(output_addr11_reg_1150[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_99),
        .Q(output_addr11_reg_1150[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_98),
        .Q(output_addr11_reg_1150[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_97),
        .Q(output_addr11_reg_1150[8]),
        .R(1'b0));
  FDRE \output_addr11_reg_1150_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(tmp_115_fu_460_p2_n_96),
        .Q(output_addr11_reg_1150[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_1407[14]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(O),
        .O(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_s_reg_1407_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[10] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[11] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[12] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[13] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[14] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[1] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[2] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[3] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[4] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[5] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[6] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[7] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[8] ),
        .R(p_tmp_s_reg_1407));
  FDRE \p_tmp_s_reg_1407_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\p_tmp_s_reg_1407_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_1407_reg_n_0_[9] ),
        .R(p_tmp_s_reg_1407));
  FDRE \phi_mul1_reg_291_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[2]),
        .Q(phi_mul1_reg_291[2]),
        .R(out_d_reg_280));
  FDRE \phi_mul1_reg_291_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[3]),
        .Q(phi_mul1_reg_291[3]),
        .R(out_d_reg_280));
  FDRE \phi_mul1_reg_291_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[4]),
        .Q(phi_mul1_reg_291[4]),
        .R(out_d_reg_280));
  FDRE \phi_mul1_reg_291_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[5]),
        .Q(phi_mul1_reg_291[5]),
        .R(out_d_reg_280));
  FDRE \phi_mul1_reg_291_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[6]),
        .Q(phi_mul1_reg_291[6]),
        .R(out_d_reg_280));
  FDRE \phi_mul1_reg_291_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[7]),
        .Q(phi_mul1_reg_291[7]),
        .R(out_d_reg_280));
  FDRE \phi_mul1_reg_291_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[8]),
        .Q(phi_mul1_reg_291[8]),
        .R(out_d_reg_280));
  FDRE \phi_mul1_reg_291_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1099[9]),
        .Q(phi_mul1_reg_291[9]),
        .R(out_d_reg_280));
  FDRE \phi_mul4_reg_303_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1094[4]),
        .Q(phi_mul4_reg_303[4]),
        .R(out_d_reg_280));
  FDRE \phi_mul4_reg_303_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1094[5]),
        .Q(phi_mul4_reg_303[5]),
        .R(out_d_reg_280));
  FDRE \phi_mul4_reg_303_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1094[6]),
        .Q(phi_mul4_reg_303[6]),
        .R(out_d_reg_280));
  FDRE \phi_mul4_reg_303_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1094[7]),
        .Q(phi_mul4_reg_303[7]),
        .R(out_d_reg_280));
  FDRE \phi_mul_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[10]),
        .Q(phi_mul_reg_348[10]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[11]),
        .Q(phi_mul_reg_348[11]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[12]),
        .Q(phi_mul_reg_348[12]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[13]),
        .Q(phi_mul_reg_348[13]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[1]),
        .Q(phi_mul_reg_348[1]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[2]),
        .Q(phi_mul_reg_348[2]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[3]),
        .Q(phi_mul_reg_348[3]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[4]),
        .Q(phi_mul_reg_348[4]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[5]),
        .Q(phi_mul_reg_348[5]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[6]),
        .Q(phi_mul_reg_348[6]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[7]),
        .Q(phi_mul_reg_348[7]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[8]),
        .Q(phi_mul_reg_348[8]),
        .R(in_d_reg_337));
  FDRE \phi_mul_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(next_mul_reg_1177[9]),
        .Q(phi_mul_reg_348[9]),
        .R(in_d_reg_337));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_100__0
       (.I0(tmp5_1_reg_1243_reg_n_96),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[9]),
        .O(ram_reg_0_i_100__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_101__0
       (.I0(tmp5_1_reg_1243_reg_n_97),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[8]),
        .O(ram_reg_0_i_101__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_102__0
       (.I0(ram_reg_0_i_98__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[11]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[11]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_94),
        .O(ram_reg_0_i_102__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_103__0
       (.I0(ram_reg_0_i_99__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[10]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[10]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_95),
        .O(ram_reg_0_i_103__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_104__0
       (.I0(ram_reg_0_i_100__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[9]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[9]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_96),
        .O(ram_reg_0_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_105__0
       (.I0(ram_reg_0_i_101__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[8]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[8]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_97),
        .O(ram_reg_0_i_105__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_106__0
       (.I0(tmp5_1_reg_1243_reg_n_98),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[7]),
        .O(ram_reg_0_i_106__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_107__0
       (.I0(tmp5_1_reg_1243_reg_n_99),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[6]),
        .O(ram_reg_0_i_107__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_108__0
       (.I0(tmp5_1_reg_1243_reg_n_100),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[5]),
        .O(ram_reg_0_i_108__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_109__0
       (.I0(tmp5_1_reg_1243_reg_n_101),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[4]),
        .O(ram_reg_0_i_109__0_n_0));
  MUXF7 ram_reg_0_i_10__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[6]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[6]),
        .O(\ap_CS_fsm_reg[27] [6]),
        .S(ram_reg[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_110__0
       (.I0(ram_reg_0_i_106__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[7]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[7]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_98),
        .O(ram_reg_0_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_111__0
       (.I0(ram_reg_0_i_107__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[6]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[6]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_99),
        .O(ram_reg_0_i_111__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_112__0
       (.I0(ram_reg_0_i_108__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[5]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[5]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_100),
        .O(ram_reg_0_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_113__0
       (.I0(ram_reg_0_i_109__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[4]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[4]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_101),
        .O(ram_reg_0_i_113__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_114__0
       (.I0(tmp5_1_reg_1243_reg_n_102),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[3]),
        .O(ram_reg_0_i_114__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_115__0
       (.I0(tmp5_1_reg_1243_reg_n_103),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[2]),
        .O(ram_reg_0_i_115__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_116__0
       (.I0(tmp5_1_reg_1243_reg_n_104),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[1]),
        .O(ram_reg_0_i_116__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_117__0
       (.I0(tmp5_1_reg_1243_reg_n_105),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[0]),
        .O(ram_reg_0_i_117__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_118
       (.I0(ram_reg_0_i_114__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[3]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[3]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_102),
        .O(ram_reg_0_i_118_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_119
       (.I0(ram_reg_0_i_115__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[2]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[2]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_103),
        .O(ram_reg_0_i_119_n_0));
  MUXF7 ram_reg_0_i_11__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[5]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[5]),
        .O(\ap_CS_fsm_reg[27] [5]),
        .S(ram_reg[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_120
       (.I0(ram_reg_0_i_116__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[1]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[1]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_104),
        .O(ram_reg_0_i_120_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_121
       (.I0(ram_reg_0_i_117__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[0]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[0]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_105),
        .O(ram_reg_0_i_121_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_122
       (.I0(tmp5_1_reg_1243_reg_n_93),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_93),
        .O(p_3_in[12]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_0_i_123
       (.I0(ram_reg_0_i_194_n_0),
        .I1(tmp5_1_reg_1243_reg_n_92),
        .I2(tmp_127_0_1_cast_reg_1155_reg__0[13]),
        .I3(ap_CS_fsm_state10),
        .O(ram_reg_0_i_123_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_124
       (.I0(p_3_in[12]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[12]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[12]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[12]),
        .O(ram_reg_0_i_124_n_0));
  MUXF7 ram_reg_0_i_12__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[4]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[4]),
        .O(\ap_CS_fsm_reg[27] [4]),
        .S(ram_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_131__0
       (.I0(tmp5_1_reg_1243_reg_n_94),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_94),
        .O(p_3_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_132__0
       (.I0(tmp5_1_reg_1243_reg_n_95),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_95),
        .O(p_3_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_133__0
       (.I0(tmp5_1_reg_1243_reg_n_96),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_96),
        .O(p_3_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_134__0
       (.I0(tmp5_1_reg_1243_reg_n_97),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_97),
        .O(p_3_in[8]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_135__0
       (.I0(p_3_in[11]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[11]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[11]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[11]),
        .O(ram_reg_0_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_136__0
       (.I0(p_3_in[10]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[10]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[10]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[10]),
        .O(ram_reg_0_i_136__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_137__0
       (.I0(p_3_in[9]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[9]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[9]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[9]),
        .O(ram_reg_0_i_137__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_138
       (.I0(p_3_in[8]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[8]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[8]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[8]),
        .O(ram_reg_0_i_138_n_0));
  MUXF7 ram_reg_0_i_13__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[3]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[3]),
        .O(\ap_CS_fsm_reg[27] [3]),
        .S(ram_reg[0]));
  MUXF7 ram_reg_0_i_14__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[2]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[2]),
        .O(\ap_CS_fsm_reg[27] [2]),
        .S(ram_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_152__0
       (.I0(tmp5_1_reg_1243_reg_n_98),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_98),
        .O(p_3_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_153__0
       (.I0(tmp5_1_reg_1243_reg_n_99),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_99),
        .O(p_3_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_154__0
       (.I0(tmp5_1_reg_1243_reg_n_100),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_100),
        .O(p_3_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_155__0
       (.I0(tmp5_1_reg_1243_reg_n_101),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_101),
        .O(p_3_in[4]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_156__0
       (.I0(p_3_in[7]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[7]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[7]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[7]),
        .O(ram_reg_0_i_156__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_157__0
       (.I0(p_3_in[6]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[6]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[6]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[6]),
        .O(ram_reg_0_i_157__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_158__0
       (.I0(p_3_in[5]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[5]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[5]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[5]),
        .O(ram_reg_0_i_158__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_159
       (.I0(p_3_in[4]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[4]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[4]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[4]),
        .O(ram_reg_0_i_159_n_0));
  MUXF7 ram_reg_0_i_15__3
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[1]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[1]),
        .O(\ap_CS_fsm_reg[27] [1]),
        .S(ram_reg[0]));
  MUXF7 ram_reg_0_i_16__3
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[0]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[0]),
        .O(\ap_CS_fsm_reg[27] [0]),
        .S(ram_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_173
       (.I0(tmp5_1_reg_1243_reg_n_102),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_102),
        .O(p_3_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_174
       (.I0(tmp5_1_reg_1243_reg_n_103),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_103),
        .O(p_3_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_175
       (.I0(tmp5_1_reg_1243_reg_n_104),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_104),
        .O(p_3_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_176
       (.I0(tmp5_1_reg_1243_reg_n_105),
        .I1(ap_CS_fsm_state10),
        .I2(tmp5_reg_1195_reg_n_105),
        .O(p_3_in[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_177
       (.I0(p_3_in[3]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[3]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[3]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[3]),
        .O(ram_reg_0_i_177_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_178
       (.I0(p_3_in[2]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[2]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[2]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[2]),
        .O(ram_reg_0_i_178_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_179
       (.I0(p_3_in[1]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[1]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[1]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[1]),
        .O(ram_reg_0_i_179_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17__2
       (.I0(tmp_128_2_1_reg_1312_reg_n_92),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_64__0_n_6),
        .O(ADDRBWRADDR[13]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_180
       (.I0(p_3_in[0]),
        .I1(tmp_127_0_1_cast_reg_1155_reg__0[0]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_2_cast_reg_1162_reg__0[0]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp_114_reg_1143_reg__0[0]),
        .O(ram_reg_0_i_180_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_93),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_64__0_n_7),
        .O(ADDRBWRADDR[12]));
  LUT6 #(
    .INIT(64'h0000666600000FF0)) 
    ram_reg_0_i_193
       (.I0(tmp_114_reg_1143_reg__0[13]),
        .I1(tmp5_1_reg_1243_reg_n_92),
        .I2(tmp_127_0_1_cast_reg_1155_reg__0[13]),
        .I3(tmp5_reg_1195_reg_n_92),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_0_i_193_n_0));
  LUT5 #(
    .INIT(32'h005A003C)) 
    ram_reg_0_i_194
       (.I0(tmp_127_0_2_cast_reg_1162_reg__0[13]),
        .I1(tmp_114_reg_1143_reg__0[13]),
        .I2(tmp5_reg_1195_reg_n_92),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .O(ram_reg_0_i_194_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_19__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_94),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_65__0_n_4),
        .O(ADDRBWRADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_20__2
       (.I0(tmp_128_2_1_reg_1312_reg_n_95),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_65__0_n_5),
        .O(ADDRBWRADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_21__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_96),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_65__0_n_6),
        .O(ADDRBWRADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_22__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_97),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_65__0_n_7),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_23__0
       (.I0(tmp_128_2_1_reg_1312_reg_n_98),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_66_n_4),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_24__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_99),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_66_n_5),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_25__2
       (.I0(tmp_128_2_1_reg_1312_reg_n_100),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_66_n_6),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_26__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_101),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_66_n_7),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_27__0
       (.I0(tmp_128_2_1_reg_1312_reg_n_102),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_67__0_n_4),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_28__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_103),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_67__0_n_5),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_29__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_104),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_67__0_n_6),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    ram_reg_0_i_2__2
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state11),
        .I4(ram_reg[2]),
        .O(Padding2D_4_array_ce1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_30__1
       (.I0(tmp_128_2_1_reg_1312_reg_n_105),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_0_i_67__0_n_7),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_35__2
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .I5(ram_reg[2]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_36__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_69_n_6),
        .I2(tmp_128_2_reg_1307_reg_n_92),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_92),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_38__1
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_69_n_7),
        .I2(tmp_128_2_reg_1307_reg_n_93),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_93),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[12]));
  MUXF7 ram_reg_0_i_3__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[13]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[13]),
        .O(\ap_CS_fsm_reg[27] [13]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_40__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_74__0_n_4),
        .I2(tmp_128_2_reg_1307_reg_n_94),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_94),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_42__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_74__0_n_5),
        .I2(tmp_128_2_reg_1307_reg_n_95),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_95),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_44__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_74__0_n_6),
        .I2(tmp_128_2_reg_1307_reg_n_96),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_96),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_46__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_74__0_n_7),
        .I2(tmp_128_2_reg_1307_reg_n_97),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_97),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_48__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_81__0_n_4),
        .I2(tmp_128_2_reg_1307_reg_n_98),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_98),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[7]));
  MUXF7 ram_reg_0_i_4__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[12]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[12]),
        .O(\ap_CS_fsm_reg[27] [12]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_50__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_81__0_n_5),
        .I2(tmp_128_2_reg_1307_reg_n_99),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_99),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_52__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_81__0_n_6),
        .I2(tmp_128_2_reg_1307_reg_n_100),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_100),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_54__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_81__0_n_7),
        .I2(tmp_128_2_reg_1307_reg_n_101),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_101),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_56__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_88__0_n_4),
        .I2(tmp_128_2_reg_1307_reg_n_102),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_102),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_58__0
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_88__0_n_5),
        .I2(tmp_128_2_reg_1307_reg_n_103),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_103),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[2]));
  MUXF7 ram_reg_0_i_5__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[11]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[11]),
        .O(\ap_CS_fsm_reg[27] [11]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_60
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_88__0_n_6),
        .I2(tmp_128_2_reg_1307_reg_n_104),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_104),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_62
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_0_i_88__0_n_7),
        .I2(tmp_128_2_reg_1307_reg_n_105),
        .I3(ap_CS_fsm_state12),
        .I4(tmp_128_2_2_reg_1317_reg_n_105),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_64__0
       (.CI(ram_reg_0_i_65__0_n_0),
        .CO({NLW_ram_reg_0_i_64__0_CO_UNCONNECTED[3:1],ram_reg_0_i_64__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_95__0_n_0}),
        .O({NLW_ram_reg_0_i_64__0_O_UNCONNECTED[3:2],ram_reg_0_i_64__0_n_6,ram_reg_0_i_64__0_n_7}),
        .S({1'b0,1'b0,ram_reg_0_i_96__0_n_0,ram_reg_0_i_97__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_65__0
       (.CI(ram_reg_0_i_66_n_0),
        .CO({ram_reg_0_i_65__0_n_0,ram_reg_0_i_65__0_n_1,ram_reg_0_i_65__0_n_2,ram_reg_0_i_65__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_98__0_n_0,ram_reg_0_i_99__0_n_0,ram_reg_0_i_100__0_n_0,ram_reg_0_i_101__0_n_0}),
        .O({ram_reg_0_i_65__0_n_4,ram_reg_0_i_65__0_n_5,ram_reg_0_i_65__0_n_6,ram_reg_0_i_65__0_n_7}),
        .S({ram_reg_0_i_102__0_n_0,ram_reg_0_i_103__0_n_0,ram_reg_0_i_104__0_n_0,ram_reg_0_i_105__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_66
       (.CI(ram_reg_0_i_67__0_n_0),
        .CO({ram_reg_0_i_66_n_0,ram_reg_0_i_66_n_1,ram_reg_0_i_66_n_2,ram_reg_0_i_66_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_106__0_n_0,ram_reg_0_i_107__0_n_0,ram_reg_0_i_108__0_n_0,ram_reg_0_i_109__0_n_0}),
        .O({ram_reg_0_i_66_n_4,ram_reg_0_i_66_n_5,ram_reg_0_i_66_n_6,ram_reg_0_i_66_n_7}),
        .S({ram_reg_0_i_110__0_n_0,ram_reg_0_i_111__0_n_0,ram_reg_0_i_112__0_n_0,ram_reg_0_i_113__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_67__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_67__0_n_0,ram_reg_0_i_67__0_n_1,ram_reg_0_i_67__0_n_2,ram_reg_0_i_67__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_114__0_n_0,ram_reg_0_i_115__0_n_0,ram_reg_0_i_116__0_n_0,ram_reg_0_i_117__0_n_0}),
        .O({ram_reg_0_i_67__0_n_4,ram_reg_0_i_67__0_n_5,ram_reg_0_i_67__0_n_6,ram_reg_0_i_67__0_n_7}),
        .S({ram_reg_0_i_118_n_0,ram_reg_0_i_119_n_0,ram_reg_0_i_120_n_0,ram_reg_0_i_121_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_69
       (.CI(ram_reg_0_i_74__0_n_0),
        .CO({NLW_ram_reg_0_i_69_CO_UNCONNECTED[3:1],ram_reg_0_i_69_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_3_in[12]}),
        .O({NLW_ram_reg_0_i_69_O_UNCONNECTED[3:2],ram_reg_0_i_69_n_6,ram_reg_0_i_69_n_7}),
        .S({1'b0,1'b0,ram_reg_0_i_123_n_0,ram_reg_0_i_124_n_0}));
  MUXF7 ram_reg_0_i_6__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[10]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[10]),
        .O(\ap_CS_fsm_reg[27] [10]),
        .S(ram_reg[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_74__0
       (.CI(ram_reg_0_i_81__0_n_0),
        .CO({ram_reg_0_i_74__0_n_0,ram_reg_0_i_74__0_n_1,ram_reg_0_i_74__0_n_2,ram_reg_0_i_74__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[11:8]),
        .O({ram_reg_0_i_74__0_n_4,ram_reg_0_i_74__0_n_5,ram_reg_0_i_74__0_n_6,ram_reg_0_i_74__0_n_7}),
        .S({ram_reg_0_i_135__0_n_0,ram_reg_0_i_136__0_n_0,ram_reg_0_i_137__0_n_0,ram_reg_0_i_138_n_0}));
  MUXF7 ram_reg_0_i_7__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[9]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[9]),
        .O(\ap_CS_fsm_reg[27] [9]),
        .S(ram_reg[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_81__0
       (.CI(ram_reg_0_i_88__0_n_0),
        .CO({ram_reg_0_i_81__0_n_0,ram_reg_0_i_81__0_n_1,ram_reg_0_i_81__0_n_2,ram_reg_0_i_81__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[7:4]),
        .O({ram_reg_0_i_81__0_n_4,ram_reg_0_i_81__0_n_5,ram_reg_0_i_81__0_n_6,ram_reg_0_i_81__0_n_7}),
        .S({ram_reg_0_i_156__0_n_0,ram_reg_0_i_157__0_n_0,ram_reg_0_i_158__0_n_0,ram_reg_0_i_159_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_88__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_88__0_n_0,ram_reg_0_i_88__0_n_1,ram_reg_0_i_88__0_n_2,ram_reg_0_i_88__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[3:0]),
        .O({ram_reg_0_i_88__0_n_4,ram_reg_0_i_88__0_n_5,ram_reg_0_i_88__0_n_6,ram_reg_0_i_88__0_n_7}),
        .S({ram_reg_0_i_177_n_0,ram_reg_0_i_178_n_0,ram_reg_0_i_179_n_0,ram_reg_0_i_180_n_0}));
  MUXF7 ram_reg_0_i_8__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[8]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[8]),
        .O(\ap_CS_fsm_reg[27] [8]),
        .S(ram_reg[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_95__0
       (.I0(tmp5_1_reg_1243_reg_n_93),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[12]),
        .O(ram_reg_0_i_95__0_n_0));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_0_i_96__0
       (.I0(ram_reg_0_i_193_n_0),
        .I1(tmp5_1_reg_1243_reg_n_92),
        .I2(tmp_127_0_2_cast_reg_1162_reg__0[13]),
        .I3(ap_CS_fsm_state10),
        .O(ram_reg_0_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_97__0
       (.I0(ram_reg_0_i_95__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1162_reg__0[12]),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_114_reg_1143_reg__0[12]),
        .I4(ap_CS_fsm_state9),
        .I5(tmp5_reg_1195_reg_n_93),
        .O(ram_reg_0_i_97__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_98__0
       (.I0(tmp5_1_reg_1243_reg_n_94),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[11]),
        .O(ram_reg_0_i_98__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_99__0
       (.I0(tmp5_1_reg_1243_reg_n_95),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_127_0_1_cast_reg_1155_reg__0[10]),
        .O(ram_reg_0_i_99__0_n_0));
  MUXF7 ram_reg_0_i_9__2
       (.I0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0[7]),
        .I1(grp_padding2d_fix16_fu_574_output_r_address0[7]),
        .O(\ap_CS_fsm_reg[27] [7]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10__4
       (.I0(ram_reg_0[1]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[1]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_104),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_11__4
       (.I0(ram_reg_0[0]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[0]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_12__0
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state16),
        .I2(tmp_138_2_2_fu_942_p2[15]),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_13__3
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[14] ),
        .I1(tmp_138_2_2_fu_942_p2[14]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_14__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[13] ),
        .I1(tmp_138_2_2_fu_942_p2[13]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_15__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[12] ),
        .I1(tmp_138_2_2_fu_942_p2[12]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_16__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[11] ),
        .I1(tmp_138_2_2_fu_942_p2[11]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_17__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[10] ),
        .I1(tmp_138_2_2_fu_942_p2[10]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_18__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[9] ),
        .I1(tmp_138_2_2_fu_942_p2[9]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_19__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[8] ),
        .I1(tmp_138_2_2_fu_942_p2[8]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ram_reg_i_1__3
       (.I0(ram_reg[2]),
        .I1(ram_reg_i_29__0_n_0),
        .I2(ap_CS_fsm_state5),
        .I3(ram_reg[3]),
        .O(Conv2D_4_array_ce0));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_20__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[7] ),
        .I1(tmp_138_2_2_fu_942_p2[7]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_21__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[6] ),
        .I1(tmp_138_2_2_fu_942_p2[6]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_22__4
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[5] ),
        .I1(tmp_138_2_2_fu_942_p2[5]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_23__2
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[4] ),
        .I1(tmp_138_2_2_fu_942_p2[4]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_24__2
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[3] ),
        .I1(tmp_138_2_2_fu_942_p2[3]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_25__1
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[2] ),
        .I1(tmp_138_2_2_fu_942_p2[2]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_26__1
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[1] ),
        .I1(tmp_138_2_2_fu_942_p2[1]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_27__0
       (.I0(\p_tmp_s_reg_1407_reg_n_0_[0] ),
        .I1(tmp_138_2_2_fu_942_p2[0]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_i_28__3
       (.I0(ram_reg[2]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state5),
        .I4(ram_reg_i_36__1_n_2),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_29__0
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_29__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_2__4
       (.I0(ram_reg_2[6]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[9]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_96),
        .O(ADDRARDADDR[9]));
  CARRY4 ram_reg_i_32__0
       (.CI(ram_reg_i_33__0_n_0),
        .CO({NLW_ram_reg_i_32__0_CO_UNCONNECTED[3],ram_reg_i_32__0_n_1,ram_reg_i_32__0_n_2,ram_reg_i_32__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_i_45__1_n_0,ram_reg_i_46__2_n_0,ram_reg_i_47__1_n_0}),
        .O(tmp_138_2_2_fu_942_p2[15:12]),
        .S({ram_reg_i_48__2_n_0,ram_reg_i_49__1_n_0,ram_reg_i_50__2_n_0,ram_reg_i_51__1_n_0}));
  CARRY4 ram_reg_i_33__0
       (.CI(ram_reg_i_34__0_n_0),
        .CO({ram_reg_i_33__0_n_0,ram_reg_i_33__0_n_1,ram_reg_i_33__0_n_2,ram_reg_i_33__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_52__2_n_0,ram_reg_i_53__1_n_0,ram_reg_i_54__2_n_0,ram_reg_i_55__1_n_0}),
        .O(tmp_138_2_2_fu_942_p2[11:8]),
        .S({ram_reg_i_56__2_n_0,ram_reg_i_57__1_n_0,ram_reg_i_58__2_n_0,ram_reg_i_59__1_n_0}));
  CARRY4 ram_reg_i_34__0
       (.CI(ram_reg_i_35__1_n_0),
        .CO({ram_reg_i_34__0_n_0,ram_reg_i_34__0_n_1,ram_reg_i_34__0_n_2,ram_reg_i_34__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_60__2_n_0,ram_reg_i_61__1_n_0,ram_reg_i_62__3_n_0,ram_reg_i_63__2_n_0}),
        .O(tmp_138_2_2_fu_942_p2[7:4]),
        .S({ram_reg_i_64__2_n_0,ram_reg_i_65__1_n_0,ram_reg_i_66__2_n_0,ram_reg_i_67__1_n_0}));
  CARRY4 ram_reg_i_35__1
       (.CI(1'b0),
        .CO({ram_reg_i_35__1_n_0,ram_reg_i_35__1_n_1,ram_reg_i_35__1_n_2,ram_reg_i_35__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_68__1_n_0,ram_reg_i_69__0_n_0,ram_reg_i_70__2_n_0,1'b0}),
        .O(tmp_138_2_2_fu_942_p2[3:0]),
        .S({ram_reg_i_71__1_n_0,ram_reg_i_72__0_n_0,ram_reg_i_73__0_n_0,ram_reg_i_74__0_n_0}));
  CARRY4 ram_reg_i_36__1
       (.CI(ram_reg_i_75__0_n_0),
        .CO({NLW_ram_reg_i_36__1_CO_UNCONNECTED[3:2],ram_reg_i_36__1_n_2,ram_reg_i_36__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_36__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_76__1_n_0,ram_reg_i_77__0_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3__4
       (.I0(ram_reg_2[5]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[8]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_97),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_45__1
       (.I0(tmp8_reg_1402[13]),
        .I1(tmp2_reg_1397[13]),
        .I2(tmp6_reg_1377[13]),
        .O(ram_reg_i_45__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_46__2
       (.I0(tmp8_reg_1402[12]),
        .I1(tmp2_reg_1397[12]),
        .I2(tmp6_reg_1377[12]),
        .O(ram_reg_i_46__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_47__1
       (.I0(tmp8_reg_1402[11]),
        .I1(tmp2_reg_1397[11]),
        .I2(tmp6_reg_1377[11]),
        .O(ram_reg_i_47__1_n_0));
  LUT6 #(
    .INIT(64'h3CC369966996C33C)) 
    ram_reg_i_48__2
       (.I0(tmp8_reg_1402[14]),
        .I1(tmp6_reg_1377[15]),
        .I2(tmp2_reg_1397[15]),
        .I3(tmp8_reg_1402[15]),
        .I4(tmp2_reg_1397[14]),
        .I5(tmp6_reg_1377[14]),
        .O(ram_reg_i_48__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_49__1
       (.I0(tmp6_reg_1377[13]),
        .I1(tmp2_reg_1397[13]),
        .I2(tmp8_reg_1402[13]),
        .I3(tmp6_reg_1377[14]),
        .I4(tmp2_reg_1397[14]),
        .I5(tmp8_reg_1402[14]),
        .O(ram_reg_i_49__1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4__4
       (.I0(ram_reg_2[4]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[7]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_98),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_50__2
       (.I0(tmp6_reg_1377[12]),
        .I1(tmp2_reg_1397[12]),
        .I2(tmp8_reg_1402[12]),
        .I3(tmp6_reg_1377[13]),
        .I4(tmp2_reg_1397[13]),
        .I5(tmp8_reg_1402[13]),
        .O(ram_reg_i_50__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_51__1
       (.I0(tmp6_reg_1377[11]),
        .I1(tmp2_reg_1397[11]),
        .I2(tmp8_reg_1402[11]),
        .I3(tmp6_reg_1377[12]),
        .I4(tmp2_reg_1397[12]),
        .I5(tmp8_reg_1402[12]),
        .O(ram_reg_i_51__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_52__2
       (.I0(tmp8_reg_1402[10]),
        .I1(tmp2_reg_1397[10]),
        .I2(tmp6_reg_1377[10]),
        .O(ram_reg_i_52__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_53__1
       (.I0(tmp8_reg_1402[9]),
        .I1(tmp2_reg_1397[9]),
        .I2(tmp6_reg_1377[9]),
        .O(ram_reg_i_53__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_54__2
       (.I0(tmp8_reg_1402[8]),
        .I1(tmp2_reg_1397[8]),
        .I2(tmp6_reg_1377[8]),
        .O(ram_reg_i_54__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_55__1
       (.I0(tmp8_reg_1402[7]),
        .I1(tmp2_reg_1397[7]),
        .I2(tmp6_reg_1377[7]),
        .O(ram_reg_i_55__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_56__2
       (.I0(tmp6_reg_1377[10]),
        .I1(tmp2_reg_1397[10]),
        .I2(tmp8_reg_1402[10]),
        .I3(tmp6_reg_1377[11]),
        .I4(tmp2_reg_1397[11]),
        .I5(tmp8_reg_1402[11]),
        .O(ram_reg_i_56__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_57__1
       (.I0(tmp6_reg_1377[9]),
        .I1(tmp2_reg_1397[9]),
        .I2(tmp8_reg_1402[9]),
        .I3(tmp6_reg_1377[10]),
        .I4(tmp2_reg_1397[10]),
        .I5(tmp8_reg_1402[10]),
        .O(ram_reg_i_57__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_58__2
       (.I0(tmp6_reg_1377[8]),
        .I1(tmp2_reg_1397[8]),
        .I2(tmp8_reg_1402[8]),
        .I3(tmp6_reg_1377[9]),
        .I4(tmp2_reg_1397[9]),
        .I5(tmp8_reg_1402[9]),
        .O(ram_reg_i_58__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_59__1
       (.I0(tmp6_reg_1377[7]),
        .I1(tmp2_reg_1397[7]),
        .I2(tmp8_reg_1402[7]),
        .I3(tmp6_reg_1377[8]),
        .I4(tmp2_reg_1397[8]),
        .I5(tmp8_reg_1402[8]),
        .O(ram_reg_i_59__1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__4
       (.I0(ram_reg_2[3]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[6]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_99),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_60__2
       (.I0(tmp8_reg_1402[6]),
        .I1(tmp2_reg_1397[6]),
        .I2(tmp6_reg_1377[6]),
        .O(ram_reg_i_60__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_61__1
       (.I0(tmp8_reg_1402[5]),
        .I1(tmp2_reg_1397[5]),
        .I2(tmp6_reg_1377[5]),
        .O(ram_reg_i_61__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_62__3
       (.I0(tmp8_reg_1402[4]),
        .I1(tmp2_reg_1397[4]),
        .I2(tmp6_reg_1377[4]),
        .O(ram_reg_i_62__3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_63__2
       (.I0(tmp8_reg_1402[3]),
        .I1(tmp2_reg_1397[3]),
        .I2(tmp6_reg_1377[3]),
        .O(ram_reg_i_63__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_64__2
       (.I0(tmp6_reg_1377[6]),
        .I1(tmp2_reg_1397[6]),
        .I2(tmp8_reg_1402[6]),
        .I3(tmp6_reg_1377[7]),
        .I4(tmp2_reg_1397[7]),
        .I5(tmp8_reg_1402[7]),
        .O(ram_reg_i_64__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_65__1
       (.I0(tmp6_reg_1377[5]),
        .I1(tmp2_reg_1397[5]),
        .I2(tmp8_reg_1402[5]),
        .I3(tmp6_reg_1377[6]),
        .I4(tmp2_reg_1397[6]),
        .I5(tmp8_reg_1402[6]),
        .O(ram_reg_i_65__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_66__2
       (.I0(tmp6_reg_1377[4]),
        .I1(tmp2_reg_1397[4]),
        .I2(tmp8_reg_1402[4]),
        .I3(tmp6_reg_1377[5]),
        .I4(tmp2_reg_1397[5]),
        .I5(tmp8_reg_1402[5]),
        .O(ram_reg_i_66__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_67__1
       (.I0(tmp6_reg_1377[3]),
        .I1(tmp2_reg_1397[3]),
        .I2(tmp8_reg_1402[3]),
        .I3(tmp6_reg_1377[4]),
        .I4(tmp2_reg_1397[4]),
        .I5(tmp8_reg_1402[4]),
        .O(ram_reg_i_67__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_68__1
       (.I0(tmp8_reg_1402[2]),
        .I1(tmp2_reg_1397[2]),
        .I2(tmp6_reg_1377[2]),
        .O(ram_reg_i_68__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_69__0
       (.I0(tmp8_reg_1402[1]),
        .I1(tmp2_reg_1397[1]),
        .I2(tmp6_reg_1377[1]),
        .O(ram_reg_i_69__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__4
       (.I0(ram_reg_2[2]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[5]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_70__2
       (.I0(tmp2_reg_1397[0]),
        .I1(tmp6_reg_1377[0]),
        .I2(tmp8_reg_1402[0]),
        .O(ram_reg_i_70__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_71__1
       (.I0(tmp6_reg_1377[2]),
        .I1(tmp2_reg_1397[2]),
        .I2(tmp8_reg_1402[2]),
        .I3(tmp6_reg_1377[3]),
        .I4(tmp2_reg_1397[3]),
        .I5(tmp8_reg_1402[3]),
        .O(ram_reg_i_71__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_72__0
       (.I0(tmp6_reg_1377[1]),
        .I1(tmp2_reg_1397[1]),
        .I2(tmp8_reg_1402[1]),
        .I3(tmp6_reg_1377[2]),
        .I4(tmp2_reg_1397[2]),
        .I5(tmp8_reg_1402[2]),
        .O(ram_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_73__0
       (.I0(tmp8_reg_1402[0]),
        .I1(tmp6_reg_1377[0]),
        .I2(tmp2_reg_1397[0]),
        .I3(tmp6_reg_1377[1]),
        .I4(tmp2_reg_1397[1]),
        .I5(tmp8_reg_1402[1]),
        .O(ram_reg_i_73__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_74__0
       (.I0(tmp8_reg_1402[0]),
        .I1(tmp2_reg_1397[0]),
        .I2(tmp6_reg_1377[0]),
        .O(ram_reg_i_74__0_n_0));
  CARRY4 ram_reg_i_75__0
       (.CI(1'b0),
        .CO({ram_reg_i_75__0_n_0,ram_reg_i_75__0_n_1,ram_reg_i_75__0_n_2,ram_reg_i_75__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_75__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_78__2_n_0,ram_reg_i_79_n_0,ram_reg_i_80_n_0,ram_reg_i_81_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_76__1
       (.I0(out_w_reg_326[15]),
        .O(ram_reg_i_76__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_77__0
       (.I0(out_w_reg_326[14]),
        .I1(out_w_reg_326[13]),
        .I2(out_w_reg_326[12]),
        .O(ram_reg_i_77__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_78__2
       (.I0(out_w_reg_326[11]),
        .I1(out_w_reg_326[10]),
        .I2(out_w_reg_326[9]),
        .O(ram_reg_i_78__2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_79
       (.I0(out_w_reg_326[8]),
        .I1(out_w_reg_326[7]),
        .I2(out_w_reg_326[6]),
        .O(ram_reg_i_79_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__4
       (.I0(ram_reg_2[1]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[4]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_80
       (.I0(out_w_reg_326[5]),
        .I1(out_w_reg_326[4]),
        .I2(out_w_reg_326[3]),
        .O(ram_reg_i_80_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_81
       (.I0(out_w_reg_326[1]),
        .I1(out_w_reg_326[2]),
        .I2(out_w_reg_326[0]),
        .O(ram_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__4
       (.I0(ram_reg_2[0]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1150[3]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_115_fu_460_p2_n_102),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    ram_reg_i_9__4
       (.I0(ram_reg_1),
        .I1(ram_reg_0[2]),
        .I2(ram_reg[3]),
        .I3(output_addr11_reg_1150[2]),
        .I4(ram_reg_i_29__0_n_0),
        .I5(tmp_115_fu_460_p2_n_103),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[15]_i_2 
       (.I0(Q[14]),
        .I1(D[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[15]_i_3 
       (.I0(Q[14]),
        .I1(D[0]),
        .O(S[0]));
  FDRE \tmp2_reg_1397_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [0]),
        .Q(tmp2_reg_1397[0]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [10]),
        .Q(tmp2_reg_1397[10]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [11]),
        .Q(tmp2_reg_1397[11]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [12]),
        .Q(tmp2_reg_1397[12]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [13]),
        .Q(tmp2_reg_1397[13]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [14]),
        .Q(tmp2_reg_1397[14]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [15]),
        .Q(tmp2_reg_1397[15]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [1]),
        .Q(tmp2_reg_1397[1]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [2]),
        .Q(tmp2_reg_1397[2]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [3]),
        .Q(tmp2_reg_1397[3]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [4]),
        .Q(tmp2_reg_1397[4]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [5]),
        .Q(tmp2_reg_1397[5]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [6]),
        .Q(tmp2_reg_1397[6]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [7]),
        .Q(tmp2_reg_1397[7]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [8]),
        .Q(tmp2_reg_1397[8]),
        .R(1'b0));
  FDRE \tmp2_reg_1397_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\tmp2_reg_1397_reg[15]_0 [9]),
        .Q(tmp2_reg_1397[9]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_4_n_7),
        .Q(tmp4_reg_1188[0]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[10] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_2_n_5),
        .Q(tmp4_reg_1188[10]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[11] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_2_n_4),
        .Q(tmp4_reg_1188[11]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[12] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_1_n_7),
        .Q(tmp4_reg_1188[12]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[13] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_1_n_6),
        .Q(tmp4_reg_1188[13]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_4_n_6),
        .Q(tmp4_reg_1188[1]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_4_n_5),
        .Q(tmp4_reg_1188[2]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_4_n_4),
        .Q(tmp4_reg_1188[3]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_3_n_7),
        .Q(tmp4_reg_1188[4]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_3_n_6),
        .Q(tmp4_reg_1188[5]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_3_n_5),
        .Q(tmp4_reg_1188[6]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_3_n_4),
        .Q(tmp4_reg_1188[7]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[8] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_2_n_7),
        .Q(tmp4_reg_1188[8]),
        .R(1'b0));
  FDRE \tmp4_reg_1188_reg[9] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp5_reg_1195_reg_i_2_n_6),
        .Q(tmp4_reg_1188[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_1_reg_1243_reg
       (.A({tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_1_n_7,tmp5_1_reg_1243_reg_i_2_n_4,tmp5_1_reg_1243_reg_i_2_n_5,tmp5_1_reg_1243_reg_i_2_n_6,tmp5_1_reg_1243_reg_i_2_n_7,tmp5_1_reg_1243_reg_i_3_n_4,tmp5_1_reg_1243_reg_i_3_n_5,tmp5_1_reg_1243_reg_i_3_n_6,tmp5_1_reg_1243_reg_i_3_n_7,tmp5_1_reg_1243_reg_i_4_n_4,tmp5_1_reg_1243_reg_i_4_n_5,tmp5_1_reg_1243_reg_i_4_n_6,tmp5_1_reg_1243_reg_i_4_n_7,tmp5_1_reg_1243_reg_i_5_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_1_reg_1243_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_1_reg_1243_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_1_reg_1243_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_1_reg_1243_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state8),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_1_reg_1243_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_1_reg_1243_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_1_reg_1243_reg_P_UNCONNECTED[47:14],tmp5_1_reg_1243_reg_n_92,tmp5_1_reg_1243_reg_n_93,tmp5_1_reg_1243_reg_n_94,tmp5_1_reg_1243_reg_n_95,tmp5_1_reg_1243_reg_n_96,tmp5_1_reg_1243_reg_n_97,tmp5_1_reg_1243_reg_n_98,tmp5_1_reg_1243_reg_n_99,tmp5_1_reg_1243_reg_n_100,tmp5_1_reg_1243_reg_n_101,tmp5_1_reg_1243_reg_n_102,tmp5_1_reg_1243_reg_n_103,tmp5_1_reg_1243_reg_n_104,tmp5_1_reg_1243_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_1_reg_1243_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_1_reg_1243_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_1_reg_1243_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_1_reg_1243_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_1_reg_1243_reg_i_1
       (.CI(tmp5_1_reg_1243_reg_i_2_n_0),
        .CO(NLW_tmp5_1_reg_1243_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp5_1_reg_1243_reg_i_1_O_UNCONNECTED[3:1],tmp5_1_reg_1243_reg_i_1_n_7}),
        .S({1'b0,1'b0,1'b0,tmp4_reg_1188[13]}));
  CARRY4 tmp5_1_reg_1243_reg_i_2
       (.CI(tmp5_1_reg_1243_reg_i_3_n_0),
        .CO({tmp5_1_reg_1243_reg_i_2_n_0,tmp5_1_reg_1243_reg_i_2_n_1,tmp5_1_reg_1243_reg_i_2_n_2,tmp5_1_reg_1243_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1243_reg_i_2_n_4,tmp5_1_reg_1243_reg_i_2_n_5,tmp5_1_reg_1243_reg_i_2_n_6,tmp5_1_reg_1243_reg_i_2_n_7}),
        .S(tmp4_reg_1188[12:9]));
  CARRY4 tmp5_1_reg_1243_reg_i_3
       (.CI(tmp5_1_reg_1243_reg_i_4_n_0),
        .CO({tmp5_1_reg_1243_reg_i_3_n_0,tmp5_1_reg_1243_reg_i_3_n_1,tmp5_1_reg_1243_reg_i_3_n_2,tmp5_1_reg_1243_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1243_reg_i_3_n_4,tmp5_1_reg_1243_reg_i_3_n_5,tmp5_1_reg_1243_reg_i_3_n_6,tmp5_1_reg_1243_reg_i_3_n_7}),
        .S(tmp4_reg_1188[8:5]));
  CARRY4 tmp5_1_reg_1243_reg_i_4
       (.CI(1'b0),
        .CO({tmp5_1_reg_1243_reg_i_4_n_0,tmp5_1_reg_1243_reg_i_4_n_1,tmp5_1_reg_1243_reg_i_4_n_2,tmp5_1_reg_1243_reg_i_4_n_3}),
        .CYINIT(tmp4_reg_1188[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1243_reg_i_4_n_4,tmp5_1_reg_1243_reg_i_4_n_5,tmp5_1_reg_1243_reg_i_4_n_6,tmp5_1_reg_1243_reg_i_4_n_7}),
        .S(tmp4_reg_1188[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_1_reg_1243_reg_i_5
       (.I0(tmp4_reg_1188[0]),
        .O(tmp5_1_reg_1243_reg_i_5_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_reg_1195_reg
       (.A({tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_7,tmp5_reg_1195_reg_i_2_n_4,tmp5_reg_1195_reg_i_2_n_5,tmp5_reg_1195_reg_i_2_n_6,tmp5_reg_1195_reg_i_2_n_7,tmp5_reg_1195_reg_i_3_n_4,tmp5_reg_1195_reg_i_3_n_5,tmp5_reg_1195_reg_i_3_n_6,tmp5_reg_1195_reg_i_3_n_7,tmp5_reg_1195_reg_i_4_n_4,tmp5_reg_1195_reg_i_4_n_5,tmp5_reg_1195_reg_i_4_n_6,tmp5_reg_1195_reg_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_reg_1195_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_reg_1195_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_reg_1195_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_reg_1195_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(next_mul_reg_11770),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_reg_1195_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_reg_1195_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_reg_1195_reg_P_UNCONNECTED[47:14],tmp5_reg_1195_reg_n_92,tmp5_reg_1195_reg_n_93,tmp5_reg_1195_reg_n_94,tmp5_reg_1195_reg_n_95,tmp5_reg_1195_reg_n_96,tmp5_reg_1195_reg_n_97,tmp5_reg_1195_reg_n_98,tmp5_reg_1195_reg_n_99,tmp5_reg_1195_reg_n_100,tmp5_reg_1195_reg_n_101,tmp5_reg_1195_reg_n_102,tmp5_reg_1195_reg_n_103,tmp5_reg_1195_reg_n_104,tmp5_reg_1195_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_reg_1195_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_reg_1195_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_reg_1195_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_reg_1195_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_reg_1195_reg_i_1
       (.CI(tmp5_reg_1195_reg_i_2_n_0),
        .CO({NLW_tmp5_reg_1195_reg_i_1_CO_UNCONNECTED[3:1],tmp5_reg_1195_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_348[12]}),
        .O({NLW_tmp5_reg_1195_reg_i_1_O_UNCONNECTED[3:2],tmp5_reg_1195_reg_i_1_n_6,tmp5_reg_1195_reg_i_1_n_7}),
        .S({1'b0,1'b0,tmp5_reg_1195_reg_i_5_n_0,tmp5_reg_1195_reg_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_10
       (.I0(phi_mul_reg_348[8]),
        .I1(tmp_113_reg_1120[8]),
        .O(tmp5_reg_1195_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_11
       (.I0(phi_mul_reg_348[7]),
        .I1(tmp_113_reg_1120[7]),
        .O(tmp5_reg_1195_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_12
       (.I0(phi_mul_reg_348[6]),
        .I1(tmp_113_reg_1120[6]),
        .O(tmp5_reg_1195_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_13
       (.I0(phi_mul_reg_348[5]),
        .I1(tmp_113_reg_1120[5]),
        .O(tmp5_reg_1195_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_14
       (.I0(phi_mul_reg_348[4]),
        .I1(tmp_113_reg_1120[4]),
        .O(tmp5_reg_1195_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_15
       (.I0(phi_mul_reg_348[3]),
        .I1(tmp_113_reg_1120[3]),
        .O(tmp5_reg_1195_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_16
       (.I0(phi_mul_reg_348[2]),
        .I1(tmp_113_reg_1120[2]),
        .O(tmp5_reg_1195_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_17
       (.I0(phi_mul_reg_348[1]),
        .I1(tmp_113_reg_1120[1]),
        .O(tmp5_reg_1195_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1195_reg_i_18
       (.I0(tmp_113_reg_1120[0]),
        .O(tmp5_reg_1195_reg_i_18_n_0));
  CARRY4 tmp5_reg_1195_reg_i_2
       (.CI(tmp5_reg_1195_reg_i_3_n_0),
        .CO({tmp5_reg_1195_reg_i_2_n_0,tmp5_reg_1195_reg_i_2_n_1,tmp5_reg_1195_reg_i_2_n_2,tmp5_reg_1195_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_348[11:8]),
        .O({tmp5_reg_1195_reg_i_2_n_4,tmp5_reg_1195_reg_i_2_n_5,tmp5_reg_1195_reg_i_2_n_6,tmp5_reg_1195_reg_i_2_n_7}),
        .S({tmp5_reg_1195_reg_i_7_n_0,tmp5_reg_1195_reg_i_8_n_0,tmp5_reg_1195_reg_i_9_n_0,tmp5_reg_1195_reg_i_10_n_0}));
  CARRY4 tmp5_reg_1195_reg_i_3
       (.CI(tmp5_reg_1195_reg_i_4_n_0),
        .CO({tmp5_reg_1195_reg_i_3_n_0,tmp5_reg_1195_reg_i_3_n_1,tmp5_reg_1195_reg_i_3_n_2,tmp5_reg_1195_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_348[7:4]),
        .O({tmp5_reg_1195_reg_i_3_n_4,tmp5_reg_1195_reg_i_3_n_5,tmp5_reg_1195_reg_i_3_n_6,tmp5_reg_1195_reg_i_3_n_7}),
        .S({tmp5_reg_1195_reg_i_11_n_0,tmp5_reg_1195_reg_i_12_n_0,tmp5_reg_1195_reg_i_13_n_0,tmp5_reg_1195_reg_i_14_n_0}));
  CARRY4 tmp5_reg_1195_reg_i_4
       (.CI(1'b0),
        .CO({tmp5_reg_1195_reg_i_4_n_0,tmp5_reg_1195_reg_i_4_n_1,tmp5_reg_1195_reg_i_4_n_2,tmp5_reg_1195_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_348[3:1],1'b0}),
        .O({tmp5_reg_1195_reg_i_4_n_4,tmp5_reg_1195_reg_i_4_n_5,tmp5_reg_1195_reg_i_4_n_6,tmp5_reg_1195_reg_i_4_n_7}),
        .S({tmp5_reg_1195_reg_i_15_n_0,tmp5_reg_1195_reg_i_16_n_0,tmp5_reg_1195_reg_i_17_n_0,tmp5_reg_1195_reg_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_5
       (.I0(phi_mul_reg_348[13]),
        .I1(tmp_113_reg_1120[13]),
        .O(tmp5_reg_1195_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_6
       (.I0(phi_mul_reg_348[12]),
        .I1(tmp_113_reg_1120[12]),
        .O(tmp5_reg_1195_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_7
       (.I0(phi_mul_reg_348[11]),
        .I1(tmp_113_reg_1120[11]),
        .O(tmp5_reg_1195_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_8
       (.I0(phi_mul_reg_348[10]),
        .I1(tmp_113_reg_1120[10]),
        .O(tmp5_reg_1195_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1195_reg_i_9
       (.I0(phi_mul_reg_348[9]),
        .I1(tmp_113_reg_1120[9]),
        .O(tmp5_reg_1195_reg_i_9_n_0));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[11]_i_2 
       (.I0(tmp_58_reg_1327[10]),
        .I1(tmp_56_reg_1282[10]),
        .I2(tmp_57_reg_1322[10]),
        .O(\tmp6_reg_1377[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[11]_i_3 
       (.I0(tmp_58_reg_1327[9]),
        .I1(tmp_56_reg_1282[9]),
        .I2(tmp_57_reg_1322[9]),
        .O(\tmp6_reg_1377[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[11]_i_4 
       (.I0(tmp_58_reg_1327[8]),
        .I1(tmp_56_reg_1282[8]),
        .I2(tmp_57_reg_1322[8]),
        .O(\tmp6_reg_1377[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[11]_i_5 
       (.I0(tmp_58_reg_1327[7]),
        .I1(tmp_56_reg_1282[7]),
        .I2(tmp_57_reg_1322[7]),
        .O(\tmp6_reg_1377[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[11]_i_6 
       (.I0(tmp_58_reg_1327[11]),
        .I1(tmp_56_reg_1282[11]),
        .I2(tmp_57_reg_1322[11]),
        .I3(\tmp6_reg_1377[11]_i_2_n_0 ),
        .O(\tmp6_reg_1377[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[11]_i_7 
       (.I0(tmp_58_reg_1327[10]),
        .I1(tmp_56_reg_1282[10]),
        .I2(tmp_57_reg_1322[10]),
        .I3(\tmp6_reg_1377[11]_i_3_n_0 ),
        .O(\tmp6_reg_1377[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[11]_i_8 
       (.I0(tmp_58_reg_1327[9]),
        .I1(tmp_56_reg_1282[9]),
        .I2(tmp_57_reg_1322[9]),
        .I3(\tmp6_reg_1377[11]_i_4_n_0 ),
        .O(\tmp6_reg_1377[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[11]_i_9 
       (.I0(tmp_58_reg_1327[8]),
        .I1(tmp_56_reg_1282[8]),
        .I2(tmp_57_reg_1322[8]),
        .I3(\tmp6_reg_1377[11]_i_5_n_0 ),
        .O(\tmp6_reg_1377[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_1377[15]_i_2 
       (.I0(tmp_57_reg_1322[14]),
        .I1(tmp_56_reg_1282[14]),
        .I2(tmp_58_reg_1327[14]),
        .O(\tmp6_reg_1377[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[15]_i_3 
       (.I0(tmp_58_reg_1327[12]),
        .I1(tmp_56_reg_1282[12]),
        .I2(tmp_57_reg_1322[12]),
        .O(\tmp6_reg_1377[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[15]_i_4 
       (.I0(tmp_58_reg_1327[11]),
        .I1(tmp_56_reg_1282[11]),
        .I2(tmp_57_reg_1322[11]),
        .O(\tmp6_reg_1377[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \tmp6_reg_1377[15]_i_5 
       (.I0(tmp_57_reg_1322[14]),
        .I1(tmp_58_reg_1327[14]),
        .I2(tmp_56_reg_1282[14]),
        .O(\tmp6_reg_1377[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp6_reg_1377[15]_i_6 
       (.I0(tmp_57_reg_1322[14]),
        .I1(tmp_56_reg_1282[14]),
        .I2(tmp_58_reg_1327[14]),
        .I3(tmp_57_reg_1322[13]),
        .I4(tmp_56_reg_1282[13]),
        .I5(tmp_58_reg_1327[13]),
        .O(\tmp6_reg_1377[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[15]_i_7 
       (.I0(\tmp6_reg_1377[15]_i_3_n_0 ),
        .I1(tmp_56_reg_1282[13]),
        .I2(tmp_58_reg_1327[13]),
        .I3(tmp_57_reg_1322[13]),
        .O(\tmp6_reg_1377[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[15]_i_8 
       (.I0(tmp_58_reg_1327[12]),
        .I1(tmp_56_reg_1282[12]),
        .I2(tmp_57_reg_1322[12]),
        .I3(\tmp6_reg_1377[15]_i_4_n_0 ),
        .O(\tmp6_reg_1377[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[3]_i_2 
       (.I0(tmp_58_reg_1327[2]),
        .I1(tmp_56_reg_1282[2]),
        .I2(tmp_57_reg_1322[2]),
        .O(\tmp6_reg_1377[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[3]_i_3 
       (.I0(tmp_58_reg_1327[1]),
        .I1(tmp_56_reg_1282[1]),
        .I2(tmp_57_reg_1322[1]),
        .O(\tmp6_reg_1377[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[3]_i_4 
       (.I0(tmp_58_reg_1327[0]),
        .I1(tmp_56_reg_1282[0]),
        .I2(tmp_57_reg_1322[0]),
        .O(\tmp6_reg_1377[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[3]_i_5 
       (.I0(tmp_58_reg_1327[3]),
        .I1(tmp_56_reg_1282[3]),
        .I2(tmp_57_reg_1322[3]),
        .I3(\tmp6_reg_1377[3]_i_2_n_0 ),
        .O(\tmp6_reg_1377[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[3]_i_6 
       (.I0(tmp_58_reg_1327[2]),
        .I1(tmp_56_reg_1282[2]),
        .I2(tmp_57_reg_1322[2]),
        .I3(\tmp6_reg_1377[3]_i_3_n_0 ),
        .O(\tmp6_reg_1377[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[3]_i_7 
       (.I0(tmp_58_reg_1327[1]),
        .I1(tmp_56_reg_1282[1]),
        .I2(tmp_57_reg_1322[1]),
        .I3(\tmp6_reg_1377[3]_i_4_n_0 ),
        .O(\tmp6_reg_1377[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_1377[3]_i_8 
       (.I0(tmp_58_reg_1327[0]),
        .I1(tmp_56_reg_1282[0]),
        .I2(tmp_57_reg_1322[0]),
        .O(\tmp6_reg_1377[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[7]_i_2 
       (.I0(tmp_58_reg_1327[6]),
        .I1(tmp_56_reg_1282[6]),
        .I2(tmp_57_reg_1322[6]),
        .O(\tmp6_reg_1377[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[7]_i_3 
       (.I0(tmp_58_reg_1327[5]),
        .I1(tmp_56_reg_1282[5]),
        .I2(tmp_57_reg_1322[5]),
        .O(\tmp6_reg_1377[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[7]_i_4 
       (.I0(tmp_58_reg_1327[4]),
        .I1(tmp_56_reg_1282[4]),
        .I2(tmp_57_reg_1322[4]),
        .O(\tmp6_reg_1377[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1377[7]_i_5 
       (.I0(tmp_58_reg_1327[3]),
        .I1(tmp_56_reg_1282[3]),
        .I2(tmp_57_reg_1322[3]),
        .O(\tmp6_reg_1377[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[7]_i_6 
       (.I0(tmp_58_reg_1327[7]),
        .I1(tmp_56_reg_1282[7]),
        .I2(tmp_57_reg_1322[7]),
        .I3(\tmp6_reg_1377[7]_i_2_n_0 ),
        .O(\tmp6_reg_1377[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[7]_i_7 
       (.I0(tmp_58_reg_1327[6]),
        .I1(tmp_56_reg_1282[6]),
        .I2(tmp_57_reg_1322[6]),
        .I3(\tmp6_reg_1377[7]_i_3_n_0 ),
        .O(\tmp6_reg_1377[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[7]_i_8 
       (.I0(tmp_58_reg_1327[5]),
        .I1(tmp_56_reg_1282[5]),
        .I2(tmp_57_reg_1322[5]),
        .I3(\tmp6_reg_1377[7]_i_4_n_0 ),
        .O(\tmp6_reg_1377[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1377[7]_i_9 
       (.I0(tmp_58_reg_1327[4]),
        .I1(tmp_56_reg_1282[4]),
        .I2(tmp_57_reg_1322[4]),
        .I3(\tmp6_reg_1377[7]_i_5_n_0 ),
        .O(\tmp6_reg_1377[7]_i_9_n_0 ));
  FDRE \tmp6_reg_1377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[0]),
        .Q(tmp6_reg_1377[0]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[10]),
        .Q(tmp6_reg_1377[10]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[11]),
        .Q(tmp6_reg_1377[11]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1377_reg[11]_i_1 
       (.CI(\tmp6_reg_1377_reg[7]_i_1_n_0 ),
        .CO({\tmp6_reg_1377_reg[11]_i_1_n_0 ,\tmp6_reg_1377_reg[11]_i_1_n_1 ,\tmp6_reg_1377_reg[11]_i_1_n_2 ,\tmp6_reg_1377_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1377[11]_i_2_n_0 ,\tmp6_reg_1377[11]_i_3_n_0 ,\tmp6_reg_1377[11]_i_4_n_0 ,\tmp6_reg_1377[11]_i_5_n_0 }),
        .O(tmp6_fu_834_p2[11:8]),
        .S({\tmp6_reg_1377[11]_i_6_n_0 ,\tmp6_reg_1377[11]_i_7_n_0 ,\tmp6_reg_1377[11]_i_8_n_0 ,\tmp6_reg_1377[11]_i_9_n_0 }));
  FDRE \tmp6_reg_1377_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[12]),
        .Q(tmp6_reg_1377[12]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[13]),
        .Q(tmp6_reg_1377[13]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[14]),
        .Q(tmp6_reg_1377[14]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[15]),
        .Q(tmp6_reg_1377[15]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1377_reg[15]_i_1 
       (.CI(\tmp6_reg_1377_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_1377_reg[15]_i_1_CO_UNCONNECTED [3],\tmp6_reg_1377_reg[15]_i_1_n_1 ,\tmp6_reg_1377_reg[15]_i_1_n_2 ,\tmp6_reg_1377_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp6_reg_1377[15]_i_2_n_0 ,\tmp6_reg_1377[15]_i_3_n_0 ,\tmp6_reg_1377[15]_i_4_n_0 }),
        .O(tmp6_fu_834_p2[15:12]),
        .S({\tmp6_reg_1377[15]_i_5_n_0 ,\tmp6_reg_1377[15]_i_6_n_0 ,\tmp6_reg_1377[15]_i_7_n_0 ,\tmp6_reg_1377[15]_i_8_n_0 }));
  FDRE \tmp6_reg_1377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[1]),
        .Q(tmp6_reg_1377[1]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[2]),
        .Q(tmp6_reg_1377[2]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[3]),
        .Q(tmp6_reg_1377[3]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1377_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_1377_reg[3]_i_1_n_0 ,\tmp6_reg_1377_reg[3]_i_1_n_1 ,\tmp6_reg_1377_reg[3]_i_1_n_2 ,\tmp6_reg_1377_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1377[3]_i_2_n_0 ,\tmp6_reg_1377[3]_i_3_n_0 ,\tmp6_reg_1377[3]_i_4_n_0 ,1'b0}),
        .O(tmp6_fu_834_p2[3:0]),
        .S({\tmp6_reg_1377[3]_i_5_n_0 ,\tmp6_reg_1377[3]_i_6_n_0 ,\tmp6_reg_1377[3]_i_7_n_0 ,\tmp6_reg_1377[3]_i_8_n_0 }));
  FDRE \tmp6_reg_1377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[4]),
        .Q(tmp6_reg_1377[4]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[5]),
        .Q(tmp6_reg_1377[5]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[6]),
        .Q(tmp6_reg_1377[6]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[7]),
        .Q(tmp6_reg_1377[7]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1377_reg[7]_i_1 
       (.CI(\tmp6_reg_1377_reg[3]_i_1_n_0 ),
        .CO({\tmp6_reg_1377_reg[7]_i_1_n_0 ,\tmp6_reg_1377_reg[7]_i_1_n_1 ,\tmp6_reg_1377_reg[7]_i_1_n_2 ,\tmp6_reg_1377_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1377[7]_i_2_n_0 ,\tmp6_reg_1377[7]_i_3_n_0 ,\tmp6_reg_1377[7]_i_4_n_0 ,\tmp6_reg_1377[7]_i_5_n_0 }),
        .O(tmp6_fu_834_p2[7:4]),
        .S({\tmp6_reg_1377[7]_i_6_n_0 ,\tmp6_reg_1377[7]_i_7_n_0 ,\tmp6_reg_1377[7]_i_8_n_0 ,\tmp6_reg_1377[7]_i_9_n_0 }));
  FDRE \tmp6_reg_1377_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[8]),
        .Q(tmp6_reg_1377[8]),
        .R(1'b0));
  FDRE \tmp6_reg_1377_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp6_fu_834_p2[9]),
        .Q(tmp6_reg_1377[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_11 
       (.I0(tmp_61_reg_1382[6]),
        .I1(tmp_59_reg_1357[6]),
        .I2(tmp_62_reg_1387[6]),
        .O(\tmp8_reg_1402[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_12 
       (.I0(tmp_61_reg_1382[5]),
        .I1(tmp_59_reg_1357[5]),
        .I2(tmp_62_reg_1387[5]),
        .O(\tmp8_reg_1402[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_13 
       (.I0(tmp_61_reg_1382[4]),
        .I1(tmp_59_reg_1357[4]),
        .I2(tmp_62_reg_1387[4]),
        .O(\tmp8_reg_1402[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_14 
       (.I0(tmp_61_reg_1382[3]),
        .I1(tmp_59_reg_1357[3]),
        .I2(tmp_62_reg_1387[3]),
        .O(\tmp8_reg_1402[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_15 
       (.I0(tmp_61_reg_1382[7]),
        .I1(tmp_59_reg_1357[7]),
        .I2(tmp_62_reg_1387[7]),
        .I3(\tmp8_reg_1402[11]_i_11_n_0 ),
        .O(\tmp8_reg_1402[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_16 
       (.I0(tmp_61_reg_1382[6]),
        .I1(tmp_59_reg_1357[6]),
        .I2(tmp_62_reg_1387[6]),
        .I3(\tmp8_reg_1402[11]_i_12_n_0 ),
        .O(\tmp8_reg_1402[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_17 
       (.I0(tmp_61_reg_1382[5]),
        .I1(tmp_59_reg_1357[5]),
        .I2(tmp_62_reg_1387[5]),
        .I3(\tmp8_reg_1402[11]_i_13_n_0 ),
        .O(\tmp8_reg_1402[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_18 
       (.I0(tmp_61_reg_1382[4]),
        .I1(tmp_59_reg_1357[4]),
        .I2(tmp_62_reg_1387[4]),
        .I3(\tmp8_reg_1402[11]_i_14_n_0 ),
        .O(\tmp8_reg_1402[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_2 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_5 ),
        .I1(tmp_60_reg_1362[10]),
        .I2(tmp_63_reg_1392[10]),
        .O(\tmp8_reg_1402[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_3 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_6 ),
        .I1(tmp_60_reg_1362[9]),
        .I2(tmp_63_reg_1392[9]),
        .O(\tmp8_reg_1402[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_4 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_7 ),
        .I1(tmp_60_reg_1362[8]),
        .I2(tmp_63_reg_1392[8]),
        .O(\tmp8_reg_1402[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[11]_i_5 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_4 ),
        .I1(tmp_60_reg_1362[7]),
        .I2(tmp_63_reg_1392[7]),
        .O(\tmp8_reg_1402[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_6 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_4 ),
        .I1(tmp_60_reg_1362[11]),
        .I2(tmp_63_reg_1392[11]),
        .I3(\tmp8_reg_1402[11]_i_2_n_0 ),
        .O(\tmp8_reg_1402[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_7 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_5 ),
        .I1(tmp_60_reg_1362[10]),
        .I2(tmp_63_reg_1392[10]),
        .I3(\tmp8_reg_1402[11]_i_3_n_0 ),
        .O(\tmp8_reg_1402[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_8 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_6 ),
        .I1(tmp_60_reg_1362[9]),
        .I2(tmp_63_reg_1392[9]),
        .I3(\tmp8_reg_1402[11]_i_4_n_0 ),
        .O(\tmp8_reg_1402[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[11]_i_9 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_7 ),
        .I1(tmp_60_reg_1362[8]),
        .I2(tmp_63_reg_1392[8]),
        .I3(\tmp8_reg_1402[11]_i_5_n_0 ),
        .O(\tmp8_reg_1402[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1402[15]_i_11 
       (.I0(tmp_62_reg_1387[14]),
        .I1(tmp_59_reg_1357[14]),
        .I2(tmp_61_reg_1382[14]),
        .O(\tmp8_reg_1402[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_12 
       (.I0(tmp_61_reg_1382[12]),
        .I1(tmp_59_reg_1357[12]),
        .I2(tmp_62_reg_1387[12]),
        .O(\tmp8_reg_1402[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_13 
       (.I0(tmp_61_reg_1382[11]),
        .I1(tmp_59_reg_1357[11]),
        .I2(tmp_62_reg_1387[11]),
        .O(\tmp8_reg_1402[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \tmp8_reg_1402[15]_i_14 
       (.I0(tmp_62_reg_1387[14]),
        .I1(tmp_61_reg_1382[14]),
        .I2(tmp_59_reg_1357[14]),
        .O(\tmp8_reg_1402[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp8_reg_1402[15]_i_15 
       (.I0(tmp_62_reg_1387[14]),
        .I1(tmp_59_reg_1357[14]),
        .I2(tmp_61_reg_1382[14]),
        .I3(tmp_62_reg_1387[13]),
        .I4(tmp_59_reg_1357[13]),
        .I5(tmp_61_reg_1382[13]),
        .O(\tmp8_reg_1402[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_16 
       (.I0(\tmp8_reg_1402[15]_i_12_n_0 ),
        .I1(tmp_59_reg_1357[13]),
        .I2(tmp_61_reg_1382[13]),
        .I3(tmp_62_reg_1387[13]),
        .O(\tmp8_reg_1402[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_17 
       (.I0(tmp_61_reg_1382[12]),
        .I1(tmp_59_reg_1357[12]),
        .I2(tmp_62_reg_1387[12]),
        .I3(\tmp8_reg_1402[15]_i_13_n_0 ),
        .O(\tmp8_reg_1402[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_18 
       (.I0(tmp_61_reg_1382[10]),
        .I1(tmp_59_reg_1357[10]),
        .I2(tmp_62_reg_1387[10]),
        .O(\tmp8_reg_1402[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_19 
       (.I0(tmp_61_reg_1382[9]),
        .I1(tmp_59_reg_1357[9]),
        .I2(tmp_62_reg_1387[9]),
        .O(\tmp8_reg_1402[15]_i_19_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_2 
       (.I0(\tmp8_reg_1402_reg[15]_i_9_n_6 ),
        .I1(tmp_60_reg_1362[13]),
        .I2(tmp_63_reg_1392[13]),
        .O(\tmp8_reg_1402[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_20 
       (.I0(tmp_61_reg_1382[8]),
        .I1(tmp_59_reg_1357[8]),
        .I2(tmp_62_reg_1387[8]),
        .O(\tmp8_reg_1402[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_21 
       (.I0(tmp_61_reg_1382[7]),
        .I1(tmp_59_reg_1357[7]),
        .I2(tmp_62_reg_1387[7]),
        .O(\tmp8_reg_1402[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_22 
       (.I0(tmp_61_reg_1382[11]),
        .I1(tmp_59_reg_1357[11]),
        .I2(tmp_62_reg_1387[11]),
        .I3(\tmp8_reg_1402[15]_i_18_n_0 ),
        .O(\tmp8_reg_1402[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_23 
       (.I0(tmp_61_reg_1382[10]),
        .I1(tmp_59_reg_1357[10]),
        .I2(tmp_62_reg_1387[10]),
        .I3(\tmp8_reg_1402[15]_i_19_n_0 ),
        .O(\tmp8_reg_1402[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_24 
       (.I0(tmp_61_reg_1382[9]),
        .I1(tmp_59_reg_1357[9]),
        .I2(tmp_62_reg_1387[9]),
        .I3(\tmp8_reg_1402[15]_i_20_n_0 ),
        .O(\tmp8_reg_1402[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_25 
       (.I0(tmp_61_reg_1382[8]),
        .I1(tmp_59_reg_1357[8]),
        .I2(tmp_62_reg_1387[8]),
        .I3(\tmp8_reg_1402[15]_i_21_n_0 ),
        .O(\tmp8_reg_1402[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_3 
       (.I0(\tmp8_reg_1402_reg[15]_i_9_n_7 ),
        .I1(tmp_60_reg_1362[12]),
        .I2(tmp_63_reg_1392[12]),
        .O(\tmp8_reg_1402[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[15]_i_4 
       (.I0(\tmp8_reg_1402_reg[15]_i_10_n_4 ),
        .I1(tmp_60_reg_1362[11]),
        .I2(tmp_63_reg_1392[11]),
        .O(\tmp8_reg_1402[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_6 
       (.I0(\tmp8_reg_1402[15]_i_2_n_0 ),
        .I1(tmp_60_reg_1362[14]),
        .I2(\tmp8_reg_1402_reg[15]_i_9_n_5 ),
        .I3(tmp_63_reg_1392[14]),
        .O(\tmp8_reg_1402[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_7 
       (.I0(\tmp8_reg_1402_reg[15]_i_9_n_6 ),
        .I1(tmp_60_reg_1362[13]),
        .I2(tmp_63_reg_1392[13]),
        .I3(\tmp8_reg_1402[15]_i_3_n_0 ),
        .O(\tmp8_reg_1402[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[15]_i_8 
       (.I0(\tmp8_reg_1402_reg[15]_i_9_n_7 ),
        .I1(tmp_60_reg_1362[12]),
        .I2(tmp_63_reg_1392[12]),
        .I3(\tmp8_reg_1402[15]_i_4_n_0 ),
        .O(\tmp8_reg_1402[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[3]_i_2 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_5 ),
        .I1(tmp_60_reg_1362[2]),
        .I2(tmp_63_reg_1392[2]),
        .O(\tmp8_reg_1402[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[3]_i_3 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_6 ),
        .I1(tmp_60_reg_1362[1]),
        .I2(tmp_63_reg_1392[1]),
        .O(\tmp8_reg_1402[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[3]_i_4 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_7 ),
        .I1(tmp_60_reg_1362[0]),
        .I2(tmp_63_reg_1392[0]),
        .O(\tmp8_reg_1402[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[3]_i_5 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_4 ),
        .I1(tmp_60_reg_1362[3]),
        .I2(tmp_63_reg_1392[3]),
        .I3(\tmp8_reg_1402[3]_i_2_n_0 ),
        .O(\tmp8_reg_1402[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[3]_i_6 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_5 ),
        .I1(tmp_60_reg_1362[2]),
        .I2(tmp_63_reg_1392[2]),
        .I3(\tmp8_reg_1402[3]_i_3_n_0 ),
        .O(\tmp8_reg_1402[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[3]_i_7 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_6 ),
        .I1(tmp_60_reg_1362[1]),
        .I2(tmp_63_reg_1392[1]),
        .I3(\tmp8_reg_1402[3]_i_4_n_0 ),
        .O(\tmp8_reg_1402[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1402[3]_i_8 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_7 ),
        .I1(tmp_60_reg_1362[0]),
        .I2(tmp_63_reg_1392[0]),
        .O(\tmp8_reg_1402[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[7]_i_11 
       (.I0(tmp_61_reg_1382[2]),
        .I1(tmp_59_reg_1357[2]),
        .I2(tmp_62_reg_1387[2]),
        .O(\tmp8_reg_1402[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[7]_i_12 
       (.I0(tmp_61_reg_1382[1]),
        .I1(tmp_59_reg_1357[1]),
        .I2(tmp_62_reg_1387[1]),
        .O(\tmp8_reg_1402[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[7]_i_13 
       (.I0(tmp_61_reg_1382[0]),
        .I1(tmp_59_reg_1357[0]),
        .I2(tmp_62_reg_1387[0]),
        .O(\tmp8_reg_1402[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[7]_i_14 
       (.I0(tmp_61_reg_1382[3]),
        .I1(tmp_59_reg_1357[3]),
        .I2(tmp_62_reg_1387[3]),
        .I3(\tmp8_reg_1402[7]_i_11_n_0 ),
        .O(\tmp8_reg_1402[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[7]_i_15 
       (.I0(tmp_61_reg_1382[2]),
        .I1(tmp_59_reg_1357[2]),
        .I2(tmp_62_reg_1387[2]),
        .I3(\tmp8_reg_1402[7]_i_12_n_0 ),
        .O(\tmp8_reg_1402[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[7]_i_16 
       (.I0(tmp_61_reg_1382[1]),
        .I1(tmp_59_reg_1357[1]),
        .I2(tmp_62_reg_1387[1]),
        .I3(\tmp8_reg_1402[7]_i_13_n_0 ),
        .O(\tmp8_reg_1402[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1402[7]_i_17 
       (.I0(tmp_61_reg_1382[0]),
        .I1(tmp_59_reg_1357[0]),
        .I2(tmp_62_reg_1387[0]),
        .O(\tmp8_reg_1402[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[7]_i_2 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_5 ),
        .I1(tmp_60_reg_1362[6]),
        .I2(tmp_63_reg_1392[6]),
        .O(\tmp8_reg_1402[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[7]_i_3 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_6 ),
        .I1(tmp_60_reg_1362[5]),
        .I2(tmp_63_reg_1392[5]),
        .O(\tmp8_reg_1402[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[7]_i_4 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_7 ),
        .I1(tmp_60_reg_1362[4]),
        .I2(tmp_63_reg_1392[4]),
        .O(\tmp8_reg_1402[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1402[7]_i_5 
       (.I0(\tmp8_reg_1402_reg[7]_i_10_n_4 ),
        .I1(tmp_60_reg_1362[3]),
        .I2(tmp_63_reg_1392[3]),
        .O(\tmp8_reg_1402[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[7]_i_6 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_4 ),
        .I1(tmp_60_reg_1362[7]),
        .I2(tmp_63_reg_1392[7]),
        .I3(\tmp8_reg_1402[7]_i_2_n_0 ),
        .O(\tmp8_reg_1402[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[7]_i_7 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_5 ),
        .I1(tmp_60_reg_1362[6]),
        .I2(tmp_63_reg_1392[6]),
        .I3(\tmp8_reg_1402[7]_i_3_n_0 ),
        .O(\tmp8_reg_1402[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[7]_i_8 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_6 ),
        .I1(tmp_60_reg_1362[5]),
        .I2(tmp_63_reg_1392[5]),
        .I3(\tmp8_reg_1402[7]_i_4_n_0 ),
        .O(\tmp8_reg_1402[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1402[7]_i_9 
       (.I0(\tmp8_reg_1402_reg[11]_i_10_n_7 ),
        .I1(tmp_60_reg_1362[4]),
        .I2(tmp_63_reg_1392[4]),
        .I3(\tmp8_reg_1402[7]_i_5_n_0 ),
        .O(\tmp8_reg_1402[7]_i_9_n_0 ));
  FDRE \tmp8_reg_1402_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[0]),
        .Q(tmp8_reg_1402[0]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[10]),
        .Q(tmp8_reg_1402[10]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[11]),
        .Q(tmp8_reg_1402[11]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1402_reg[11]_i_1 
       (.CI(\tmp8_reg_1402_reg[7]_i_1_n_0 ),
        .CO({\tmp8_reg_1402_reg[11]_i_1_n_0 ,\tmp8_reg_1402_reg[11]_i_1_n_1 ,\tmp8_reg_1402_reg[11]_i_1_n_2 ,\tmp8_reg_1402_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1402[11]_i_2_n_0 ,\tmp8_reg_1402[11]_i_3_n_0 ,\tmp8_reg_1402[11]_i_4_n_0 ,\tmp8_reg_1402[11]_i_5_n_0 }),
        .O(tmp8_fu_932_p2[11:8]),
        .S({\tmp8_reg_1402[11]_i_6_n_0 ,\tmp8_reg_1402[11]_i_7_n_0 ,\tmp8_reg_1402[11]_i_8_n_0 ,\tmp8_reg_1402[11]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1402_reg[11]_i_10 
       (.CI(\tmp8_reg_1402_reg[7]_i_10_n_0 ),
        .CO({\tmp8_reg_1402_reg[11]_i_10_n_0 ,\tmp8_reg_1402_reg[11]_i_10_n_1 ,\tmp8_reg_1402_reg[11]_i_10_n_2 ,\tmp8_reg_1402_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1402[11]_i_11_n_0 ,\tmp8_reg_1402[11]_i_12_n_0 ,\tmp8_reg_1402[11]_i_13_n_0 ,\tmp8_reg_1402[11]_i_14_n_0 }),
        .O({\tmp8_reg_1402_reg[11]_i_10_n_4 ,\tmp8_reg_1402_reg[11]_i_10_n_5 ,\tmp8_reg_1402_reg[11]_i_10_n_6 ,\tmp8_reg_1402_reg[11]_i_10_n_7 }),
        .S({\tmp8_reg_1402[11]_i_15_n_0 ,\tmp8_reg_1402[11]_i_16_n_0 ,\tmp8_reg_1402[11]_i_17_n_0 ,\tmp8_reg_1402[11]_i_18_n_0 }));
  FDRE \tmp8_reg_1402_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[12]),
        .Q(tmp8_reg_1402[12]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[13]),
        .Q(tmp8_reg_1402[13]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[14]),
        .Q(tmp8_reg_1402[14]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[15]),
        .Q(tmp8_reg_1402[15]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1402_reg[15]_i_1 
       (.CI(\tmp8_reg_1402_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp8_reg_1402_reg[15]_i_1_CO_UNCONNECTED [3],\tmp8_reg_1402_reg[15]_i_1_n_1 ,\tmp8_reg_1402_reg[15]_i_1_n_2 ,\tmp8_reg_1402_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp8_reg_1402[15]_i_2_n_0 ,\tmp8_reg_1402[15]_i_3_n_0 ,\tmp8_reg_1402[15]_i_4_n_0 }),
        .O(tmp8_fu_932_p2[15:12]),
        .S({network_mul_mul_13s_16s_29_1_1_U154_n_16,\tmp8_reg_1402[15]_i_6_n_0 ,\tmp8_reg_1402[15]_i_7_n_0 ,\tmp8_reg_1402[15]_i_8_n_0 }));
  CARRY4 \tmp8_reg_1402_reg[15]_i_10 
       (.CI(\tmp8_reg_1402_reg[11]_i_10_n_0 ),
        .CO({\tmp8_reg_1402_reg[15]_i_10_n_0 ,\tmp8_reg_1402_reg[15]_i_10_n_1 ,\tmp8_reg_1402_reg[15]_i_10_n_2 ,\tmp8_reg_1402_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1402[15]_i_18_n_0 ,\tmp8_reg_1402[15]_i_19_n_0 ,\tmp8_reg_1402[15]_i_20_n_0 ,\tmp8_reg_1402[15]_i_21_n_0 }),
        .O({\tmp8_reg_1402_reg[15]_i_10_n_4 ,\tmp8_reg_1402_reg[15]_i_10_n_5 ,\tmp8_reg_1402_reg[15]_i_10_n_6 ,\tmp8_reg_1402_reg[15]_i_10_n_7 }),
        .S({\tmp8_reg_1402[15]_i_22_n_0 ,\tmp8_reg_1402[15]_i_23_n_0 ,\tmp8_reg_1402[15]_i_24_n_0 ,\tmp8_reg_1402[15]_i_25_n_0 }));
  CARRY4 \tmp8_reg_1402_reg[15]_i_9 
       (.CI(\tmp8_reg_1402_reg[15]_i_10_n_0 ),
        .CO({\NLW_tmp8_reg_1402_reg[15]_i_9_CO_UNCONNECTED [3],\tmp8_reg_1402_reg[15]_i_9_n_1 ,\tmp8_reg_1402_reg[15]_i_9_n_2 ,\tmp8_reg_1402_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp8_reg_1402[15]_i_11_n_0 ,\tmp8_reg_1402[15]_i_12_n_0 ,\tmp8_reg_1402[15]_i_13_n_0 }),
        .O({\tmp8_reg_1402_reg[15]_i_9_n_4 ,\tmp8_reg_1402_reg[15]_i_9_n_5 ,\tmp8_reg_1402_reg[15]_i_9_n_6 ,\tmp8_reg_1402_reg[15]_i_9_n_7 }),
        .S({\tmp8_reg_1402[15]_i_14_n_0 ,\tmp8_reg_1402[15]_i_15_n_0 ,\tmp8_reg_1402[15]_i_16_n_0 ,\tmp8_reg_1402[15]_i_17_n_0 }));
  FDRE \tmp8_reg_1402_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[1]),
        .Q(tmp8_reg_1402[1]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[2]),
        .Q(tmp8_reg_1402[2]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[3]),
        .Q(tmp8_reg_1402[3]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1402_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp8_reg_1402_reg[3]_i_1_n_0 ,\tmp8_reg_1402_reg[3]_i_1_n_1 ,\tmp8_reg_1402_reg[3]_i_1_n_2 ,\tmp8_reg_1402_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1402[3]_i_2_n_0 ,\tmp8_reg_1402[3]_i_3_n_0 ,\tmp8_reg_1402[3]_i_4_n_0 ,1'b0}),
        .O(tmp8_fu_932_p2[3:0]),
        .S({\tmp8_reg_1402[3]_i_5_n_0 ,\tmp8_reg_1402[3]_i_6_n_0 ,\tmp8_reg_1402[3]_i_7_n_0 ,\tmp8_reg_1402[3]_i_8_n_0 }));
  FDRE \tmp8_reg_1402_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[4]),
        .Q(tmp8_reg_1402[4]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[5]),
        .Q(tmp8_reg_1402[5]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[6]),
        .Q(tmp8_reg_1402[6]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[7]),
        .Q(tmp8_reg_1402[7]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1402_reg[7]_i_1 
       (.CI(\tmp8_reg_1402_reg[3]_i_1_n_0 ),
        .CO({\tmp8_reg_1402_reg[7]_i_1_n_0 ,\tmp8_reg_1402_reg[7]_i_1_n_1 ,\tmp8_reg_1402_reg[7]_i_1_n_2 ,\tmp8_reg_1402_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1402[7]_i_2_n_0 ,\tmp8_reg_1402[7]_i_3_n_0 ,\tmp8_reg_1402[7]_i_4_n_0 ,\tmp8_reg_1402[7]_i_5_n_0 }),
        .O(tmp8_fu_932_p2[7:4]),
        .S({\tmp8_reg_1402[7]_i_6_n_0 ,\tmp8_reg_1402[7]_i_7_n_0 ,\tmp8_reg_1402[7]_i_8_n_0 ,\tmp8_reg_1402[7]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1402_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\tmp8_reg_1402_reg[7]_i_10_n_0 ,\tmp8_reg_1402_reg[7]_i_10_n_1 ,\tmp8_reg_1402_reg[7]_i_10_n_2 ,\tmp8_reg_1402_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1402[7]_i_11_n_0 ,\tmp8_reg_1402[7]_i_12_n_0 ,\tmp8_reg_1402[7]_i_13_n_0 ,1'b0}),
        .O({\tmp8_reg_1402_reg[7]_i_10_n_4 ,\tmp8_reg_1402_reg[7]_i_10_n_5 ,\tmp8_reg_1402_reg[7]_i_10_n_6 ,\tmp8_reg_1402_reg[7]_i_10_n_7 }),
        .S({\tmp8_reg_1402[7]_i_14_n_0 ,\tmp8_reg_1402[7]_i_15_n_0 ,\tmp8_reg_1402[7]_i_16_n_0 ,\tmp8_reg_1402[7]_i_17_n_0 }));
  FDRE \tmp8_reg_1402_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[8]),
        .Q(tmp8_reg_1402[8]),
        .R(1'b0));
  FDRE \tmp8_reg_1402_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp8_fu_932_p2[9]),
        .Q(tmp8_reg_1402[9]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[0]),
        .Q(tmp_113_reg_1120[0]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[10] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[10]),
        .Q(tmp_113_reg_1120[10]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[11] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[11]),
        .Q(tmp_113_reg_1120[11]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[12] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[12]),
        .Q(tmp_113_reg_1120[12]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[13] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[13]),
        .Q(tmp_113_reg_1120[13]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[1]),
        .Q(tmp_113_reg_1120[1]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[2]),
        .Q(tmp_113_reg_1120[2]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[3]),
        .Q(tmp_113_reg_1120[3]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[4]),
        .Q(tmp_113_reg_1120[4]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[5]),
        .Q(tmp_113_reg_1120[5]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[6]),
        .Q(tmp_113_reg_1120[6]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[7]),
        .Q(tmp_113_reg_1120[7]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[8] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[8]),
        .Q(tmp_113_reg_1120[8]),
        .R(1'b0));
  FDRE \tmp_113_reg_1120_reg[9] 
       (.C(ap_clk),
        .CE(tmp_reg_11250),
        .D(out_h_reg_315[9]),
        .Q(tmp_113_reg_1120[9]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[0]),
        .Q(tmp_114_reg_1143_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[10]),
        .Q(tmp_114_reg_1143_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[11]),
        .Q(tmp_114_reg_1143_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[12] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[12]),
        .Q(tmp_114_reg_1143_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[13] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[13]),
        .Q(tmp_114_reg_1143_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[1]),
        .Q(tmp_114_reg_1143_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[2]),
        .Q(tmp_114_reg_1143_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[3]),
        .Q(tmp_114_reg_1143_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[4]),
        .Q(tmp_114_reg_1143_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[5]),
        .Q(tmp_114_reg_1143_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[6]),
        .Q(tmp_114_reg_1143_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[7]),
        .Q(tmp_114_reg_1143_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[8]),
        .Q(tmp_114_reg_1143_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_114_reg_1143_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_reg_326[9]),
        .Q(tmp_114_reg_1143_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_115_fu_460_p2
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_115_fu_460_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_115_fu_460_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_1138[9:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_115_fu_460_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_115_fu_460_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_11250),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state18),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_115_fu_460_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_115_fu_460_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_115_fu_460_p2_P_UNCONNECTED[47:10],tmp_115_fu_460_p2_n_96,tmp_115_fu_460_p2_n_97,tmp_115_fu_460_p2_n_98,tmp_115_fu_460_p2_n_99,tmp_115_fu_460_p2_n_100,tmp_115_fu_460_p2_n_101,tmp_115_fu_460_p2_n_102,tmp_115_fu_460_p2_n_103,tmp_115_fu_460_p2_n_104,tmp_115_fu_460_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_115_fu_460_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_115_fu_460_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_115_fu_460_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_115_fu_460_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_115_fu_460_p2_i_1
       (.CI(tmp_115_fu_460_p2_i_2_n_0),
        .CO({NLW_tmp_115_fu_460_p2_i_1_CO_UNCONNECTED[3:1],tmp_115_fu_460_p2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul1_reg_291[8]}),
        .O({NLW_tmp_115_fu_460_p2_i_1_O_UNCONNECTED[3:2],A[9:8]}),
        .S({1'b0,1'b0,tmp_115_fu_460_p2_i_4_n_0,tmp_115_fu_460_p2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_10
       (.I0(phi_mul1_reg_291[3]),
        .I1(out_h_reg_315[3]),
        .O(tmp_115_fu_460_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_11
       (.I0(phi_mul1_reg_291[2]),
        .I1(out_h_reg_315[2]),
        .O(tmp_115_fu_460_p2_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_115_fu_460_p2_i_12
       (.I0(out_h_reg_315[1]),
        .O(tmp_115_fu_460_p2_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_115_fu_460_p2_i_13
       (.I0(out_h_reg_315[0]),
        .O(tmp_115_fu_460_p2_i_13_n_0));
  CARRY4 tmp_115_fu_460_p2_i_2
       (.CI(tmp_115_fu_460_p2_i_3_n_0),
        .CO({tmp_115_fu_460_p2_i_2_n_0,tmp_115_fu_460_p2_i_2_n_1,tmp_115_fu_460_p2_i_2_n_2,tmp_115_fu_460_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_291[7:4]),
        .O(A[7:4]),
        .S({tmp_115_fu_460_p2_i_6_n_0,tmp_115_fu_460_p2_i_7_n_0,tmp_115_fu_460_p2_i_8_n_0,tmp_115_fu_460_p2_i_9_n_0}));
  CARRY4 tmp_115_fu_460_p2_i_3
       (.CI(1'b0),
        .CO({tmp_115_fu_460_p2_i_3_n_0,tmp_115_fu_460_p2_i_3_n_1,tmp_115_fu_460_p2_i_3_n_2,tmp_115_fu_460_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul1_reg_291[3:2],1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_115_fu_460_p2_i_10_n_0,tmp_115_fu_460_p2_i_11_n_0,tmp_115_fu_460_p2_i_12_n_0,tmp_115_fu_460_p2_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_4
       (.I0(phi_mul1_reg_291[9]),
        .I1(out_h_reg_315[9]),
        .O(tmp_115_fu_460_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_5
       (.I0(phi_mul1_reg_291[8]),
        .I1(out_h_reg_315[8]),
        .O(tmp_115_fu_460_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_6
       (.I0(phi_mul1_reg_291[7]),
        .I1(out_h_reg_315[7]),
        .O(tmp_115_fu_460_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_7
       (.I0(phi_mul1_reg_291[6]),
        .I1(out_h_reg_315[6]),
        .O(tmp_115_fu_460_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_8
       (.I0(phi_mul1_reg_291[5]),
        .I1(out_h_reg_315[5]),
        .O(tmp_115_fu_460_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_460_p2_i_9
       (.I0(phi_mul1_reg_291[4]),
        .I1(out_h_reg_315[4]),
        .O(tmp_115_fu_460_p2_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1182[3]_i_2 
       (.I0(\in_d_reg_337_reg_n_0_[3] ),
        .O(\tmp_121_reg_1182[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1182[3]_i_3 
       (.I0(\in_d_reg_337_reg_n_0_[2] ),
        .O(\tmp_121_reg_1182[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1182[3]_i_4 
       (.I0(\in_d_reg_337_reg_n_0_[1] ),
        .O(\tmp_121_reg_1182[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1182[3]_i_5 
       (.I0(\in_d_reg_337_reg_n_0_[0] ),
        .O(\tmp_121_reg_1182[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1182[7]_i_2 
       (.I0(phi_mul4_reg_303[7]),
        .I1(\in_d_reg_337_reg_n_0_[7] ),
        .O(\tmp_121_reg_1182[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1182[7]_i_3 
       (.I0(phi_mul4_reg_303[6]),
        .I1(\in_d_reg_337_reg_n_0_[6] ),
        .O(\tmp_121_reg_1182[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1182[7]_i_4 
       (.I0(phi_mul4_reg_303[5]),
        .I1(\in_d_reg_337_reg_n_0_[5] ),
        .O(\tmp_121_reg_1182[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1182[7]_i_5 
       (.I0(phi_mul4_reg_303[4]),
        .I1(\in_d_reg_337_reg_n_0_[4] ),
        .O(\tmp_121_reg_1182[7]_i_5_n_0 ));
  FDRE \tmp_121_reg_1182_reg[0] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[0]),
        .Q(tmp_54_fu_535_p2[3]),
        .R(1'b0));
  FDRE \tmp_121_reg_1182_reg[1] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[1]),
        .Q(tmp_54_fu_535_p2[4]),
        .R(1'b0));
  FDRE \tmp_121_reg_1182_reg[2] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[2]),
        .Q(tmp_54_fu_535_p2[5]),
        .R(1'b0));
  FDRE \tmp_121_reg_1182_reg[3] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[3]),
        .Q(tmp_54_fu_535_p2[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1182_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_121_reg_1182_reg[3]_i_1_n_0 ,\tmp_121_reg_1182_reg[3]_i_1_n_1 ,\tmp_121_reg_1182_reg[3]_i_1_n_2 ,\tmp_121_reg_1182_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_121_fu_510_p2[3:0]),
        .S({\tmp_121_reg_1182[3]_i_2_n_0 ,\tmp_121_reg_1182[3]_i_3_n_0 ,\tmp_121_reg_1182[3]_i_4_n_0 ,\tmp_121_reg_1182[3]_i_5_n_0 }));
  FDRE \tmp_121_reg_1182_reg[4] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[4]),
        .Q(tmp_54_fu_535_p2[7]),
        .R(1'b0));
  FDRE \tmp_121_reg_1182_reg[5] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[5]),
        .Q(\tmp_121_reg_1182_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_121_reg_1182_reg[6] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[6]),
        .Q(\tmp_121_reg_1182_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_121_reg_1182_reg[7] 
       (.C(ap_clk),
        .CE(next_mul_reg_11770),
        .D(tmp_121_fu_510_p2[7]),
        .Q(\tmp_121_reg_1182_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1182_reg[7]_i_1 
       (.CI(\tmp_121_reg_1182_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp_121_reg_1182_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_121_reg_1182_reg[7]_i_1_n_1 ,\tmp_121_reg_1182_reg[7]_i_1_n_2 ,\tmp_121_reg_1182_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul4_reg_303[6:4]}),
        .O(tmp_121_fu_510_p2[7:4]),
        .S({\tmp_121_reg_1182[7]_i_2_n_0 ,\tmp_121_reg_1182[7]_i_3_n_0 ,\tmp_121_reg_1182[7]_i_4_n_0 ,\tmp_121_reg_1182[7]_i_5_n_0 }));
  FDRE \tmp_122_reg_1212_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_54_fu_535_p2[3]),
        .Q(tmp_122_reg_1212[0]),
        .R(1'b0));
  FDRE \tmp_122_reg_1212_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_54_fu_535_p2[4]),
        .Q(tmp_122_reg_1212[1]),
        .R(1'b0));
  FDRE \tmp_122_reg_1212_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_122_fu_540_p2[2]),
        .Q(tmp_122_reg_1212[2]),
        .R(1'b0));
  FDRE \tmp_122_reg_1212_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_122_fu_540_p2[3]),
        .Q(tmp_122_reg_1212[3]),
        .R(1'b0));
  FDRE \tmp_122_reg_1212_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_122_fu_540_p2[4]),
        .Q(tmp_122_reg_1212[4]),
        .R(1'b0));
  FDRE \tmp_122_reg_1212_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_122_fu_540_p2[5]),
        .Q(tmp_122_reg_1212[5]),
        .R(1'b0));
  FDRE \tmp_122_reg_1212_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_122_fu_540_p2[6]),
        .Q(tmp_122_reg_1212[6]),
        .R(1'b0));
  FDRE \tmp_122_reg_1212_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_122_fu_540_p2[7]),
        .Q(tmp_122_reg_1212[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_1_cast_reg_1155[1]_i_1 
       (.I0(out_w_reg_326[0]),
        .I1(out_w_reg_326[1]),
        .O(\tmp_127_0_1_cast_reg_1155[1]_i_1_n_0 ));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(out_w_3_fu_446_p2[0]),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_6 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_5 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[12] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_4 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[12]),
        .R(1'b0));
  CARRY4 \tmp_127_0_1_cast_reg_1155_reg[12]_i_1 
       (.CI(\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_0 ),
        .CO({\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_1 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_2 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_7 }),
        .S(out_w_reg_326[12:9]));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[13] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[13]_i_1_n_7 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[13]),
        .R(1'b0));
  CARRY4 \tmp_127_0_1_cast_reg_1155_reg[13]_i_1 
       (.CI(\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_0 ),
        .CO(\NLW_tmp_127_0_1_cast_reg_1155_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_127_0_1_cast_reg_1155_reg[13]_i_1_O_UNCONNECTED [3:1],\tmp_127_0_1_cast_reg_1155_reg[13]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,out_w_reg_326[13]}));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155[1]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_6 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_5 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_4 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[4]),
        .R(1'b0));
  CARRY4 \tmp_127_0_1_cast_reg_1155_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_1 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_2 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_326[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_6 ,\NLW_tmp_127_0_1_cast_reg_1155_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(out_w_reg_326[4:1]));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_7 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_6 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_5 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_4 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[8]),
        .R(1'b0));
  CARRY4 \tmp_127_0_1_cast_reg_1155_reg[8]_i_1 
       (.CI(\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_0 ),
        .CO({\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_1 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_2 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_7 }),
        .S(out_w_reg_326[8:5]));
  FDRE \tmp_127_0_1_cast_reg_1155_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_7 ),
        .Q(tmp_127_0_1_cast_reg_1155_reg__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_127_0_2_cast_reg_1162[3]_i_2 
       (.I0(out_w_reg_326[1]),
        .O(\tmp_127_0_2_cast_reg_1162[3]_i_2_n_0 ));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[0]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[10]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[11]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[11]),
        .R(1'b0));
  CARRY4 \tmp_127_0_2_cast_reg_1162_reg[11]_i_1 
       (.CI(\tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_0 ),
        .CO({\tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_0 ,\tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_1 ,\tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_2 ,\tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(C[11:8]),
        .S(out_w_reg_326[11:8]));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[12] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[12]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[13] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[13]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[13]),
        .R(1'b0));
  CARRY4 \tmp_127_0_2_cast_reg_1162_reg[13]_i_1 
       (.CI(\tmp_127_0_2_cast_reg_1162_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_127_0_2_cast_reg_1162_reg[13]_i_1_CO_UNCONNECTED [3:1],\tmp_127_0_2_cast_reg_1162_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_127_0_2_cast_reg_1162_reg[13]_i_1_O_UNCONNECTED [3:2],C[13:12]}),
        .S({1'b0,1'b0,out_w_reg_326[13:12]}));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[1]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[2]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[3]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[3]),
        .R(1'b0));
  CARRY4 \tmp_127_0_2_cast_reg_1162_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_0 ,\tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_1 ,\tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_2 ,\tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_w_reg_326[1],1'b0}),
        .O(C[3:0]),
        .S({out_w_reg_326[3:2],\tmp_127_0_2_cast_reg_1162[3]_i_2_n_0 ,out_w_reg_326[0]}));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[4]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[5]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[6]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[7]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[7]),
        .R(1'b0));
  CARRY4 \tmp_127_0_2_cast_reg_1162_reg[7]_i_1 
       (.CI(\tmp_127_0_2_cast_reg_1162_reg[3]_i_1_n_0 ),
        .CO({\tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_0 ,\tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_1 ,\tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_2 ,\tmp_127_0_2_cast_reg_1162_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(C[7:4]),
        .S(out_w_reg_326[7:4]));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[8]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1162_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_441_p2),
        .D(C[9]),
        .Q(tmp_127_0_2_cast_reg_1162_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_1_reg_1312_reg
       (.A({tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_7,tmp_128_2_reg_1307_reg_i_2_n_4,tmp_128_2_reg_1307_reg_i_2_n_5,tmp_128_2_reg_1307_reg_i_2_n_6,tmp_128_2_reg_1307_reg_i_2_n_7,tmp_128_2_reg_1307_reg_i_3_n_4,tmp_128_2_reg_1307_reg_i_3_n_5,tmp_128_2_reg_1307_reg_i_3_n_6,tmp_128_2_reg_1307_reg_i_3_n_7,tmp_128_2_reg_1307_reg_i_4_n_4,tmp_128_2_reg_1307_reg_i_4_n_5,tmp_128_2_reg_1307_reg_i_4_n_6,tmp_128_2_reg_1307_reg_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_1_reg_1312_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_1_reg_1312_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_127_0_1_cast_reg_1155_reg[13]_i_1_n_7 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1155_reg[12]_i_1_n_7 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1155_reg[8]_i_1_n_7 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1155_reg[4]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1155[1]_i_1_n_0 ,out_w_3_fu_446_p2[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_1_reg_1312_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_1_reg_1312_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_441_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state8),
        .CEP(ap_CS_fsm_state10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_1_reg_1312_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_1_reg_1312_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_1_reg_1312_reg_P_UNCONNECTED[47:14],tmp_128_2_1_reg_1312_reg_n_92,tmp_128_2_1_reg_1312_reg_n_93,tmp_128_2_1_reg_1312_reg_n_94,tmp_128_2_1_reg_1312_reg_n_95,tmp_128_2_1_reg_1312_reg_n_96,tmp_128_2_1_reg_1312_reg_n_97,tmp_128_2_1_reg_1312_reg_n_98,tmp_128_2_1_reg_1312_reg_n_99,tmp_128_2_1_reg_1312_reg_n_100,tmp_128_2_1_reg_1312_reg_n_101,tmp_128_2_1_reg_1312_reg_n_102,tmp_128_2_1_reg_1312_reg_n_103,tmp_128_2_1_reg_1312_reg_n_104,tmp_128_2_1_reg_1312_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_1_reg_1312_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_1_reg_1312_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_1_reg_1312_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_1_reg_1312_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_2_reg_1317_reg
       (.A({tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_7,tmp_128_2_reg_1307_reg_i_2_n_4,tmp_128_2_reg_1307_reg_i_2_n_5,tmp_128_2_reg_1307_reg_i_2_n_6,tmp_128_2_reg_1307_reg_i_2_n_7,tmp_128_2_reg_1307_reg_i_3_n_4,tmp_128_2_reg_1307_reg_i_3_n_5,tmp_128_2_reg_1307_reg_i_3_n_6,tmp_128_2_reg_1307_reg_i_3_n_7,tmp_128_2_reg_1307_reg_i_4_n_4,tmp_128_2_reg_1307_reg_i_4_n_5,tmp_128_2_reg_1307_reg_i_4_n_6,tmp_128_2_reg_1307_reg_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_2_reg_1317_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_2_reg_1317_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_2_reg_1317_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_2_reg_1317_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_441_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state8),
        .CEP(ap_CS_fsm_state10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_2_reg_1317_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_2_reg_1317_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_2_reg_1317_reg_P_UNCONNECTED[47:14],tmp_128_2_2_reg_1317_reg_n_92,tmp_128_2_2_reg_1317_reg_n_93,tmp_128_2_2_reg_1317_reg_n_94,tmp_128_2_2_reg_1317_reg_n_95,tmp_128_2_2_reg_1317_reg_n_96,tmp_128_2_2_reg_1317_reg_n_97,tmp_128_2_2_reg_1317_reg_n_98,tmp_128_2_2_reg_1317_reg_n_99,tmp_128_2_2_reg_1317_reg_n_100,tmp_128_2_2_reg_1317_reg_n_101,tmp_128_2_2_reg_1317_reg_n_102,tmp_128_2_2_reg_1317_reg_n_103,tmp_128_2_2_reg_1317_reg_n_104,tmp_128_2_2_reg_1317_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_2_reg_1317_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_2_reg_1317_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_2_reg_1317_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_2_reg_1317_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_reg_1307_reg
       (.A({tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_7,tmp_128_2_reg_1307_reg_i_2_n_4,tmp_128_2_reg_1307_reg_i_2_n_5,tmp_128_2_reg_1307_reg_i_2_n_6,tmp_128_2_reg_1307_reg_i_2_n_7,tmp_128_2_reg_1307_reg_i_3_n_4,tmp_128_2_reg_1307_reg_i_3_n_5,tmp_128_2_reg_1307_reg_i_3_n_6,tmp_128_2_reg_1307_reg_i_3_n_7,tmp_128_2_reg_1307_reg_i_4_n_4,tmp_128_2_reg_1307_reg_i_4_n_5,tmp_128_2_reg_1307_reg_i_4_n_6,tmp_128_2_reg_1307_reg_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_reg_1307_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_reg_1307_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_326[13:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_reg_1307_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_reg_1307_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_441_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state8),
        .CEP(ap_CS_fsm_state10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_reg_1307_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_reg_1307_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_reg_1307_reg_P_UNCONNECTED[47:14],tmp_128_2_reg_1307_reg_n_92,tmp_128_2_reg_1307_reg_n_93,tmp_128_2_reg_1307_reg_n_94,tmp_128_2_reg_1307_reg_n_95,tmp_128_2_reg_1307_reg_n_96,tmp_128_2_reg_1307_reg_n_97,tmp_128_2_reg_1307_reg_n_98,tmp_128_2_reg_1307_reg_n_99,tmp_128_2_reg_1307_reg_n_100,tmp_128_2_reg_1307_reg_n_101,tmp_128_2_reg_1307_reg_n_102,tmp_128_2_reg_1307_reg_n_103,tmp_128_2_reg_1307_reg_n_104,tmp_128_2_reg_1307_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_reg_1307_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_reg_1307_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_reg_1307_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_reg_1307_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_128_2_reg_1307_reg_i_1
       (.CI(tmp_128_2_reg_1307_reg_i_2_n_0),
        .CO({NLW_tmp_128_2_reg_1307_reg_i_1_CO_UNCONNECTED[3:1],tmp_128_2_reg_1307_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_128_2_reg_1307_reg_i_1_O_UNCONNECTED[3:2],tmp_128_2_reg_1307_reg_i_1_n_6,tmp_128_2_reg_1307_reg_i_1_n_7}),
        .S({1'b0,1'b0,tmp4_reg_1188[13:12]}));
  CARRY4 tmp_128_2_reg_1307_reg_i_2
       (.CI(tmp_128_2_reg_1307_reg_i_3_n_0),
        .CO({tmp_128_2_reg_1307_reg_i_2_n_0,tmp_128_2_reg_1307_reg_i_2_n_1,tmp_128_2_reg_1307_reg_i_2_n_2,tmp_128_2_reg_1307_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_128_2_reg_1307_reg_i_2_n_4,tmp_128_2_reg_1307_reg_i_2_n_5,tmp_128_2_reg_1307_reg_i_2_n_6,tmp_128_2_reg_1307_reg_i_2_n_7}),
        .S(tmp4_reg_1188[11:8]));
  CARRY4 tmp_128_2_reg_1307_reg_i_3
       (.CI(tmp_128_2_reg_1307_reg_i_4_n_0),
        .CO({tmp_128_2_reg_1307_reg_i_3_n_0,tmp_128_2_reg_1307_reg_i_3_n_1,tmp_128_2_reg_1307_reg_i_3_n_2,tmp_128_2_reg_1307_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_128_2_reg_1307_reg_i_3_n_4,tmp_128_2_reg_1307_reg_i_3_n_5,tmp_128_2_reg_1307_reg_i_3_n_6,tmp_128_2_reg_1307_reg_i_3_n_7}),
        .S(tmp4_reg_1188[7:4]));
  CARRY4 tmp_128_2_reg_1307_reg_i_4
       (.CI(1'b0),
        .CO({tmp_128_2_reg_1307_reg_i_4_n_0,tmp_128_2_reg_1307_reg_i_4_n_1,tmp_128_2_reg_1307_reg_i_4_n_2,tmp_128_2_reg_1307_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp4_reg_1188[1],1'b0}),
        .O({tmp_128_2_reg_1307_reg_i_4_n_4,tmp_128_2_reg_1307_reg_i_4_n_5,tmp_128_2_reg_1307_reg_i_4_n_6,tmp_128_2_reg_1307_reg_i_4_n_7}),
        .S({tmp4_reg_1188[3:2],tmp_128_2_reg_1307_reg_i_5_n_0,tmp4_reg_1188[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_128_2_reg_1307_reg_i_5
       (.I0(tmp4_reg_1188[1]),
        .O(tmp_128_2_reg_1307_reg_i_5_n_0));
  FDRE \tmp_55_reg_1277_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \tmp_55_reg_1277_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_14),
        .Q(tmp_56_reg_1282[0]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_4),
        .Q(tmp_56_reg_1282[10]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_3),
        .Q(tmp_56_reg_1282[11]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_2),
        .Q(tmp_56_reg_1282[12]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_1),
        .Q(tmp_56_reg_1282[13]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_0),
        .Q(tmp_56_reg_1282[14]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_13),
        .Q(tmp_56_reg_1282[1]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_12),
        .Q(tmp_56_reg_1282[2]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_11),
        .Q(tmp_56_reg_1282[3]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_10),
        .Q(tmp_56_reg_1282[4]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_9),
        .Q(tmp_56_reg_1282[5]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_8),
        .Q(tmp_56_reg_1282[6]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_7),
        .Q(tmp_56_reg_1282[7]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_6),
        .Q(tmp_56_reg_1282[8]),
        .R(1'b0));
  FDRE \tmp_56_reg_1282_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_5),
        .Q(tmp_56_reg_1282[9]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[0]),
        .Q(tmp_57_reg_1322[0]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[10]),
        .Q(tmp_57_reg_1322[10]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[11]),
        .Q(tmp_57_reg_1322[11]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[12]),
        .Q(tmp_57_reg_1322[12]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[13]),
        .Q(tmp_57_reg_1322[13]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[14]),
        .Q(tmp_57_reg_1322[14]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[1]),
        .Q(tmp_57_reg_1322[1]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[2]),
        .Q(tmp_57_reg_1322[2]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[3]),
        .Q(tmp_57_reg_1322[3]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[4]),
        .Q(tmp_57_reg_1322[4]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[5]),
        .Q(tmp_57_reg_1322[5]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[6]),
        .Q(tmp_57_reg_1322[6]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[7]),
        .Q(tmp_57_reg_1322[7]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[8]),
        .Q(tmp_57_reg_1322[8]),
        .R(1'b0));
  FDRE \tmp_57_reg_1322_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[9]),
        .Q(tmp_57_reg_1322[9]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_14),
        .Q(tmp_58_reg_1327[0]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_4),
        .Q(tmp_58_reg_1327[10]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_3),
        .Q(tmp_58_reg_1327[11]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_2),
        .Q(tmp_58_reg_1327[12]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_1),
        .Q(tmp_58_reg_1327[13]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_0),
        .Q(tmp_58_reg_1327[14]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_13),
        .Q(tmp_58_reg_1327[1]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_12),
        .Q(tmp_58_reg_1327[2]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_11),
        .Q(tmp_58_reg_1327[3]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_10),
        .Q(tmp_58_reg_1327[4]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_9),
        .Q(tmp_58_reg_1327[5]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_8),
        .Q(tmp_58_reg_1327[6]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_7),
        .Q(tmp_58_reg_1327[7]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_6),
        .Q(tmp_58_reg_1327[8]),
        .R(1'b0));
  FDRE \tmp_58_reg_1327_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_5),
        .Q(tmp_58_reg_1327[9]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[0]),
        .Q(tmp_59_reg_1357[0]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[10]),
        .Q(tmp_59_reg_1357[10]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[11]),
        .Q(tmp_59_reg_1357[11]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[12]),
        .Q(tmp_59_reg_1357[12]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[13]),
        .Q(tmp_59_reg_1357[13]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[14]),
        .Q(tmp_59_reg_1357[14]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[1]),
        .Q(tmp_59_reg_1357[1]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[2]),
        .Q(tmp_59_reg_1357[2]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[3]),
        .Q(tmp_59_reg_1357[3]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[4]),
        .Q(tmp_59_reg_1357[4]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[5]),
        .Q(tmp_59_reg_1357[5]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[6]),
        .Q(tmp_59_reg_1357[6]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[7]),
        .Q(tmp_59_reg_1357[7]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[8]),
        .Q(tmp_59_reg_1357[8]),
        .R(1'b0));
  FDRE \tmp_59_reg_1357_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[9]),
        .Q(tmp_59_reg_1357[9]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_14),
        .Q(tmp_60_reg_1362[0]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_4),
        .Q(tmp_60_reg_1362[10]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_3),
        .Q(tmp_60_reg_1362[11]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_2),
        .Q(tmp_60_reg_1362[12]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_1),
        .Q(tmp_60_reg_1362[13]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_0),
        .Q(tmp_60_reg_1362[14]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_13),
        .Q(tmp_60_reg_1362[1]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_12),
        .Q(tmp_60_reg_1362[2]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_11),
        .Q(tmp_60_reg_1362[3]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_10),
        .Q(tmp_60_reg_1362[4]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_9),
        .Q(tmp_60_reg_1362[5]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_8),
        .Q(tmp_60_reg_1362[6]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_7),
        .Q(tmp_60_reg_1362[7]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_6),
        .Q(tmp_60_reg_1362[8]),
        .R(1'b0));
  FDRE \tmp_60_reg_1362_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_5),
        .Q(tmp_60_reg_1362[9]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[0]),
        .Q(tmp_61_reg_1382[0]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[10]),
        .Q(tmp_61_reg_1382[10]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[11]),
        .Q(tmp_61_reg_1382[11]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[12]),
        .Q(tmp_61_reg_1382[12]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[13]),
        .Q(tmp_61_reg_1382[13]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[14]),
        .Q(tmp_61_reg_1382[14]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[1]),
        .Q(tmp_61_reg_1382[1]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[2]),
        .Q(tmp_61_reg_1382[2]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[3]),
        .Q(tmp_61_reg_1382[3]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[4]),
        .Q(tmp_61_reg_1382[4]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[5]),
        .Q(tmp_61_reg_1382[5]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[6]),
        .Q(tmp_61_reg_1382[6]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[7]),
        .Q(tmp_61_reg_1382[7]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[8]),
        .Q(tmp_61_reg_1382[8]),
        .R(1'b0));
  FDRE \tmp_61_reg_1382_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[9]),
        .Q(tmp_61_reg_1382[9]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_14),
        .Q(tmp_62_reg_1387[0]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_4),
        .Q(tmp_62_reg_1387[10]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_3),
        .Q(tmp_62_reg_1387[11]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_2),
        .Q(tmp_62_reg_1387[12]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_1),
        .Q(tmp_62_reg_1387[13]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_0),
        .Q(tmp_62_reg_1387[14]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_13),
        .Q(tmp_62_reg_1387[1]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_12),
        .Q(tmp_62_reg_1387[2]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_11),
        .Q(tmp_62_reg_1387[3]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_10),
        .Q(tmp_62_reg_1387[4]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_9),
        .Q(tmp_62_reg_1387[5]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_8),
        .Q(tmp_62_reg_1387[6]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_7),
        .Q(tmp_62_reg_1387[7]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_6),
        .Q(tmp_62_reg_1387[8]),
        .R(1'b0));
  FDRE \tmp_62_reg_1387_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U147_n_5),
        .Q(tmp_62_reg_1387[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_1" *) 
module design_1_network_0_0_conv2d_fix16_1
   (S,
    Q,
    \Conv2D_0_b_load_cast_reg_1105_reg[10]_0 ,
    d0,
    ADDRBWRADDR,
    CO,
    D,
    ADDRARDADDR,
    Padding2D_0_array_ce1,
    Padding2D_0_array_ce0,
    \ap_CS_fsm_reg[3]_0 ,
    Conv2D_0_array_ce0,
    WEA,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    DOBDO,
    DOADO,
    q0,
    grp_conv2d_fix16_1_fu_504_ap_start_reg,
    O,
    DI,
    \p_tmp_s_reg_1416_reg[14]_i_3__0 ,
    ram_reg_0,
    grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0,
    ram_reg,
    grp_padding2d_fix16_4_fu_678_output_r_address0,
    ram_reg_0_0,
    SR,
    \p_tmp_s_reg_1416_reg[14]_0 );
  output [1:0]S;
  output [10:0]Q;
  output [0:0]\Conv2D_0_b_load_cast_reg_1105_reg[10]_0 ;
  output [15:0]d0;
  output [9:0]ADDRBWRADDR;
  output [0:0]CO;
  output [1:0]D;
  output [13:0]ADDRARDADDR;
  output Padding2D_0_array_ce1;
  output Padding2D_0_array_ce0;
  output [9:0]\ap_CS_fsm_reg[3]_0 ;
  output Conv2D_0_array_ce0;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [15:0]DOBDO;
  input [15:0]DOADO;
  input [15:0]q0;
  input grp_conv2d_fix16_1_fu_504_ap_start_reg;
  input [0:0]O;
  input [0:0]DI;
  input [1:0]\p_tmp_s_reg_1416_reg[14]_i_3__0 ;
  input [3:0]ram_reg_0;
  input [13:0]grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
  input ram_reg;
  input [9:0]grp_padding2d_fix16_4_fu_678_output_r_address0;
  input ram_reg_0_0;
  input [0:0]SR;
  input [14:0]\p_tmp_s_reg_1416_reg[14]_0 ;

  wire [13:0]A;
  wire [13:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [9:0]B;
  wire [9:1]C;
  wire CEB2;
  wire [0:0]CO;
  wire Conv2D_0_array_ce0;
  wire Conv2D_0_b_U_n_0;
  wire Conv2D_0_b_U_n_1;
  wire Conv2D_0_b_U_n_10;
  wire Conv2D_0_b_U_n_2;
  wire Conv2D_0_b_U_n_3;
  wire Conv2D_0_b_U_n_4;
  wire Conv2D_0_b_U_n_5;
  wire Conv2D_0_b_U_n_6;
  wire Conv2D_0_b_U_n_7;
  wire Conv2D_0_b_U_n_8;
  wire Conv2D_0_b_U_n_9;
  wire [0:0]\Conv2D_0_b_load_cast_reg_1105_reg[10]_0 ;
  wire [13:0]Conv2D_0_w_0_q0;
  wire [13:0]Conv2D_0_w_0_q1;
  wire [13:0]Conv2D_0_w_0_q2;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire [0:0]O;
  wire Padding2D_0_array_ce0;
  wire Padding2D_0_array_ce1;
  wire [10:0]Q;
  wire RSTC;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[0]_i_3__0_n_0 ;
  wire \ap_CS_fsm[0]_i_4__0_n_0 ;
  wire \ap_CS_fsm[17]_i_4__0_n_0 ;
  wire \ap_CS_fsm[17]_i_5__0_n_0 ;
  wire \ap_CS_fsm[17]_i_6__0_n_0 ;
  wire \ap_CS_fsm[17]_i_7__0_n_0 ;
  wire \ap_CS_fsm[17]_i_8__0_n_0 ;
  wire \ap_CS_fsm[17]_i_9__0_n_0 ;
  wire \ap_CS_fsm[2]_i_1__11_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[4]_i_4__0_n_0 ;
  wire \ap_CS_fsm[4]_i_5__0_n_0 ;
  wire \ap_CS_fsm[4]_i_6__0_n_0 ;
  wire \ap_CS_fsm[4]_i_7__0_n_0 ;
  wire \ap_CS_fsm[4]_i_8__0_n_0 ;
  wire \ap_CS_fsm[4]_i_9__0_n_0 ;
  wire \ap_CS_fsm[7]_i_1__2_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[17]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire [9:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire [15:0]d0;
  wire exitcond2_fu_518_p2;
  wire exitcond3_fu_469_p2;
  wire exitcond4_fu_444_p2;
  wire exitcond5_fu_420_p2;
  wire [9:0]grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0;
  wire grp_conv2d_fix16_1_fu_504_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
  wire [9:0]grp_padding2d_fix16_4_fu_678_output_r_address0;
  wire [15:0]in_d_1_fu_523_p2;
  wire [15:0]in_d_1_reg_1175;
  wire \in_d_1_reg_1175_reg[12]_i_1__0_n_0 ;
  wire \in_d_1_reg_1175_reg[12]_i_1__0_n_1 ;
  wire \in_d_1_reg_1175_reg[12]_i_1__0_n_2 ;
  wire \in_d_1_reg_1175_reg[12]_i_1__0_n_3 ;
  wire \in_d_1_reg_1175_reg[15]_i_1__0_n_2 ;
  wire \in_d_1_reg_1175_reg[15]_i_1__0_n_3 ;
  wire \in_d_1_reg_1175_reg[4]_i_1__0_n_0 ;
  wire \in_d_1_reg_1175_reg[4]_i_1__0_n_1 ;
  wire \in_d_1_reg_1175_reg[4]_i_1__0_n_2 ;
  wire \in_d_1_reg_1175_reg[4]_i_1__0_n_3 ;
  wire \in_d_1_reg_1175_reg[8]_i_1__0_n_0 ;
  wire \in_d_1_reg_1175_reg[8]_i_1__0_n_1 ;
  wire \in_d_1_reg_1175_reg[8]_i_1__0_n_2 ;
  wire \in_d_1_reg_1175_reg[8]_i_1__0_n_3 ;
  wire in_d_reg_348;
  wire \in_d_reg_348_reg_n_0_[0] ;
  wire \in_d_reg_348_reg_n_0_[10] ;
  wire \in_d_reg_348_reg_n_0_[11] ;
  wire \in_d_reg_348_reg_n_0_[12] ;
  wire \in_d_reg_348_reg_n_0_[13] ;
  wire \in_d_reg_348_reg_n_0_[14] ;
  wire \in_d_reg_348_reg_n_0_[15] ;
  wire \in_d_reg_348_reg_n_0_[1] ;
  wire \in_d_reg_348_reg_n_0_[2] ;
  wire \in_d_reg_348_reg_n_0_[3] ;
  wire \in_d_reg_348_reg_n_0_[4] ;
  wire \in_d_reg_348_reg_n_0_[5] ;
  wire \in_d_reg_348_reg_n_0_[6] ;
  wire \in_d_reg_348_reg_n_0_[7] ;
  wire \in_d_reg_348_reg_n_0_[8] ;
  wire \in_d_reg_348_reg_n_0_[9] ;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_16;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_17;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_18;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_19;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_20;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_21;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_22;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_23;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_24;
  wire network_mul_mul_16s_14s_30_1_1_U10_n_25;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_0;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_1;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_10;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_11;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_12;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_13;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_14;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_15;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_2;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_3;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_4;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_5;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_6;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_7;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_8;
  wire network_mul_mul_16s_14s_30_1_1_U7_n_9;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_17;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_18;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_19;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_20;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_21;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_22;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_23;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_24;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_25;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_26;
  wire network_mul_mul_16s_14s_30_1_1_U8_n_27;
  wire network_mul_mul_16s_14s_30_1_1_U9_n_18;
  wire network_mul_mul_16s_14s_30_1_1_U9_n_19;
  wire network_mul_mul_16s_14s_30_1_1_U9_n_20;
  wire network_mul_mul_16s_14s_30_1_1_U9_n_21;
  wire network_mul_mul_16s_14s_30_1_1_U9_n_22;
  wire network_mul_mul_16s_14s_30_1_1_U9_n_23;
  wire [13:2]next_mul2_fu_415_p2;
  wire [13:2]next_mul2_reg_1087;
  wire \next_mul2_reg_1087[6]_i_2_n_0 ;
  wire \next_mul2_reg_1087[6]_i_3_n_0 ;
  wire \next_mul2_reg_1087_reg[10]_i_1_n_0 ;
  wire \next_mul2_reg_1087_reg[10]_i_1_n_1 ;
  wire \next_mul2_reg_1087_reg[10]_i_1_n_2 ;
  wire \next_mul2_reg_1087_reg[10]_i_1_n_3 ;
  wire \next_mul2_reg_1087_reg[13]_i_1_n_2 ;
  wire \next_mul2_reg_1087_reg[13]_i_1_n_3 ;
  wire \next_mul2_reg_1087_reg[6]_i_1_n_0 ;
  wire \next_mul2_reg_1087_reg[6]_i_1_n_1 ;
  wire \next_mul2_reg_1087_reg[6]_i_1_n_2 ;
  wire \next_mul2_reg_1087_reg[6]_i_1_n_3 ;
  wire [7:0]next_mul5_fu_410_p2;
  wire [7:0]next_mul5_reg_1082;
  wire \next_mul5_reg_1082_reg[4]_i_1_n_0 ;
  wire \next_mul5_reg_1082_reg[4]_i_1_n_1 ;
  wire \next_mul5_reg_1082_reg[4]_i_1_n_2 ;
  wire \next_mul5_reg_1082_reg[4]_i_1_n_3 ;
  wire \next_mul5_reg_1082_reg[7]_i_1__0_n_2 ;
  wire \next_mul5_reg_1082_reg[7]_i_1__0_n_3 ;
  wire [9:1]next_mul_fu_533_p2;
  wire [9:1]next_mul_reg_1180;
  wire \next_mul_reg_1180[5]_i_2_n_0 ;
  wire \next_mul_reg_1180[5]_i_3_n_0 ;
  wire \next_mul_reg_1180[5]_i_4_n_0 ;
  wire \next_mul_reg_1180_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_1180_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_1180_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_1180_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_1180_reg[9]_i_1__0_n_1 ;
  wire \next_mul_reg_1180_reg[9]_i_1__0_n_2 ;
  wire \next_mul_reg_1180_reg[9]_i_1__0_n_3 ;
  wire [15:0]out_d_3_fu_425_p2;
  wire [15:0]out_d_3_reg_1095;
  wire \out_d_3_reg_1095_reg[12]_i_1__0_n_0 ;
  wire \out_d_3_reg_1095_reg[12]_i_1__0_n_1 ;
  wire \out_d_3_reg_1095_reg[12]_i_1__0_n_2 ;
  wire \out_d_3_reg_1095_reg[12]_i_1__0_n_3 ;
  wire \out_d_3_reg_1095_reg[15]_i_1__0_n_2 ;
  wire \out_d_3_reg_1095_reg[15]_i_1__0_n_3 ;
  wire \out_d_3_reg_1095_reg[4]_i_1__0_n_0 ;
  wire \out_d_3_reg_1095_reg[4]_i_1__0_n_1 ;
  wire \out_d_3_reg_1095_reg[4]_i_1__0_n_2 ;
  wire \out_d_3_reg_1095_reg[4]_i_1__0_n_3 ;
  wire \out_d_3_reg_1095_reg[8]_i_1__0_n_0 ;
  wire \out_d_3_reg_1095_reg[8]_i_1__0_n_1 ;
  wire \out_d_3_reg_1095_reg[8]_i_1__0_n_2 ;
  wire \out_d_3_reg_1095_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_291;
  wire \out_d_reg_291_reg_n_0_[0] ;
  wire \out_d_reg_291_reg_n_0_[10] ;
  wire \out_d_reg_291_reg_n_0_[11] ;
  wire \out_d_reg_291_reg_n_0_[12] ;
  wire \out_d_reg_291_reg_n_0_[13] ;
  wire \out_d_reg_291_reg_n_0_[14] ;
  wire \out_d_reg_291_reg_n_0_[15] ;
  wire \out_d_reg_291_reg_n_0_[1] ;
  wire \out_d_reg_291_reg_n_0_[2] ;
  wire \out_d_reg_291_reg_n_0_[3] ;
  wire \out_d_reg_291_reg_n_0_[4] ;
  wire \out_d_reg_291_reg_n_0_[5] ;
  wire \out_d_reg_291_reg_n_0_[6] ;
  wire \out_d_reg_291_reg_n_0_[7] ;
  wire \out_d_reg_291_reg_n_0_[8] ;
  wire \out_d_reg_291_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_449_p2;
  wire [15:0]out_h_3_reg_1118;
  wire \out_h_3_reg_1118_reg[12]_i_1__0_n_0 ;
  wire \out_h_3_reg_1118_reg[12]_i_1__0_n_1 ;
  wire \out_h_3_reg_1118_reg[12]_i_1__0_n_2 ;
  wire \out_h_3_reg_1118_reg[12]_i_1__0_n_3 ;
  wire \out_h_3_reg_1118_reg[15]_i_1__0_n_2 ;
  wire \out_h_3_reg_1118_reg[15]_i_1__0_n_3 ;
  wire \out_h_3_reg_1118_reg[4]_i_1__0_n_0 ;
  wire \out_h_3_reg_1118_reg[4]_i_1__0_n_1 ;
  wire \out_h_3_reg_1118_reg[4]_i_1__0_n_2 ;
  wire \out_h_3_reg_1118_reg[4]_i_1__0_n_3 ;
  wire \out_h_3_reg_1118_reg[8]_i_1__0_n_0 ;
  wire \out_h_3_reg_1118_reg[8]_i_1__0_n_1 ;
  wire \out_h_3_reg_1118_reg[8]_i_1__0_n_2 ;
  wire \out_h_3_reg_1118_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_326;
  wire \out_h_reg_326_reg_n_0_[0] ;
  wire \out_h_reg_326_reg_n_0_[10] ;
  wire \out_h_reg_326_reg_n_0_[11] ;
  wire \out_h_reg_326_reg_n_0_[12] ;
  wire \out_h_reg_326_reg_n_0_[13] ;
  wire \out_h_reg_326_reg_n_0_[14] ;
  wire \out_h_reg_326_reg_n_0_[15] ;
  wire \out_h_reg_326_reg_n_0_[1] ;
  wire \out_h_reg_326_reg_n_0_[2] ;
  wire \out_h_reg_326_reg_n_0_[3] ;
  wire \out_h_reg_326_reg_n_0_[4] ;
  wire \out_h_reg_326_reg_n_0_[5] ;
  wire \out_h_reg_326_reg_n_0_[6] ;
  wire \out_h_reg_326_reg_n_0_[7] ;
  wire \out_h_reg_326_reg_n_0_[8] ;
  wire \out_h_reg_326_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_474_p2;
  wire [15:0]out_w_3_reg_1141;
  wire \out_w_3_reg_1141_reg[12]_i_1__0_n_0 ;
  wire \out_w_3_reg_1141_reg[12]_i_1__0_n_1 ;
  wire \out_w_3_reg_1141_reg[12]_i_1__0_n_2 ;
  wire \out_w_3_reg_1141_reg[12]_i_1__0_n_3 ;
  wire \out_w_3_reg_1141_reg[15]_i_1__0_n_2 ;
  wire \out_w_3_reg_1141_reg[15]_i_1__0_n_3 ;
  wire \out_w_3_reg_1141_reg[4]_i_1__0_n_0 ;
  wire \out_w_3_reg_1141_reg[4]_i_1__0_n_1 ;
  wire \out_w_3_reg_1141_reg[4]_i_1__0_n_2 ;
  wire \out_w_3_reg_1141_reg[4]_i_1__0_n_3 ;
  wire \out_w_3_reg_1141_reg[8]_i_1__0_n_0 ;
  wire \out_w_3_reg_1141_reg[8]_i_1__0_n_1 ;
  wire \out_w_3_reg_1141_reg[8]_i_1__0_n_2 ;
  wire \out_w_3_reg_1141_reg[8]_i_1__0_n_3 ;
  wire [15:0]out_w_reg_337;
  wire [13:0]output_addr11_reg_1153;
  wire [15:0]p_0_in;
  wire [8:0]p_1_in;
  wire [8:0]p_3_in;
  wire p_5_in;
  wire p_tmp_s_reg_1416;
  wire \p_tmp_s_reg_1416[14]_i_16__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_17__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_19__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_20__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_21__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_22__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_23__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_24__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_25__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_26__0_n_0 ;
  wire [14:0]\p_tmp_s_reg_1416_reg[14]_0 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12__0_n_0 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12__0_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12__0_n_3 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18__0_n_0 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18__0_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18__0_n_3 ;
  wire [1:0]\p_tmp_s_reg_1416_reg[14]_i_3__0 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_7__0_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_7__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_7__0_n_3 ;
  wire \p_tmp_s_reg_1416_reg_n_0_[0] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[10] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[11] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[12] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[13] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[14] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[1] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[2] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[3] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[4] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[5] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[6] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[7] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[8] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[9] ;
  wire [13:2]phi_mul1_reg_302;
  wire [7:0]phi_mul4_reg_314;
  wire [9:1]phi_mul_reg_359;
  wire [15:0]q0;
  wire ram_reg;
  wire [3:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_20_n_0;
  wire ram_reg_0_i_25_n_2;
  wire ram_reg_0_i_25_n_3;
  wire ram_reg_0_i_28_n_0;
  wire ram_reg_0_i_28_n_1;
  wire ram_reg_0_i_28_n_2;
  wire ram_reg_0_i_28_n_3;
  wire ram_reg_0_i_29_n_0;
  wire ram_reg_0_i_30_n_0;
  wire ram_reg_0_i_31_n_0;
  wire ram_reg_0_i_32_n_0;
  wire ram_reg_0_i_33_n_0;
  wire ram_reg_0_i_34_n_0;
  wire ram_reg_i_100__0_n_0;
  wire ram_reg_i_101__0_n_0;
  wire ram_reg_i_103__0_n_0;
  wire ram_reg_i_104__0_n_0;
  wire ram_reg_i_112_n_0;
  wire ram_reg_i_113__0_n_0;
  wire ram_reg_i_114__0_n_0;
  wire ram_reg_i_115__0_n_0;
  wire ram_reg_i_129_n_0;
  wire ram_reg_i_130_n_0;
  wire ram_reg_i_131_n_0;
  wire ram_reg_i_132_n_0;
  wire ram_reg_i_134__0_n_0;
  wire ram_reg_i_135__0_n_0;
  wire ram_reg_i_61_n_3;
  wire ram_reg_i_61_n_6;
  wire ram_reg_i_61_n_7;
  wire ram_reg_i_62__0_n_0;
  wire ram_reg_i_62__0_n_1;
  wire ram_reg_i_62__0_n_2;
  wire ram_reg_i_62__0_n_3;
  wire ram_reg_i_62__0_n_4;
  wire ram_reg_i_62__0_n_5;
  wire ram_reg_i_62__0_n_6;
  wire ram_reg_i_62__0_n_7;
  wire ram_reg_i_63__0_n_0;
  wire ram_reg_i_63__0_n_1;
  wire ram_reg_i_63__0_n_2;
  wire ram_reg_i_63__0_n_3;
  wire ram_reg_i_63__0_n_4;
  wire ram_reg_i_63__0_n_5;
  wire ram_reg_i_63__0_n_6;
  wire ram_reg_i_63__0_n_7;
  wire ram_reg_i_65_n_3;
  wire ram_reg_i_65_n_6;
  wire ram_reg_i_65_n_7;
  wire ram_reg_i_70_n_0;
  wire ram_reg_i_70_n_1;
  wire ram_reg_i_70_n_2;
  wire ram_reg_i_70_n_3;
  wire ram_reg_i_70_n_4;
  wire ram_reg_i_70_n_5;
  wire ram_reg_i_70_n_6;
  wire ram_reg_i_70_n_7;
  wire ram_reg_i_78__0_n_0;
  wire ram_reg_i_78__0_n_1;
  wire ram_reg_i_78__0_n_2;
  wire ram_reg_i_78__0_n_3;
  wire ram_reg_i_78__0_n_4;
  wire ram_reg_i_78__0_n_5;
  wire ram_reg_i_78__0_n_6;
  wire ram_reg_i_78__0_n_7;
  wire ram_reg_i_84_n_0;
  wire ram_reg_i_85__0_n_0;
  wire ram_reg_i_90__0_n_0;
  wire ram_reg_i_91__0_n_0;
  wire ram_reg_i_92__0_n_0;
  wire ram_reg_i_93__0_n_0;
  wire ram_reg_i_98__0_n_0;
  wire ram_reg_i_99__0_n_0;
  wire reg_3700;
  wire reg_3740;
  wire reg_3780;
  wire reg_3820;
  wire reg_3860;
  wire [15:0]tmp1_fu_859_p2;
  wire [15:0]tmp1_reg_1386;
  wire \tmp1_reg_1386[11]_i_6_n_0 ;
  wire \tmp1_reg_1386[11]_i_7_n_0 ;
  wire \tmp1_reg_1386[11]_i_8_n_0 ;
  wire \tmp1_reg_1386[11]_i_9_n_0 ;
  wire \tmp1_reg_1386[15]_i_6_n_0 ;
  wire \tmp1_reg_1386[15]_i_7_n_0 ;
  wire \tmp1_reg_1386[15]_i_8_n_0 ;
  wire \tmp1_reg_1386[3]_i_3_n_0 ;
  wire \tmp1_reg_1386[3]_i_4_n_0 ;
  wire \tmp1_reg_1386[3]_i_5_n_0 ;
  wire \tmp1_reg_1386[3]_i_6_n_0 ;
  wire \tmp1_reg_1386[3]_i_7_n_0 ;
  wire \tmp1_reg_1386[3]_i_8_n_0 ;
  wire \tmp1_reg_1386[7]_i_6_n_0 ;
  wire \tmp1_reg_1386[7]_i_7_n_0 ;
  wire \tmp1_reg_1386[7]_i_8_n_0 ;
  wire \tmp1_reg_1386[7]_i_9_n_0 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_0 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_3 ;
  wire \tmp1_reg_1386_reg[15]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[15]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[15]_i_1_n_3 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_0 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_3 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_0 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_3 ;
  wire [15:0]tmp2_fu_807_p2;
  wire [15:0]tmp2_reg_1366;
  wire \tmp2_reg_1366[11]_i_2__0_n_0 ;
  wire \tmp2_reg_1366[11]_i_3__0_n_0 ;
  wire \tmp2_reg_1366[11]_i_4__0_n_0 ;
  wire \tmp2_reg_1366[11]_i_5__0_n_0 ;
  wire \tmp2_reg_1366[15]_i_2__0_n_0 ;
  wire \tmp2_reg_1366[15]_i_3__0_n_0 ;
  wire \tmp2_reg_1366[15]_i_4__0_n_0 ;
  wire \tmp2_reg_1366[15]_i_5__0_n_0 ;
  wire \tmp2_reg_1366[3]_i_2__0_n_0 ;
  wire \tmp2_reg_1366[3]_i_3__0_n_0 ;
  wire \tmp2_reg_1366[3]_i_4__0_n_0 ;
  wire \tmp2_reg_1366[3]_i_5__0_n_0 ;
  wire \tmp2_reg_1366[7]_i_2__0_n_0 ;
  wire \tmp2_reg_1366[7]_i_3__0_n_0 ;
  wire \tmp2_reg_1366[7]_i_4__0_n_0 ;
  wire \tmp2_reg_1366[7]_i_5__0_n_0 ;
  wire \tmp2_reg_1366_reg[11]_i_1__0_n_0 ;
  wire \tmp2_reg_1366_reg[11]_i_1__0_n_1 ;
  wire \tmp2_reg_1366_reg[11]_i_1__0_n_2 ;
  wire \tmp2_reg_1366_reg[11]_i_1__0_n_3 ;
  wire \tmp2_reg_1366_reg[15]_i_1__0_n_1 ;
  wire \tmp2_reg_1366_reg[15]_i_1__0_n_2 ;
  wire \tmp2_reg_1366_reg[15]_i_1__0_n_3 ;
  wire \tmp2_reg_1366_reg[3]_i_1__0_n_0 ;
  wire \tmp2_reg_1366_reg[3]_i_1__0_n_1 ;
  wire \tmp2_reg_1366_reg[3]_i_1__0_n_2 ;
  wire \tmp2_reg_1366_reg[3]_i_1__0_n_3 ;
  wire \tmp2_reg_1366_reg[7]_i_1__0_n_0 ;
  wire \tmp2_reg_1366_reg[7]_i_1__0_n_1 ;
  wire \tmp2_reg_1366_reg[7]_i_1__0_n_2 ;
  wire \tmp2_reg_1366_reg[7]_i_1__0_n_3 ;
  wire [9:0]tmp4_fu_544_p2;
  wire [9:0]tmp4_reg_1191;
  wire tmp5_1_reg_1242_reg_i_1__0_n_7;
  wire tmp5_1_reg_1242_reg_i_2__0_n_0;
  wire tmp5_1_reg_1242_reg_i_2__0_n_1;
  wire tmp5_1_reg_1242_reg_i_2__0_n_2;
  wire tmp5_1_reg_1242_reg_i_2__0_n_3;
  wire tmp5_1_reg_1242_reg_i_2__0_n_4;
  wire tmp5_1_reg_1242_reg_i_2__0_n_5;
  wire tmp5_1_reg_1242_reg_i_2__0_n_6;
  wire tmp5_1_reg_1242_reg_i_2__0_n_7;
  wire tmp5_1_reg_1242_reg_i_3__0_n_0;
  wire tmp5_1_reg_1242_reg_i_3__0_n_1;
  wire tmp5_1_reg_1242_reg_i_3__0_n_2;
  wire tmp5_1_reg_1242_reg_i_3__0_n_3;
  wire tmp5_1_reg_1242_reg_i_3__0_n_4;
  wire tmp5_1_reg_1242_reg_i_3__0_n_5;
  wire tmp5_1_reg_1242_reg_i_3__0_n_6;
  wire tmp5_1_reg_1242_reg_i_3__0_n_7;
  wire tmp5_1_reg_1242_reg_i_4__0_n_0;
  wire tmp5_1_reg_1242_reg_n_100;
  wire tmp5_1_reg_1242_reg_n_101;
  wire tmp5_1_reg_1242_reg_n_102;
  wire tmp5_1_reg_1242_reg_n_103;
  wire tmp5_1_reg_1242_reg_n_104;
  wire tmp5_1_reg_1242_reg_n_105;
  wire tmp5_1_reg_1242_reg_n_96;
  wire tmp5_1_reg_1242_reg_n_97;
  wire tmp5_1_reg_1242_reg_n_98;
  wire tmp5_1_reg_1242_reg_n_99;
  wire tmp5_reg_1198_reg_i_10__0_n_0;
  wire tmp5_reg_1198_reg_i_11__0_n_0;
  wire tmp5_reg_1198_reg_i_12__0_n_0;
  wire tmp5_reg_1198_reg_i_13__0_n_0;
  wire tmp5_reg_1198_reg_i_1__0_n_3;
  wire tmp5_reg_1198_reg_i_2__0_n_0;
  wire tmp5_reg_1198_reg_i_2__0_n_1;
  wire tmp5_reg_1198_reg_i_2__0_n_2;
  wire tmp5_reg_1198_reg_i_2__0_n_3;
  wire tmp5_reg_1198_reg_i_3__0_n_0;
  wire tmp5_reg_1198_reg_i_3__0_n_1;
  wire tmp5_reg_1198_reg_i_3__0_n_2;
  wire tmp5_reg_1198_reg_i_3__0_n_3;
  wire tmp5_reg_1198_reg_i_4__0_n_0;
  wire tmp5_reg_1198_reg_i_5__0_n_0;
  wire tmp5_reg_1198_reg_i_6__0_n_0;
  wire tmp5_reg_1198_reg_i_7__0_n_0;
  wire tmp5_reg_1198_reg_i_8__0_n_0;
  wire tmp5_reg_1198_reg_i_9__0_n_0;
  wire tmp5_reg_1198_reg_n_100;
  wire tmp5_reg_1198_reg_n_101;
  wire tmp5_reg_1198_reg_n_102;
  wire tmp5_reg_1198_reg_n_103;
  wire tmp5_reg_1198_reg_n_104;
  wire tmp5_reg_1198_reg_n_105;
  wire tmp5_reg_1198_reg_n_96;
  wire tmp5_reg_1198_reg_n_97;
  wire tmp5_reg_1198_reg_n_98;
  wire tmp5_reg_1198_reg_n_99;
  wire [15:0]tmp9_fu_898_p2;
  wire [15:0]tmp9_reg_1401;
  wire \tmp9_reg_1401[11]_i_2_n_0 ;
  wire \tmp9_reg_1401[11]_i_3_n_0 ;
  wire \tmp9_reg_1401[11]_i_4_n_0 ;
  wire \tmp9_reg_1401[11]_i_5_n_0 ;
  wire \tmp9_reg_1401[15]_i_2_n_0 ;
  wire \tmp9_reg_1401[15]_i_3_n_0 ;
  wire \tmp9_reg_1401[15]_i_4_n_0 ;
  wire \tmp9_reg_1401[15]_i_5_n_0 ;
  wire \tmp9_reg_1401[3]_i_2_n_0 ;
  wire \tmp9_reg_1401[3]_i_3_n_0 ;
  wire \tmp9_reg_1401[3]_i_4_n_0 ;
  wire \tmp9_reg_1401[3]_i_5_n_0 ;
  wire \tmp9_reg_1401[7]_i_2_n_0 ;
  wire \tmp9_reg_1401[7]_i_3_n_0 ;
  wire \tmp9_reg_1401[7]_i_4_n_0 ;
  wire \tmp9_reg_1401[7]_i_5_n_0 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_0 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_3 ;
  wire \tmp9_reg_1401_reg[15]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[15]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[15]_i_1_n_3 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_0 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_3 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_0 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_3 ;
  wire [9:0]tmp_113_reg_1123;
  wire [9:0]tmp_114_reg_1146_reg__0;
  wire tmp_115_fu_488_p2_i_10_n_0;
  wire tmp_115_fu_488_p2_i_11_n_0;
  wire tmp_115_fu_488_p2_i_12_n_0;
  wire tmp_115_fu_488_p2_i_13_n_0;
  wire tmp_115_fu_488_p2_i_14_n_0;
  wire tmp_115_fu_488_p2_i_15_n_0;
  wire tmp_115_fu_488_p2_i_16_n_0;
  wire tmp_115_fu_488_p2_i_17_n_0;
  wire tmp_115_fu_488_p2_i_18_n_0;
  wire tmp_115_fu_488_p2_i_1_n_3;
  wire tmp_115_fu_488_p2_i_2_n_0;
  wire tmp_115_fu_488_p2_i_2_n_1;
  wire tmp_115_fu_488_p2_i_2_n_2;
  wire tmp_115_fu_488_p2_i_2_n_3;
  wire tmp_115_fu_488_p2_i_3_n_0;
  wire tmp_115_fu_488_p2_i_3_n_1;
  wire tmp_115_fu_488_p2_i_3_n_2;
  wire tmp_115_fu_488_p2_i_3_n_3;
  wire tmp_115_fu_488_p2_i_4_n_0;
  wire tmp_115_fu_488_p2_i_4_n_1;
  wire tmp_115_fu_488_p2_i_4_n_2;
  wire tmp_115_fu_488_p2_i_4_n_3;
  wire tmp_115_fu_488_p2_i_5_n_0;
  wire tmp_115_fu_488_p2_i_6_n_0;
  wire tmp_115_fu_488_p2_i_7_n_0;
  wire tmp_115_fu_488_p2_i_8_n_0;
  wire tmp_115_fu_488_p2_i_9_n_0;
  wire tmp_115_fu_488_p2_n_100;
  wire tmp_115_fu_488_p2_n_101;
  wire tmp_115_fu_488_p2_n_102;
  wire tmp_115_fu_488_p2_n_103;
  wire tmp_115_fu_488_p2_n_104;
  wire tmp_115_fu_488_p2_n_105;
  wire tmp_115_fu_488_p2_n_92;
  wire tmp_115_fu_488_p2_n_93;
  wire tmp_115_fu_488_p2_n_94;
  wire tmp_115_fu_488_p2_n_95;
  wire tmp_115_fu_488_p2_n_96;
  wire tmp_115_fu_488_p2_n_97;
  wire tmp_115_fu_488_p2_n_98;
  wire tmp_115_fu_488_p2_n_99;
  wire [7:0]tmp_121_fu_538_p2;
  wire \tmp_121_reg_1185[3]_i_2_n_0 ;
  wire \tmp_121_reg_1185[3]_i_3_n_0 ;
  wire \tmp_121_reg_1185[3]_i_4_n_0 ;
  wire \tmp_121_reg_1185[3]_i_5_n_0 ;
  wire \tmp_121_reg_1185[7]_i_2_n_0 ;
  wire \tmp_121_reg_1185[7]_i_3_n_0 ;
  wire \tmp_121_reg_1185[7]_i_4_n_0 ;
  wire \tmp_121_reg_1185[7]_i_5_n_0 ;
  wire \tmp_121_reg_1185_reg[3]_i_1_n_0 ;
  wire \tmp_121_reg_1185_reg[3]_i_1_n_1 ;
  wire \tmp_121_reg_1185_reg[3]_i_1_n_2 ;
  wire \tmp_121_reg_1185_reg[3]_i_1_n_3 ;
  wire \tmp_121_reg_1185_reg[7]_i_1_n_1 ;
  wire \tmp_121_reg_1185_reg[7]_i_1_n_2 ;
  wire \tmp_121_reg_1185_reg[7]_i_1_n_3 ;
  wire \tmp_121_reg_1185_reg_n_0_[5] ;
  wire \tmp_121_reg_1185_reg_n_0_[6] ;
  wire \tmp_121_reg_1185_reg_n_0_[7] ;
  wire [7:0]tmp_122_reg_1215;
  wire \tmp_127_0_1_cast_reg_1158[1]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[2]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[3]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[4]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[5]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[6]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[6]_i_2__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[7]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[8]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[9]_i_1__0_n_0 ;
  wire [9:0]tmp_127_0_1_cast_reg_1158_reg__0__0;
  wire \tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ;
  wire [9:1]tmp_127_0_2_cast_reg_1165_reg__0__0;
  wire tmp_128_2_1_reg_1316_reg_n_100;
  wire tmp_128_2_1_reg_1316_reg_n_101;
  wire tmp_128_2_1_reg_1316_reg_n_102;
  wire tmp_128_2_1_reg_1316_reg_n_103;
  wire tmp_128_2_1_reg_1316_reg_n_104;
  wire tmp_128_2_1_reg_1316_reg_n_105;
  wire tmp_128_2_1_reg_1316_reg_n_96;
  wire tmp_128_2_1_reg_1316_reg_n_97;
  wire tmp_128_2_1_reg_1316_reg_n_98;
  wire tmp_128_2_1_reg_1316_reg_n_99;
  wire tmp_128_2_2_reg_1321_reg_n_100;
  wire tmp_128_2_2_reg_1321_reg_n_101;
  wire tmp_128_2_2_reg_1321_reg_n_102;
  wire tmp_128_2_2_reg_1321_reg_n_103;
  wire tmp_128_2_2_reg_1321_reg_n_104;
  wire tmp_128_2_2_reg_1321_reg_n_105;
  wire tmp_128_2_2_reg_1321_reg_n_96;
  wire tmp_128_2_2_reg_1321_reg_n_97;
  wire tmp_128_2_2_reg_1321_reg_n_98;
  wire tmp_128_2_2_reg_1321_reg_n_99;
  wire tmp_128_2_reg_1311_reg_i_1__0_n_3;
  wire tmp_128_2_reg_1311_reg_i_2__0_n_0;
  wire tmp_128_2_reg_1311_reg_i_2__0_n_1;
  wire tmp_128_2_reg_1311_reg_i_2__0_n_2;
  wire tmp_128_2_reg_1311_reg_i_2__0_n_3;
  wire tmp_128_2_reg_1311_reg_i_3__0_n_0;
  wire tmp_128_2_reg_1311_reg_i_3__0_n_1;
  wire tmp_128_2_reg_1311_reg_i_3__0_n_2;
  wire tmp_128_2_reg_1311_reg_i_3__0_n_3;
  wire tmp_128_2_reg_1311_reg_i_4__0_n_0;
  wire tmp_128_2_reg_1311_reg_n_100;
  wire tmp_128_2_reg_1311_reg_n_101;
  wire tmp_128_2_reg_1311_reg_n_102;
  wire tmp_128_2_reg_1311_reg_n_103;
  wire tmp_128_2_reg_1311_reg_n_104;
  wire tmp_128_2_reg_1311_reg_n_105;
  wire tmp_128_2_reg_1311_reg_n_96;
  wire tmp_128_2_reg_1311_reg_n_97;
  wire tmp_128_2_reg_1311_reg_n_98;
  wire tmp_128_2_reg_1311_reg_n_99;
  wire [7:2]tmp_133_fu_582_p1;
  wire [15:0]tmp_135_reg_1281;
  wire [15:0]tmp_137_0_1_reg_1326;
  wire [15:0]tmp_137_0_2_reg_1331;
  wire [15:0]tmp_137_1_1_reg_1371;
  wire [15:0]tmp_137_1_2_reg_1376;
  wire [14:0]tmp_137_1_reg_1336;
  wire [15:0]tmp_137_2_1_reg_1396;
  wire [15:0]tmp_137_2_2_reg_1406;
  wire [15:0]tmp_137_2_reg_1391;
  wire [15:0]tmp_138_2_2_fu_933_p2;
  wire [15:0]tmp_138_2_2_reg_1411;
  wire \tmp_138_2_2_reg_1411[11]_i_11_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_12_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_13_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_14_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_15_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_16_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_17_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_18_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_9_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_11_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_12_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_13_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_14_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_15_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_16_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_17_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_18_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_19_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_20_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_21_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_22_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_23_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_24_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_25_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_11_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_12_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_13_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_14_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_15_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_16_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_17_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_9_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_1_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_3 ;
  wire [7:3]tmp_51_fu_563_p2;
  wire tmp_reg_11280;
  wire [3:2]\NLW_ap_CS_fsm_reg[17]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_1175_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_1175_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul2_reg_1087_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul2_reg_1087_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul5_reg_1082_reg[7]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_1082_reg[7]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_1180_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_1095_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_1095_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_1118_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_1118_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_1141_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_1141_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_18__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_7__0_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_25_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_28_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_61_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_61_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_65_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_65_O_UNCONNECTED;
  wire [3:3]\NLW_tmp1_reg_1386_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp2_reg_1366_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_tmp5_1_reg_1242_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_1_reg_1242_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_1_reg_1242_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1242_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp5_1_reg_1242_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_1_reg_1242_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1242_reg_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp5_1_reg_1242_reg_i_1__0_O_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_reg_1198_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_reg_1198_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_reg_1198_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp5_reg_1198_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_reg_1198_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp5_reg_1198_reg_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp5_reg_1198_reg_i_1__0_O_UNCONNECTED;
  wire [3:3]\NLW_tmp9_reg_1401_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_115_fu_488_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_488_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_488_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_115_fu_488_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_488_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_488_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_115_fu_488_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_115_fu_488_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_115_fu_488_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_115_fu_488_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_115_fu_488_p2_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_115_fu_488_p2_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_115_fu_488_p2_i_1_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_121_reg_1185_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_128_2_1_reg_1316_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_1_reg_1316_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_1_reg_1316_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_1_reg_1316_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_128_2_1_reg_1316_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_1_reg_1316_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_2_reg_1321_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_2_reg_1321_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_2_reg_1321_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_128_2_2_reg_1321_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_2_reg_1321_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_reg_1311_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_reg_1311_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_reg_1311_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_128_2_reg_1311_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_reg_1311_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_128_2_reg_1311_reg_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_128_2_reg_1311_reg_i_1__0_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_138_2_2_reg_1411_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_138_2_2_reg_1411_reg[15]_i_9_CO_UNCONNECTED ;

  design_1_network_0_0_conv2d_fix16_1_Conv2D_0_b Conv2D_0_b_U
       (.Q({\out_d_reg_291_reg_n_0_[3] ,\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] ,\out_d_reg_291_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[10] ({Conv2D_0_b_U_n_0,Conv2D_0_b_U_n_1,Conv2D_0_b_U_n_2,Conv2D_0_b_U_n_3,Conv2D_0_b_U_n_4,Conv2D_0_b_U_n_5,Conv2D_0_b_U_n_6,Conv2D_0_b_U_n_7,Conv2D_0_b_U_n_8,Conv2D_0_b_U_n_9,Conv2D_0_b_U_n_10}));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_10),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_0),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_9),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_8),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_7),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_6),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_5),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_4),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_3),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_2),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_1105_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_0_b_U_n_1),
        .Q(Q[9]),
        .R(1'b0));
  design_1_network_0_0_conv2d_fix16_1_Conv2D_0_w_0 Conv2D_0_w_0_U
       (.D(tmp_133_fu_582_p1),
        .DOBDO(Conv2D_0_w_0_q1),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_clk(ap_clk),
        .p_5_in(p_5_in),
        .q0(Conv2D_0_w_0_q0),
        .q0_reg(tmp_122_reg_1215),
        .q2(Conv2D_0_w_0_q2),
        .\tmp_122_reg_1215_reg[7] ({\tmp_121_reg_1185_reg_n_0_[7] ,\tmp_121_reg_1185_reg_n_0_[6] ,\tmp_121_reg_1185_reg_n_0_[5] ,tmp_51_fu_563_p2}));
  LUT6 #(
    .INIT(64'h4447444444444444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I3(reg_3740),
        .I4(\ap_CS_fsm[0]_i_3__0_n_0 ),
        .I5(\ap_CS_fsm[0]_i_4__0_n_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(exitcond5_fu_420_p2),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state6),
        .I5(RSTC),
        .O(\ap_CS_fsm[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .I2(CEB2),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[17]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_518_p2),
        .O(ap_NS_fsm[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[17]_i_4__0 
       (.I0(\in_d_reg_348_reg_n_0_[15] ),
        .O(\ap_CS_fsm[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_5__0 
       (.I0(\in_d_reg_348_reg_n_0_[14] ),
        .I1(\in_d_reg_348_reg_n_0_[13] ),
        .I2(\in_d_reg_348_reg_n_0_[12] ),
        .O(\ap_CS_fsm[17]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_6__0 
       (.I0(\in_d_reg_348_reg_n_0_[11] ),
        .I1(\in_d_reg_348_reg_n_0_[10] ),
        .I2(\in_d_reg_348_reg_n_0_[9] ),
        .O(\ap_CS_fsm[17]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_7__0 
       (.I0(\in_d_reg_348_reg_n_0_[8] ),
        .I1(\in_d_reg_348_reg_n_0_[7] ),
        .I2(\in_d_reg_348_reg_n_0_[6] ),
        .O(\ap_CS_fsm[17]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_8__0 
       (.I0(\in_d_reg_348_reg_n_0_[5] ),
        .I1(\in_d_reg_348_reg_n_0_[4] ),
        .I2(\in_d_reg_348_reg_n_0_[3] ),
        .O(\ap_CS_fsm[17]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[17]_i_9__0 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .I1(\in_d_reg_348_reg_n_0_[1] ),
        .I2(\in_d_reg_348_reg_n_0_[0] ),
        .O(\ap_CS_fsm[17]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_444_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__11 
       (.I0(exitcond5_fu_420_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\out_d_reg_291_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\out_d_reg_291_reg_n_0_[14] ),
        .I1(\out_d_reg_291_reg_n_0_[13] ),
        .I2(\out_d_reg_291_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\out_d_reg_291_reg_n_0_[11] ),
        .I1(\out_d_reg_291_reg_n_0_[10] ),
        .I2(\out_d_reg_291_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\out_d_reg_291_reg_n_0_[8] ),
        .I1(\out_d_reg_291_reg_n_0_[7] ),
        .I2(\out_d_reg_291_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(\out_d_reg_291_reg_n_0_[5] ),
        .I1(\out_d_reg_291_reg_n_0_[4] ),
        .I2(\out_d_reg_291_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\out_d_reg_291_reg_n_0_[2] ),
        .I1(\out_d_reg_291_reg_n_0_[1] ),
        .I2(\out_d_reg_291_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_0_i_25_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_444_p2),
        .O(tmp_reg_11280));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4__0 
       (.I0(\out_h_reg_326_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5__0 
       (.I0(\out_h_reg_326_reg_n_0_[14] ),
        .I1(\out_h_reg_326_reg_n_0_[13] ),
        .I2(\out_h_reg_326_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6__0 
       (.I0(\out_h_reg_326_reg_n_0_[11] ),
        .I1(\out_h_reg_326_reg_n_0_[10] ),
        .I2(\out_h_reg_326_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7__0 
       (.I0(\out_h_reg_326_reg_n_0_[8] ),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .I2(\out_h_reg_326_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[4]_i_8__0 
       (.I0(\out_h_reg_326_reg_n_0_[5] ),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .I2(\out_h_reg_326_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[4]_i_9__0 
       (.I0(\out_h_reg_326_reg_n_0_[1] ),
        .I1(\out_h_reg_326_reg_n_0_[2] ),
        .I2(\out_h_reg_326_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(RSTC),
        .I1(ap_CS_fsm_state19),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[5]_i_1__7 
       (.I0(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_420_p2),
        .I4(ram_reg_0[2]),
        .I5(ram_reg_0[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_0_i_25_n_2),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[6]_i_1__8 
       (.I0(ram_reg_0[2]),
        .I1(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_420_p2),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_518_p2),
        .O(\ap_CS_fsm[7]_i_1__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[17]_i_2__0 
       (.CI(\ap_CS_fsm_reg[17]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[17]_i_2__0_CO_UNCONNECTED [3:2],exitcond2_fu_518_p2,\ap_CS_fsm_reg[17]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[17]_i_4__0_n_0 ,\ap_CS_fsm[17]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[17]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[17]_i_3__0_n_0 ,\ap_CS_fsm_reg[17]_i_3__0_n_1 ,\ap_CS_fsm_reg[17]_i_3__0_n_2 ,\ap_CS_fsm_reg[17]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_6__0_n_0 ,\ap_CS_fsm[17]_i_7__0_n_0 ,\ap_CS_fsm[17]_i_8__0_n_0 ,\ap_CS_fsm[17]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__11_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED [3:2],exitcond5_fu_420_p2,\ap_CS_fsm_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__0_n_0 ,\ap_CS_fsm[2]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__0_n_0 ,\ap_CS_fsm_reg[2]_i_3__0_n_1 ,\ap_CS_fsm_reg[2]_i_3__0_n_2 ,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__0_n_0 ,\ap_CS_fsm[2]_i_7__0_n_0 ,\ap_CS_fsm[2]_i_8__0_n_0 ,\ap_CS_fsm[2]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_11280),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__0 
       (.CI(\ap_CS_fsm_reg[4]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__0_CO_UNCONNECTED [3:2],exitcond4_fu_444_p2,\ap_CS_fsm_reg[4]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4__0_n_0 ,\ap_CS_fsm[4]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__0_n_0 ,\ap_CS_fsm_reg[4]_i_3__0_n_1 ,\ap_CS_fsm_reg[4]_i_3__0_n_2 ,\ap_CS_fsm_reg[4]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6__0_n_0 ,\ap_CS_fsm[4]_i_7__0_n_0 ,\ap_CS_fsm[4]_i_8__0_n_0 ,\ap_CS_fsm[4]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .Q(CEB2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEB2),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_conv2d_fix16_1_fu_504_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_420_p2),
        .I2(ram_reg_0[1]),
        .I3(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_1175[0]_i_1__0 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .O(in_d_1_fu_523_p2[0]));
  FDRE \in_d_1_reg_1175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[0]),
        .Q(in_d_1_reg_1175[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[10]),
        .Q(in_d_1_reg_1175[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[11]),
        .Q(in_d_1_reg_1175[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[12]),
        .Q(in_d_1_reg_1175[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[12]_i_1__0 
       (.CI(\in_d_1_reg_1175_reg[8]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_1175_reg[12]_i_1__0_n_0 ,\in_d_1_reg_1175_reg[12]_i_1__0_n_1 ,\in_d_1_reg_1175_reg[12]_i_1__0_n_2 ,\in_d_1_reg_1175_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_523_p2[12:9]),
        .S({\in_d_reg_348_reg_n_0_[12] ,\in_d_reg_348_reg_n_0_[11] ,\in_d_reg_348_reg_n_0_[10] ,\in_d_reg_348_reg_n_0_[9] }));
  FDRE \in_d_1_reg_1175_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[13]),
        .Q(in_d_1_reg_1175[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[14]),
        .Q(in_d_1_reg_1175[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[15]),
        .Q(in_d_1_reg_1175[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[15]_i_1__0 
       (.CI(\in_d_1_reg_1175_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_in_d_1_reg_1175_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\in_d_1_reg_1175_reg[15]_i_1__0_n_2 ,\in_d_1_reg_1175_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_1175_reg[15]_i_1__0_O_UNCONNECTED [3],in_d_1_fu_523_p2[15:13]}),
        .S({1'b0,\in_d_reg_348_reg_n_0_[15] ,\in_d_reg_348_reg_n_0_[14] ,\in_d_reg_348_reg_n_0_[13] }));
  FDRE \in_d_1_reg_1175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[1]),
        .Q(in_d_1_reg_1175[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[2]),
        .Q(in_d_1_reg_1175[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[3]),
        .Q(in_d_1_reg_1175[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[4]),
        .Q(in_d_1_reg_1175[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\in_d_1_reg_1175_reg[4]_i_1__0_n_0 ,\in_d_1_reg_1175_reg[4]_i_1__0_n_1 ,\in_d_1_reg_1175_reg[4]_i_1__0_n_2 ,\in_d_1_reg_1175_reg[4]_i_1__0_n_3 }),
        .CYINIT(\in_d_reg_348_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_523_p2[4:1]),
        .S({\in_d_reg_348_reg_n_0_[4] ,\in_d_reg_348_reg_n_0_[3] ,\in_d_reg_348_reg_n_0_[2] ,\in_d_reg_348_reg_n_0_[1] }));
  FDRE \in_d_1_reg_1175_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[5]),
        .Q(in_d_1_reg_1175[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[6]),
        .Q(in_d_1_reg_1175[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[7]),
        .Q(in_d_1_reg_1175[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[8]),
        .Q(in_d_1_reg_1175[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[8]_i_1__0 
       (.CI(\in_d_1_reg_1175_reg[4]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_1175_reg[8]_i_1__0_n_0 ,\in_d_1_reg_1175_reg[8]_i_1__0_n_1 ,\in_d_1_reg_1175_reg[8]_i_1__0_n_2 ,\in_d_1_reg_1175_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_523_p2[8:5]),
        .S({\in_d_reg_348_reg_n_0_[8] ,\in_d_reg_348_reg_n_0_[7] ,\in_d_reg_348_reg_n_0_[6] ,\in_d_reg_348_reg_n_0_[5] }));
  FDRE \in_d_1_reg_1175_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[9]),
        .Q(in_d_1_reg_1175[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \in_d_reg_348[15]_i_1__0 
       (.I0(ram_reg_0_i_25_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state17),
        .O(in_d_reg_348));
  FDRE \in_d_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[0]),
        .Q(\in_d_reg_348_reg_n_0_[0] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[10]),
        .Q(\in_d_reg_348_reg_n_0_[10] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[11]),
        .Q(\in_d_reg_348_reg_n_0_[11] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[12]),
        .Q(\in_d_reg_348_reg_n_0_[12] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[13]),
        .Q(\in_d_reg_348_reg_n_0_[13] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[14]),
        .Q(\in_d_reg_348_reg_n_0_[14] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[15]),
        .Q(\in_d_reg_348_reg_n_0_[15] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[1]),
        .Q(\in_d_reg_348_reg_n_0_[1] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[2]),
        .Q(\in_d_reg_348_reg_n_0_[2] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[3]),
        .Q(\in_d_reg_348_reg_n_0_[3] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[4]),
        .Q(\in_d_reg_348_reg_n_0_[4] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[5]),
        .Q(\in_d_reg_348_reg_n_0_[5] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[6]),
        .Q(\in_d_reg_348_reg_n_0_[6] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[7]),
        .Q(\in_d_reg_348_reg_n_0_[7] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[8]),
        .Q(\in_d_reg_348_reg_n_0_[8] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[9]),
        .Q(\in_d_reg_348_reg_n_0_[9] ),
        .R(in_d_reg_348));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_34 network_mul_mul_16s_14s_30_1_1_U10
       (.DI({network_mul_mul_16s_14s_30_1_1_U10_n_16,network_mul_mul_16s_14s_30_1_1_U10_n_17,network_mul_mul_16s_14s_30_1_1_U10_n_18}),
        .DOBDO(DOBDO),
        .P(tmp_137_1_reg_1336),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .S(network_mul_mul_16s_14s_30_1_1_U10_n_24),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_14s_30_1_1_U10_n_19),
        .p_0(network_mul_mul_16s_14s_30_1_1_U10_n_20),
        .p_1(network_mul_mul_16s_14s_30_1_1_U10_n_21),
        .p_2(network_mul_mul_16s_14s_30_1_1_U10_n_22),
        .p_3(network_mul_mul_16s_14s_30_1_1_U10_n_23),
        .p_4(network_mul_mul_16s_14s_30_1_1_U10_n_25),
        .q2(Conv2D_0_w_0_q2),
        .reg_3860(reg_3860),
        .\tmp1_reg_1386[15]_i_5__0 (tmp_137_0_1_reg_1326[15:6]),
        .\tmp1_reg_1386[15]_i_5__0_0 (tmp_137_0_2_reg_1331[15:6]),
        .\tmp1_reg_1386[15]_i_5__0_1 ({tmp2_reg_1366[15:14],tmp2_reg_1366[12],tmp2_reg_1366[10:9],tmp2_reg_1366[7]}));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_35 network_mul_mul_16s_14s_30_1_1_U12
       (.D(p_0_in),
        .DOBDO(Conv2D_0_w_0_q1),
        .ap_clk(ap_clk),
        .p(DOBDO),
        .reg_3780(reg_3780),
        .reg_3820(reg_3820));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_36 network_mul_mul_16s_14s_30_1_1_U15
       (.DOADO(DOADO),
        .P(tmp_137_2_2_reg_1406),
        .Q(ap_CS_fsm_state15),
        .ap_clk(ap_clk),
        .q2(Conv2D_0_w_0_q2),
        .reg_3700(reg_3700),
        .reg_3860(reg_3860));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_37 network_mul_mul_16s_14s_30_1_1_U7
       (.D({network_mul_mul_16s_14s_30_1_1_U7_n_0,network_mul_mul_16s_14s_30_1_1_U7_n_1,network_mul_mul_16s_14s_30_1_1_U7_n_2,network_mul_mul_16s_14s_30_1_1_U7_n_3,network_mul_mul_16s_14s_30_1_1_U7_n_4,network_mul_mul_16s_14s_30_1_1_U7_n_5,network_mul_mul_16s_14s_30_1_1_U7_n_6,network_mul_mul_16s_14s_30_1_1_U7_n_7,network_mul_mul_16s_14s_30_1_1_U7_n_8,network_mul_mul_16s_14s_30_1_1_U7_n_9,network_mul_mul_16s_14s_30_1_1_U7_n_10,network_mul_mul_16s_14s_30_1_1_U7_n_11,network_mul_mul_16s_14s_30_1_1_U7_n_12,network_mul_mul_16s_14s_30_1_1_U7_n_13,network_mul_mul_16s_14s_30_1_1_U7_n_14,network_mul_mul_16s_14s_30_1_1_U7_n_15}),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .q0(Conv2D_0_w_0_q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_38 network_mul_mul_16s_14s_30_1_1_U8
       (.DI({network_mul_mul_16s_14s_30_1_1_U8_n_18,network_mul_mul_16s_14s_30_1_1_U8_n_19,network_mul_mul_16s_14s_30_1_1_U8_n_20}),
        .DOBDO(DOBDO),
        .P({tmp_137_0_1_reg_1326[15:6],tmp_137_0_1_reg_1326[4:0]}),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_14s_30_1_1_U8_n_17),
        .p_0(network_mul_mul_16s_14s_30_1_1_U8_n_21),
        .p_1(network_mul_mul_16s_14s_30_1_1_U8_n_22),
        .p_2(network_mul_mul_16s_14s_30_1_1_U8_n_23),
        .p_3(network_mul_mul_16s_14s_30_1_1_U8_n_24),
        .p_4(network_mul_mul_16s_14s_30_1_1_U8_n_25),
        .p_5(network_mul_mul_16s_14s_30_1_1_U8_n_26),
        .p_6(network_mul_mul_16s_14s_30_1_1_U8_n_27),
        .q0(Conv2D_0_w_0_q0),
        .reg_3740(reg_3740),
        .reg_3780(reg_3780),
        .\tmp1_reg_1386_reg[15] ({tmp_137_0_2_reg_1331[11:10],tmp_137_0_2_reg_1331[8:2]}),
        .\tmp1_reg_1386_reg[15]_0 ({tmp_137_1_reg_1336[11:10],tmp_137_1_reg_1336[8:2]}),
        .\tmp1_reg_1386_reg[15]_1 ({tmp2_reg_1366[11],tmp2_reg_1366[8],tmp2_reg_1366[6:5],tmp2_reg_1366[3]}));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_39 network_mul_mul_16s_14s_30_1_1_U9
       (.DI(network_mul_mul_16s_14s_30_1_1_U9_n_18),
        .DOADO(DOADO),
        .DOBDO(Conv2D_0_w_0_q1),
        .P(tmp_137_0_2_reg_1331),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_14s_30_1_1_U9_n_19),
        .p_0(network_mul_mul_16s_14s_30_1_1_U9_n_20),
        .p_1(network_mul_mul_16s_14s_30_1_1_U9_n_21),
        .p_2(network_mul_mul_16s_14s_30_1_1_U9_n_22),
        .p_3(network_mul_mul_16s_14s_30_1_1_U9_n_23),
        .reg_3700(reg_3700),
        .reg_3820(reg_3820),
        .\tmp1_reg_1386_reg[15] ({tmp_137_0_1_reg_1326[13:12],tmp_137_0_1_reg_1326[4:1]}),
        .\tmp1_reg_1386_reg[15]_0 ({tmp_137_1_reg_1336[13:12],tmp_137_1_reg_1336[4:1]}),
        .\tmp1_reg_1386_reg[15]_1 ({tmp2_reg_1366[13],tmp2_reg_1366[4],tmp2_reg_1366[2]}));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1087[2]_i_1 
       (.I0(phi_mul1_reg_302[2]),
        .O(next_mul2_fu_415_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1087[6]_i_2 
       (.I0(phi_mul1_reg_302[4]),
        .O(\next_mul2_reg_1087[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1087[6]_i_3 
       (.I0(phi_mul1_reg_302[3]),
        .O(\next_mul2_reg_1087[6]_i_3_n_0 ));
  FDRE \next_mul2_reg_1087_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[10]),
        .Q(next_mul2_reg_1087[10]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1087_reg[10]_i_1 
       (.CI(\next_mul2_reg_1087_reg[6]_i_1_n_0 ),
        .CO({\next_mul2_reg_1087_reg[10]_i_1_n_0 ,\next_mul2_reg_1087_reg[10]_i_1_n_1 ,\next_mul2_reg_1087_reg[10]_i_1_n_2 ,\next_mul2_reg_1087_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[10:7]),
        .O(next_mul2_fu_415_p2[10:7]),
        .S(phi_mul1_reg_302[10:7]));
  FDRE \next_mul2_reg_1087_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[11]),
        .Q(next_mul2_reg_1087[11]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[12]),
        .Q(next_mul2_reg_1087[12]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[13]),
        .Q(next_mul2_reg_1087[13]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1087_reg[13]_i_1 
       (.CI(\next_mul2_reg_1087_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul2_reg_1087_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul2_reg_1087_reg[13]_i_1_n_2 ,\next_mul2_reg_1087_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul1_reg_302[12:11]}),
        .O({\NLW_next_mul2_reg_1087_reg[13]_i_1_O_UNCONNECTED [3],next_mul2_fu_415_p2[13:11]}),
        .S({1'b0,phi_mul1_reg_302[13:11]}));
  FDRE \next_mul2_reg_1087_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[2]),
        .Q(next_mul2_reg_1087[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[3]),
        .Q(next_mul2_reg_1087[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[4]),
        .Q(next_mul2_reg_1087[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[5]),
        .Q(next_mul2_reg_1087[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[6]),
        .Q(next_mul2_reg_1087[6]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1087_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul2_reg_1087_reg[6]_i_1_n_0 ,\next_mul2_reg_1087_reg[6]_i_1_n_1 ,\next_mul2_reg_1087_reg[6]_i_1_n_2 ,\next_mul2_reg_1087_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul1_reg_302[2]),
        .DI(phi_mul1_reg_302[6:3]),
        .O(next_mul2_fu_415_p2[6:3]),
        .S({phi_mul1_reg_302[6:5],\next_mul2_reg_1087[6]_i_2_n_0 ,\next_mul2_reg_1087[6]_i_3_n_0 }));
  FDRE \next_mul2_reg_1087_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[7]),
        .Q(next_mul2_reg_1087[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[8]),
        .Q(next_mul2_reg_1087[8]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[9]),
        .Q(next_mul2_reg_1087[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_1082[0]_i_1 
       (.I0(phi_mul4_reg_314[0]),
        .O(next_mul5_fu_410_p2[0]));
  FDRE \next_mul5_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[0]),
        .Q(next_mul5_reg_1082[0]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[1]),
        .Q(next_mul5_reg_1082[1]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[2]),
        .Q(next_mul5_reg_1082[2]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[3]),
        .Q(next_mul5_reg_1082[3]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[4]),
        .Q(next_mul5_reg_1082[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1082_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_1082_reg[4]_i_1_n_0 ,\next_mul5_reg_1082_reg[4]_i_1_n_1 ,\next_mul5_reg_1082_reg[4]_i_1_n_2 ,\next_mul5_reg_1082_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul4_reg_314[0]),
        .DI(phi_mul4_reg_314[4:1]),
        .O(next_mul5_fu_410_p2[4:1]),
        .S(phi_mul4_reg_314[4:1]));
  FDRE \next_mul5_reg_1082_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[5]),
        .Q(next_mul5_reg_1082[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[6]),
        .Q(next_mul5_reg_1082[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[7]),
        .Q(next_mul5_reg_1082[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1082_reg[7]_i_1__0 
       (.CI(\next_mul5_reg_1082_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul5_reg_1082_reg[7]_i_1__0_CO_UNCONNECTED [3:2],\next_mul5_reg_1082_reg[7]_i_1__0_n_2 ,\next_mul5_reg_1082_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul4_reg_314[6:5]}),
        .O({\NLW_next_mul5_reg_1082_reg[7]_i_1__0_O_UNCONNECTED [3],next_mul5_fu_410_p2[7:5]}),
        .S({1'b0,phi_mul4_reg_314[7:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1180[1]_i_1 
       (.I0(phi_mul_reg_359[1]),
        .O(next_mul_fu_533_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1180[5]_i_2 
       (.I0(phi_mul_reg_359[4]),
        .O(\next_mul_reg_1180[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1180[5]_i_3 
       (.I0(phi_mul_reg_359[3]),
        .O(\next_mul_reg_1180[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1180[5]_i_4 
       (.I0(phi_mul_reg_359[2]),
        .O(\next_mul_reg_1180[5]_i_4_n_0 ));
  FDRE \next_mul_reg_1180_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[1]),
        .Q(next_mul_reg_1180[1]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[2]),
        .Q(next_mul_reg_1180[2]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[3]),
        .Q(next_mul_reg_1180[3]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[4]),
        .Q(next_mul_reg_1180[4]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[5]),
        .Q(next_mul_reg_1180[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1180_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_1180_reg[5]_i_1_n_0 ,\next_mul_reg_1180_reg[5]_i_1_n_1 ,\next_mul_reg_1180_reg[5]_i_1_n_2 ,\next_mul_reg_1180_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_359[1]),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(next_mul_fu_533_p2[5:2]),
        .S({phi_mul_reg_359[5],\next_mul_reg_1180[5]_i_2_n_0 ,\next_mul_reg_1180[5]_i_3_n_0 ,\next_mul_reg_1180[5]_i_4_n_0 }));
  FDRE \next_mul_reg_1180_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[6]),
        .Q(next_mul_reg_1180[6]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[7]),
        .Q(next_mul_reg_1180[7]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[8]),
        .Q(next_mul_reg_1180[8]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(next_mul_fu_533_p2[9]),
        .Q(next_mul_reg_1180[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1180_reg[9]_i_1__0 
       (.CI(\next_mul_reg_1180_reg[5]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_1180_reg[9]_i_1__0_CO_UNCONNECTED [3],\next_mul_reg_1180_reg[9]_i_1__0_n_1 ,\next_mul_reg_1180_reg[9]_i_1__0_n_2 ,\next_mul_reg_1180_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_mul_fu_533_p2[9:6]),
        .S(phi_mul_reg_359[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_1095[0]_i_1__0 
       (.I0(\out_d_reg_291_reg_n_0_[0] ),
        .O(out_d_3_fu_425_p2[0]));
  FDRE \out_d_3_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[0]),
        .Q(out_d_3_reg_1095[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[10]),
        .Q(out_d_3_reg_1095[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[11]),
        .Q(out_d_3_reg_1095[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[12]),
        .Q(out_d_3_reg_1095[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[12]_i_1__0 
       (.CI(\out_d_3_reg_1095_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_1095_reg[12]_i_1__0_n_0 ,\out_d_3_reg_1095_reg[12]_i_1__0_n_1 ,\out_d_3_reg_1095_reg[12]_i_1__0_n_2 ,\out_d_3_reg_1095_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_425_p2[12:9]),
        .S({\out_d_reg_291_reg_n_0_[12] ,\out_d_reg_291_reg_n_0_[11] ,\out_d_reg_291_reg_n_0_[10] ,\out_d_reg_291_reg_n_0_[9] }));
  FDRE \out_d_3_reg_1095_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[13]),
        .Q(out_d_3_reg_1095[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[14]),
        .Q(out_d_3_reg_1095[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[15]),
        .Q(out_d_3_reg_1095[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[15]_i_1__0 
       (.CI(\out_d_3_reg_1095_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_3_reg_1095_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_3_reg_1095_reg[15]_i_1__0_n_2 ,\out_d_3_reg_1095_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_1095_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_3_fu_425_p2[15:13]}),
        .S({1'b0,\out_d_reg_291_reg_n_0_[15] ,\out_d_reg_291_reg_n_0_[14] ,\out_d_reg_291_reg_n_0_[13] }));
  FDRE \out_d_3_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[1]),
        .Q(out_d_3_reg_1095[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[2]),
        .Q(out_d_3_reg_1095[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[3]),
        .Q(out_d_3_reg_1095[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[4]),
        .Q(out_d_3_reg_1095[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_3_reg_1095_reg[4]_i_1__0_n_0 ,\out_d_3_reg_1095_reg[4]_i_1__0_n_1 ,\out_d_3_reg_1095_reg[4]_i_1__0_n_2 ,\out_d_3_reg_1095_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_291_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_425_p2[4:1]),
        .S({\out_d_reg_291_reg_n_0_[4] ,\out_d_reg_291_reg_n_0_[3] ,\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] }));
  FDRE \out_d_3_reg_1095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[5]),
        .Q(out_d_3_reg_1095[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[6]),
        .Q(out_d_3_reg_1095[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[7]),
        .Q(out_d_3_reg_1095[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[8]),
        .Q(out_d_3_reg_1095[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[8]_i_1__0 
       (.CI(\out_d_3_reg_1095_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_1095_reg[8]_i_1__0_n_0 ,\out_d_3_reg_1095_reg[8]_i_1__0_n_1 ,\out_d_3_reg_1095_reg[8]_i_1__0_n_2 ,\out_d_3_reg_1095_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_425_p2[8:5]),
        .S({\out_d_reg_291_reg_n_0_[8] ,\out_d_reg_291_reg_n_0_[7] ,\out_d_reg_291_reg_n_0_[6] ,\out_d_reg_291_reg_n_0_[5] }));
  FDRE \out_d_3_reg_1095_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[9]),
        .Q(out_d_3_reg_1095[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_291[15]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_444_p2),
        .O(out_d_reg_291));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_291[15]_i_2__0 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_444_p2),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[0]),
        .Q(\out_d_reg_291_reg_n_0_[0] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[10]),
        .Q(\out_d_reg_291_reg_n_0_[10] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[11]),
        .Q(\out_d_reg_291_reg_n_0_[11] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[12]),
        .Q(\out_d_reg_291_reg_n_0_[12] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[13]),
        .Q(\out_d_reg_291_reg_n_0_[13] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[14]),
        .Q(\out_d_reg_291_reg_n_0_[14] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[15]),
        .Q(\out_d_reg_291_reg_n_0_[15] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[1]),
        .Q(\out_d_reg_291_reg_n_0_[1] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[2]),
        .Q(\out_d_reg_291_reg_n_0_[2] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[3]),
        .Q(\out_d_reg_291_reg_n_0_[3] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[4]),
        .Q(\out_d_reg_291_reg_n_0_[4] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[5]),
        .Q(\out_d_reg_291_reg_n_0_[5] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[6]),
        .Q(\out_d_reg_291_reg_n_0_[6] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[7]),
        .Q(\out_d_reg_291_reg_n_0_[7] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[8]),
        .Q(\out_d_reg_291_reg_n_0_[8] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[9]),
        .Q(\out_d_reg_291_reg_n_0_[9] ),
        .R(out_d_reg_291));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_1118[0]_i_1__0 
       (.I0(\out_h_reg_326_reg_n_0_[0] ),
        .O(out_h_3_fu_449_p2[0]));
  FDRE \out_h_3_reg_1118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[0]),
        .Q(out_h_3_reg_1118[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[10]),
        .Q(out_h_3_reg_1118[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[11]),
        .Q(out_h_3_reg_1118[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[12]),
        .Q(out_h_3_reg_1118[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[12]_i_1__0 
       (.CI(\out_h_3_reg_1118_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_1118_reg[12]_i_1__0_n_0 ,\out_h_3_reg_1118_reg[12]_i_1__0_n_1 ,\out_h_3_reg_1118_reg[12]_i_1__0_n_2 ,\out_h_3_reg_1118_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_449_p2[12:9]),
        .S({\out_h_reg_326_reg_n_0_[12] ,\out_h_reg_326_reg_n_0_[11] ,\out_h_reg_326_reg_n_0_[10] ,\out_h_reg_326_reg_n_0_[9] }));
  FDRE \out_h_3_reg_1118_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[13]),
        .Q(out_h_3_reg_1118[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[14]),
        .Q(out_h_3_reg_1118[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[15]),
        .Q(out_h_3_reg_1118[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[15]_i_1__0 
       (.CI(\out_h_3_reg_1118_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_3_reg_1118_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_3_reg_1118_reg[15]_i_1__0_n_2 ,\out_h_3_reg_1118_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_1118_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_3_fu_449_p2[15:13]}),
        .S({1'b0,\out_h_reg_326_reg_n_0_[15] ,\out_h_reg_326_reg_n_0_[14] ,\out_h_reg_326_reg_n_0_[13] }));
  FDRE \out_h_3_reg_1118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[1]),
        .Q(out_h_3_reg_1118[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[2]),
        .Q(out_h_3_reg_1118[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[3]),
        .Q(out_h_3_reg_1118[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[4]),
        .Q(out_h_3_reg_1118[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_3_reg_1118_reg[4]_i_1__0_n_0 ,\out_h_3_reg_1118_reg[4]_i_1__0_n_1 ,\out_h_3_reg_1118_reg[4]_i_1__0_n_2 ,\out_h_3_reg_1118_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_h_reg_326_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_449_p2[4:1]),
        .S({\out_h_reg_326_reg_n_0_[4] ,\out_h_reg_326_reg_n_0_[3] ,\out_h_reg_326_reg_n_0_[2] ,\out_h_reg_326_reg_n_0_[1] }));
  FDRE \out_h_3_reg_1118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[5]),
        .Q(out_h_3_reg_1118[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[6]),
        .Q(out_h_3_reg_1118[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[7]),
        .Q(out_h_3_reg_1118[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[8]),
        .Q(out_h_3_reg_1118[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[8]_i_1__0 
       (.CI(\out_h_3_reg_1118_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_1118_reg[8]_i_1__0_n_0 ,\out_h_3_reg_1118_reg[8]_i_1__0_n_1 ,\out_h_3_reg_1118_reg[8]_i_1__0_n_2 ,\out_h_3_reg_1118_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_449_p2[8:5]),
        .S({\out_h_reg_326_reg_n_0_[8] ,\out_h_reg_326_reg_n_0_[7] ,\out_h_reg_326_reg_n_0_[6] ,\out_h_reg_326_reg_n_0_[5] }));
  FDRE \out_h_3_reg_1118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[9]),
        .Q(out_h_3_reg_1118[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_326[15]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_25_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_326));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_326[15]_i_2__0 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_25_n_2),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[0]),
        .Q(\out_h_reg_326_reg_n_0_[0] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[10]),
        .Q(\out_h_reg_326_reg_n_0_[10] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[11]),
        .Q(\out_h_reg_326_reg_n_0_[11] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[12]),
        .Q(\out_h_reg_326_reg_n_0_[12] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[13]),
        .Q(\out_h_reg_326_reg_n_0_[13] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[14]),
        .Q(\out_h_reg_326_reg_n_0_[14] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[15]),
        .Q(\out_h_reg_326_reg_n_0_[15] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[1]),
        .Q(\out_h_reg_326_reg_n_0_[1] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[2]),
        .Q(\out_h_reg_326_reg_n_0_[2] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[3]),
        .Q(\out_h_reg_326_reg_n_0_[3] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[4]),
        .Q(\out_h_reg_326_reg_n_0_[4] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[5]),
        .Q(\out_h_reg_326_reg_n_0_[5] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[6]),
        .Q(\out_h_reg_326_reg_n_0_[6] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[7]),
        .Q(\out_h_reg_326_reg_n_0_[7] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[8]),
        .Q(\out_h_reg_326_reg_n_0_[8] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[9]),
        .Q(\out_h_reg_326_reg_n_0_[9] ),
        .R(out_h_reg_326));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_1141[0]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .O(out_w_3_fu_474_p2[0]));
  FDRE \out_w_3_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[0]),
        .Q(out_w_3_reg_1141[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[10]),
        .Q(out_w_3_reg_1141[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[11]),
        .Q(out_w_3_reg_1141[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[12]),
        .Q(out_w_3_reg_1141[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[12]_i_1__0 
       (.CI(\out_w_3_reg_1141_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_1141_reg[12]_i_1__0_n_0 ,\out_w_3_reg_1141_reg[12]_i_1__0_n_1 ,\out_w_3_reg_1141_reg[12]_i_1__0_n_2 ,\out_w_3_reg_1141_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_474_p2[12:9]),
        .S(out_w_reg_337[12:9]));
  FDRE \out_w_3_reg_1141_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[13]),
        .Q(out_w_3_reg_1141[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[14]),
        .Q(out_w_3_reg_1141[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[15]),
        .Q(out_w_3_reg_1141[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[15]_i_1__0 
       (.CI(\out_w_3_reg_1141_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_3_reg_1141_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_3_reg_1141_reg[15]_i_1__0_n_2 ,\out_w_3_reg_1141_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_1141_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_3_fu_474_p2[15:13]}),
        .S({1'b0,out_w_reg_337[15:13]}));
  FDRE \out_w_3_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[1]),
        .Q(out_w_3_reg_1141[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[2]),
        .Q(out_w_3_reg_1141[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[3]),
        .Q(out_w_3_reg_1141[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[4]),
        .Q(out_w_3_reg_1141[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_3_reg_1141_reg[4]_i_1__0_n_0 ,\out_w_3_reg_1141_reg[4]_i_1__0_n_1 ,\out_w_3_reg_1141_reg[4]_i_1__0_n_2 ,\out_w_3_reg_1141_reg[4]_i_1__0_n_3 }),
        .CYINIT(out_w_reg_337[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_474_p2[4:1]),
        .S(out_w_reg_337[4:1]));
  FDRE \out_w_3_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[5]),
        .Q(out_w_3_reg_1141[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[6]),
        .Q(out_w_3_reg_1141[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[7]),
        .Q(out_w_3_reg_1141[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[8]),
        .Q(out_w_3_reg_1141[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[8]_i_1__0 
       (.CI(\out_w_3_reg_1141_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_1141_reg[8]_i_1__0_n_0 ,\out_w_3_reg_1141_reg[8]_i_1__0_n_1 ,\out_w_3_reg_1141_reg[8]_i_1__0_n_2 ,\out_w_3_reg_1141_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_474_p2[8:5]),
        .S(out_w_reg_337[8:5]));
  FDRE \out_w_3_reg_1141_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[9]),
        .Q(out_w_3_reg_1141[9]),
        .R(1'b0));
  FDRE \out_w_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[0]),
        .Q(out_w_reg_337[0]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[10]),
        .Q(out_w_reg_337[10]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[11]),
        .Q(out_w_reg_337[11]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[12]),
        .Q(out_w_reg_337[12]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[13]),
        .Q(out_w_reg_337[13]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[14]),
        .Q(out_w_reg_337[14]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[15]),
        .Q(out_w_reg_337[15]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[1]),
        .Q(out_w_reg_337[1]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[2]),
        .Q(out_w_reg_337[2]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[3]),
        .Q(out_w_reg_337[3]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[4]),
        .Q(out_w_reg_337[4]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[5]),
        .Q(out_w_reg_337[5]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[6]),
        .Q(out_w_reg_337[6]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[7]),
        .Q(out_w_reg_337[7]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[8]),
        .Q(out_w_reg_337[8]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[9]),
        .Q(out_w_reg_337[9]),
        .R(RSTC));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_1153[13]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_25_n_2),
        .O(exitcond3_fu_469_p2));
  FDRE \output_addr11_reg_1153_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_105),
        .Q(output_addr11_reg_1153[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_95),
        .Q(output_addr11_reg_1153[10]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_94),
        .Q(output_addr11_reg_1153[11]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[12] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_93),
        .Q(output_addr11_reg_1153[12]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[13] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_92),
        .Q(output_addr11_reg_1153[13]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_104),
        .Q(output_addr11_reg_1153[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_103),
        .Q(output_addr11_reg_1153[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_102),
        .Q(output_addr11_reg_1153[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_101),
        .Q(output_addr11_reg_1153[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_100),
        .Q(output_addr11_reg_1153[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_99),
        .Q(output_addr11_reg_1153[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_98),
        .Q(output_addr11_reg_1153[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_97),
        .Q(output_addr11_reg_1153[8]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_115_fu_488_p2_n_96),
        .Q(output_addr11_reg_1153[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1416[11]_i_2__0 
       (.I0(Q[10]),
        .O(\Conv2D_0_b_load_cast_reg_1105_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_3__0 
       (.I0(Q[10]),
        .I1(q0[11]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_4__0 
       (.I0(Q[10]),
        .I1(q0[10]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_16__0 
       (.I0(Q[9]),
        .I1(q0[9]),
        .O(\p_tmp_s_reg_1416[14]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_17__0 
       (.I0(Q[8]),
        .I1(q0[8]),
        .O(\p_tmp_s_reg_1416[14]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_19__0 
       (.I0(Q[7]),
        .I1(q0[7]),
        .O(\p_tmp_s_reg_1416[14]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_1416[14]_i_1__0 
       (.I0(ap_CS_fsm_state18),
        .I1(O),
        .O(p_tmp_s_reg_1416));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_20__0 
       (.I0(Q[6]),
        .I1(q0[6]),
        .O(\p_tmp_s_reg_1416[14]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_21__0 
       (.I0(Q[5]),
        .I1(q0[5]),
        .O(\p_tmp_s_reg_1416[14]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_22__0 
       (.I0(Q[4]),
        .I1(q0[4]),
        .O(\p_tmp_s_reg_1416[14]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_23__0 
       (.I0(Q[3]),
        .I1(q0[3]),
        .O(\p_tmp_s_reg_1416[14]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_24__0 
       (.I0(Q[2]),
        .I1(q0[2]),
        .O(\p_tmp_s_reg_1416[14]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_25__0 
       (.I0(Q[1]),
        .I1(q0[1]),
        .O(\p_tmp_s_reg_1416[14]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_26__0 
       (.I0(Q[0]),
        .I1(q0[0]),
        .O(\p_tmp_s_reg_1416[14]_i_26__0_n_0 ));
  FDRE \p_tmp_s_reg_1416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[0] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[10] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[11] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[12] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[13] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[14] ),
        .R(p_tmp_s_reg_1416));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_12__0 
       (.CI(\p_tmp_s_reg_1416_reg[14]_i_18__0_n_0 ),
        .CO({\p_tmp_s_reg_1416_reg[14]_i_12__0_n_0 ,\p_tmp_s_reg_1416_reg[14]_i_12__0_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_12__0_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\NLW_p_tmp_s_reg_1416_reg[14]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1416[14]_i_19__0_n_0 ,\p_tmp_s_reg_1416[14]_i_20__0_n_0 ,\p_tmp_s_reg_1416[14]_i_21__0_n_0 ,\p_tmp_s_reg_1416[14]_i_22__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_18__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1416_reg[14]_i_18__0_n_0 ,\p_tmp_s_reg_1416_reg[14]_i_18__0_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_18__0_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_18__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\NLW_p_tmp_s_reg_1416_reg[14]_i_18__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1416[14]_i_23__0_n_0 ,\p_tmp_s_reg_1416[14]_i_24__0_n_0 ,\p_tmp_s_reg_1416[14]_i_25__0_n_0 ,\p_tmp_s_reg_1416[14]_i_26__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_7__0 
       (.CI(\p_tmp_s_reg_1416_reg[14]_i_12__0_n_0 ),
        .CO({CO,\p_tmp_s_reg_1416_reg[14]_i_7__0_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_7__0_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({q0[10],DI,Q[9:8]}),
        .O(\NLW_p_tmp_s_reg_1416_reg[14]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1416_reg[14]_i_3__0 ,\p_tmp_s_reg_1416[14]_i_16__0_n_0 ,\p_tmp_s_reg_1416[14]_i_17__0_n_0 }));
  FDRE \p_tmp_s_reg_1416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[1] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[2] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[3] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[4] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[5] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[6] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[7] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[8] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[9] ),
        .R(p_tmp_s_reg_1416));
  FDRE \phi_mul1_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[10]),
        .Q(phi_mul1_reg_302[10]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[11]),
        .Q(phi_mul1_reg_302[11]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[12]),
        .Q(phi_mul1_reg_302[12]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[13]),
        .Q(phi_mul1_reg_302[13]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[2]),
        .Q(phi_mul1_reg_302[2]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[3]),
        .Q(phi_mul1_reg_302[3]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[4]),
        .Q(phi_mul1_reg_302[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[5]),
        .Q(phi_mul1_reg_302[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[6]),
        .Q(phi_mul1_reg_302[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[7]),
        .Q(phi_mul1_reg_302[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[8]),
        .Q(phi_mul1_reg_302[8]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[9]),
        .Q(phi_mul1_reg_302[9]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[0]),
        .Q(phi_mul4_reg_314[0]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[1]),
        .Q(phi_mul4_reg_314[1]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[2]),
        .Q(phi_mul4_reg_314[2]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[3]),
        .Q(phi_mul4_reg_314[3]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[4]),
        .Q(phi_mul4_reg_314[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[5]),
        .Q(phi_mul4_reg_314[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[6]),
        .Q(phi_mul4_reg_314[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[7]),
        .Q(phi_mul4_reg_314[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[1]),
        .Q(phi_mul_reg_359[1]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[2]),
        .Q(phi_mul_reg_359[2]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[3]),
        .Q(phi_mul_reg_359[3]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[4]),
        .Q(phi_mul_reg_359[4]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[5]),
        .Q(phi_mul_reg_359[5]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[6]),
        .Q(phi_mul_reg_359[6]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[7]),
        .Q(phi_mul_reg_359[7]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[8]),
        .Q(phi_mul_reg_359[8]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[9]),
        .Q(phi_mul_reg_359[9]),
        .R(in_d_reg_348));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_10
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[5]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[5]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_11
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[4]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[4]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_12
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[3]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[3]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_102),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_13
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[2]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[2]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_103),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_14__0
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[1]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[1]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_104),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_15__2
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[0]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[0]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_16
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[1] ),
        .I1(tmp_138_2_2_reg_1411[1]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_17
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[0] ),
        .I1(tmp_138_2_2_reg_1411[0]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_0_i_18__4
       (.I0(ram_reg_0[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_25_n_2),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_0_i_1__4
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0[3]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_0_i_20_n_0),
        .I4(ram_reg_0[2]),
        .O(Conv2D_0_array_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_2
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[13]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[13]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_92),
        .O(ADDRARDADDR[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_20
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_0_i_20_n_0));
  CARRY4 ram_reg_0_i_25
       (.CI(ram_reg_0_i_28_n_0),
        .CO({NLW_ram_reg_0_i_25_CO_UNCONNECTED[3:2],ram_reg_0_i_25_n_2,ram_reg_0_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_25_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_0_i_29_n_0,ram_reg_0_i_30_n_0}));
  CARRY4 ram_reg_0_i_28
       (.CI(1'b0),
        .CO({ram_reg_0_i_28_n_0,ram_reg_0_i_28_n_1,ram_reg_0_i_28_n_2,ram_reg_0_i_28_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_28_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_31_n_0,ram_reg_0_i_32_n_0,ram_reg_0_i_33_n_0,ram_reg_0_i_34_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_29
       (.I0(out_w_reg_337[15]),
        .O(ram_reg_0_i_29_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[12]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[12]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_93),
        .O(ADDRARDADDR[12]));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_30
       (.I0(out_w_reg_337[14]),
        .I1(out_w_reg_337[13]),
        .I2(out_w_reg_337[12]),
        .O(ram_reg_0_i_30_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_31
       (.I0(out_w_reg_337[11]),
        .I1(out_w_reg_337[10]),
        .I2(out_w_reg_337[9]),
        .O(ram_reg_0_i_31_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_32
       (.I0(out_w_reg_337[8]),
        .I1(out_w_reg_337[7]),
        .I2(out_w_reg_337[6]),
        .O(ram_reg_0_i_32_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_i_33
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[4]),
        .I2(out_w_reg_337[3]),
        .O(ram_reg_0_i_33_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_i_34
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[0]),
        .O(ram_reg_0_i_34_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_4
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[11]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[11]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_94),
        .O(ADDRARDADDR[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_5
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[10]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[10]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_95),
        .O(ADDRARDADDR[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_6
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[9]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[9]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_96),
        .O(ADDRARDADDR[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_7
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[8]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[8]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_97),
        .O(ADDRARDADDR[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_8
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[7]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[7]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_98),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_9
       (.I0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[6]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1153[6]),
        .I3(ram_reg_0_i_20_n_0),
        .I4(tmp_115_fu_488_p2_n_99),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_1
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[3] ),
        .I1(tmp_138_2_2_reg_1411[3]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_2
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[2] ),
        .I1(tmp_138_2_2_reg_1411[2]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_2_i_1
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[5] ),
        .I1(tmp_138_2_2_reg_1411[5]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_2_i_2
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[4] ),
        .I1(tmp_138_2_2_reg_1411[4]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_2_i_3__0
       (.I0(ram_reg_0[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_25_n_2),
        .O(WEA[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_3_i_1
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[7] ),
        .I1(tmp_138_2_2_reg_1411[7]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_3_i_2
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[6] ),
        .I1(tmp_138_2_2_reg_1411[6]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_4_i_1
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[9] ),
        .I1(tmp_138_2_2_reg_1411[9]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_4_i_2
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[8] ),
        .I1(tmp_138_2_2_reg_1411[8]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_5_i_1
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[11] ),
        .I1(tmp_138_2_2_reg_1411[11]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_5_i_2
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[10] ),
        .I1(tmp_138_2_2_reg_1411[10]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[10]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_5_i_3__0
       (.I0(ram_reg_0[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_25_n_2),
        .O(\ap_CS_fsm_reg[5]_0 [0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_6_i_1
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[13] ),
        .I1(tmp_138_2_2_reg_1411[13]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_6_i_2
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[12] ),
        .I1(tmp_138_2_2_reg_1411[12]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[12]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_7_i_1
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_138_2_2_reg_1411[15]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_7_i_2
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[14] ),
        .I1(tmp_138_2_2_reg_1411[14]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_7_i_3__0
       (.I0(ram_reg_0[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_25_n_2),
        .O(\ap_CS_fsm_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_100__0
       (.I0(p_1_in[1]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[1]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_104),
        .O(ram_reg_i_100__0_n_0));
  LUT6 #(
    .INIT(64'h3333335ACCCCCC5A)) 
    ram_reg_i_101__0
       (.I0(tmp5_reg_1198_reg_n_105),
        .I1(tmp_114_reg_1146_reg__0[0]),
        .I2(tmp_127_0_1_cast_reg_1158_reg__0__0[0]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_1_reg_1242_reg_n_105),
        .O(ram_reg_i_101__0_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_102__0
       (.I0(tmp_114_reg_1146_reg__0[8]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[8]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[8]),
        .O(p_3_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_i_103__0
       (.I0(ram_reg_i_135__0_n_0),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[9]),
        .I2(tmp5_1_reg_1242_reg_n_96),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_103__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_104__0
       (.I0(p_3_in[8]),
        .I1(tmp5_reg_1198_reg_n_97),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_97),
        .O(ram_reg_i_104__0_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_108
       (.I0(tmp_114_reg_1146_reg__0[7]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[7]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[7]),
        .O(p_3_in[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_109
       (.I0(tmp_114_reg_1146_reg__0[6]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[6]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[6]),
        .O(p_3_in[6]));
  MUXF7 ram_reg_i_10__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[2]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[2]),
        .O(\ap_CS_fsm_reg[3]_0 [2]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_110
       (.I0(tmp_114_reg_1146_reg__0[5]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[5]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[5]),
        .O(p_3_in[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_111
       (.I0(tmp_114_reg_1146_reg__0[4]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[4]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[4]),
        .O(p_3_in[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_112
       (.I0(p_3_in[7]),
        .I1(tmp5_reg_1198_reg_n_98),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_98),
        .O(ram_reg_i_112_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_113__0
       (.I0(p_3_in[6]),
        .I1(tmp5_reg_1198_reg_n_99),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_99),
        .O(ram_reg_i_113__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_114__0
       (.I0(p_3_in[5]),
        .I1(tmp5_reg_1198_reg_n_100),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_100),
        .O(ram_reg_i_114__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_115__0
       (.I0(p_3_in[4]),
        .I1(tmp5_reg_1198_reg_n_101),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_101),
        .O(ram_reg_i_115__0_n_0));
  MUXF7 ram_reg_i_11__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[1]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[1]),
        .O(\ap_CS_fsm_reg[3]_0 [1]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_125
       (.I0(tmp_114_reg_1146_reg__0[3]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[3]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[3]),
        .O(p_3_in[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_126
       (.I0(tmp_114_reg_1146_reg__0[2]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[2]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[2]),
        .O(p_3_in[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_127
       (.I0(tmp_114_reg_1146_reg__0[1]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0__0[1]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0__0[1]),
        .O(p_3_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_128
       (.I0(tmp_127_0_1_cast_reg_1158_reg__0__0[0]),
        .I1(ap_CS_fsm_state11),
        .I2(tmp_114_reg_1146_reg__0[0]),
        .O(p_3_in[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_129
       (.I0(p_3_in[3]),
        .I1(tmp5_reg_1198_reg_n_102),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_102),
        .O(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_12__3
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[0]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[0]),
        .O(\ap_CS_fsm_reg[3]_0 [0]),
        .S(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_130
       (.I0(p_3_in[2]),
        .I1(tmp5_reg_1198_reg_n_103),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_103),
        .O(ram_reg_i_130_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_131
       (.I0(p_3_in[1]),
        .I1(tmp5_reg_1198_reg_n_104),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_104),
        .O(ram_reg_i_131_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    ram_reg_i_132
       (.I0(tmp_114_reg_1146_reg__0[0]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[0]),
        .I2(tmp5_reg_1198_reg_n_105),
        .I3(ap_CS_fsm_state11),
        .I4(tmp5_1_reg_1242_reg_n_105),
        .O(ram_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h0000666600000FF0)) 
    ram_reg_i_134__0
       (.I0(tmp5_1_reg_1242_reg_n_96),
        .I1(tmp_114_reg_1146_reg__0[9]),
        .I2(tmp5_reg_1198_reg_n_96),
        .I3(tmp_127_0_1_cast_reg_1158_reg__0__0[9]),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_134__0_n_0));
  LUT5 #(
    .INIT(32'h0066003C)) 
    ram_reg_i_135__0
       (.I0(tmp_127_0_2_cast_reg_1165_reg__0__0[9]),
        .I1(tmp5_reg_1198_reg_n_96),
        .I2(tmp_114_reg_1146_reg__0[9]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_135__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_96),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_61_n_6),
        .O(ADDRBWRADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_97),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_61_n_7),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_98),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_62__0_n_4),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_99),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_62__0_n_5),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_100),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_62__0_n_6),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_101),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_62__0_n_7),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_102),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63__0_n_4),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    ram_reg_i_1__1
       (.I0(ram_reg),
        .I1(ram_reg_0[0]),
        .I2(ap_CS_fsm_state9),
        .I3(p_5_in),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_0[2]),
        .O(Padding2D_0_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_103),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63__0_n_5),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_104),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63__0_n_6),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__1
       (.I0(tmp_128_2_1_reg_1316_reg_n_105),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63__0_n_7),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_2__1
       (.I0(ram_reg_0[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(Padding2D_0_array_ce1));
  MUXF7 ram_reg_i_3__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[9]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[9]),
        .O(\ap_CS_fsm_reg[3]_0 [9]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_41
       (.I0(ram_reg_i_65_n_6),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_96),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_96),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[9]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_43
       (.I0(ram_reg_i_65_n_7),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_97),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_97),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[8]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_45
       (.I0(ram_reg_i_70_n_4),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_98),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_98),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_47
       (.I0(ram_reg_i_70_n_5),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_99),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_99),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_49
       (.I0(ram_reg_i_70_n_6),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_100),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_100),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[5]));
  MUXF7 ram_reg_i_4__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[8]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[8]),
        .O(\ap_CS_fsm_reg[3]_0 [8]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_51
       (.I0(ram_reg_i_70_n_7),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_101),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_101),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_53
       (.I0(ram_reg_i_78__0_n_4),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_102),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_102),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_55
       (.I0(ram_reg_i_78__0_n_5),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_103),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_103),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_57
       (.I0(ram_reg_i_78__0_n_6),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_104),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_104),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_59
       (.I0(ram_reg_i_78__0_n_7),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_105),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_105),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[0]));
  MUXF7 ram_reg_i_5__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[7]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[7]),
        .O(\ap_CS_fsm_reg[3]_0 [7]),
        .S(ram_reg_0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_61
       (.CI(ram_reg_i_62__0_n_0),
        .CO({NLW_ram_reg_i_61_CO_UNCONNECTED[3:1],ram_reg_i_61_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[8]}),
        .O({NLW_ram_reg_i_61_O_UNCONNECTED[3:2],ram_reg_i_61_n_6,ram_reg_i_61_n_7}),
        .S({1'b0,1'b0,ram_reg_i_84_n_0,ram_reg_i_85__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_62__0
       (.CI(ram_reg_i_63__0_n_0),
        .CO({ram_reg_i_62__0_n_0,ram_reg_i_62__0_n_1,ram_reg_i_62__0_n_2,ram_reg_i_62__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({ram_reg_i_62__0_n_4,ram_reg_i_62__0_n_5,ram_reg_i_62__0_n_6,ram_reg_i_62__0_n_7}),
        .S({ram_reg_i_90__0_n_0,ram_reg_i_91__0_n_0,ram_reg_i_92__0_n_0,ram_reg_i_93__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_63__0
       (.CI(1'b0),
        .CO({ram_reg_i_63__0_n_0,ram_reg_i_63__0_n_1,ram_reg_i_63__0_n_2,ram_reg_i_63__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O({ram_reg_i_63__0_n_4,ram_reg_i_63__0_n_5,ram_reg_i_63__0_n_6,ram_reg_i_63__0_n_7}),
        .S({ram_reg_i_98__0_n_0,ram_reg_i_99__0_n_0,ram_reg_i_100__0_n_0,ram_reg_i_101__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_65
       (.CI(ram_reg_i_70_n_0),
        .CO({NLW_ram_reg_i_65_CO_UNCONNECTED[3:1],ram_reg_i_65_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_3_in[8]}),
        .O({NLW_ram_reg_i_65_O_UNCONNECTED[3:2],ram_reg_i_65_n_6,ram_reg_i_65_n_7}),
        .S({1'b0,1'b0,ram_reg_i_103__0_n_0,ram_reg_i_104__0_n_0}));
  MUXF7 ram_reg_i_6__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[6]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[6]),
        .O(\ap_CS_fsm_reg[3]_0 [6]),
        .S(ram_reg_0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_70
       (.CI(ram_reg_i_78__0_n_0),
        .CO({ram_reg_i_70_n_0,ram_reg_i_70_n_1,ram_reg_i_70_n_2,ram_reg_i_70_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[7:4]),
        .O({ram_reg_i_70_n_4,ram_reg_i_70_n_5,ram_reg_i_70_n_6,ram_reg_i_70_n_7}),
        .S({ram_reg_i_112_n_0,ram_reg_i_113__0_n_0,ram_reg_i_114__0_n_0,ram_reg_i_115__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_78__0
       (.CI(1'b0),
        .CO({ram_reg_i_78__0_n_0,ram_reg_i_78__0_n_1,ram_reg_i_78__0_n_2,ram_reg_i_78__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[3:0]),
        .O({ram_reg_i_78__0_n_4,ram_reg_i_78__0_n_5,ram_reg_i_78__0_n_6,ram_reg_i_78__0_n_7}),
        .S({ram_reg_i_129_n_0,ram_reg_i_130_n_0,ram_reg_i_131_n_0,ram_reg_i_132_n_0}));
  MUXF7 ram_reg_i_7__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[5]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[5]),
        .O(\ap_CS_fsm_reg[3]_0 [5]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_83
       (.I0(tmp5_reg_1198_reg_n_97),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[8]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_i_84
       (.I0(ram_reg_i_134__0_n_0),
        .I1(tmp_127_0_2_cast_reg_1165_reg__0__0[9]),
        .I2(tmp5_1_reg_1242_reg_n_96),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_84_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_85__0
       (.I0(p_1_in[8]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[8]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_97),
        .O(ram_reg_i_85__0_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_86__0
       (.I0(tmp5_reg_1198_reg_n_98),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[7]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_87__0
       (.I0(tmp5_reg_1198_reg_n_99),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[6]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_88__0
       (.I0(tmp5_reg_1198_reg_n_100),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[5]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_89__0
       (.I0(tmp5_reg_1198_reg_n_101),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[4]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[4]),
        .O(p_1_in[4]));
  MUXF7 ram_reg_i_8__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[4]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[4]),
        .O(\ap_CS_fsm_reg[3]_0 [4]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_90__0
       (.I0(p_1_in[7]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[7]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_98),
        .O(ram_reg_i_90__0_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_91__0
       (.I0(p_1_in[6]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[6]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_99),
        .O(ram_reg_i_91__0_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_92__0
       (.I0(p_1_in[5]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[5]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_100),
        .O(ram_reg_i_92__0_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_93__0
       (.I0(p_1_in[4]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[4]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_101),
        .O(ram_reg_i_93__0_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_94__0
       (.I0(tmp5_reg_1198_reg_n_102),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[3]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_95__0
       (.I0(tmp5_reg_1198_reg_n_103),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[2]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_96__0
       (.I0(tmp5_reg_1198_reg_n_104),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_114_reg_1146_reg__0[1]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0__0[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_97__0
       (.I0(tmp_114_reg_1146_reg__0[0]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_reg_1198_reg_n_105),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_98__0
       (.I0(p_1_in[3]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[3]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_102),
        .O(ram_reg_i_98__0_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_99__0
       (.I0(p_1_in[2]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0__0[2]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_103),
        .O(ram_reg_i_99__0_n_0));
  MUXF7 ram_reg_i_9__1
       (.I0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0[3]),
        .I1(grp_padding2d_fix16_4_fu_678_output_r_address0[3]),
        .O(\ap_CS_fsm_reg[3]_0 [3]),
        .S(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U10_n_16),
        .I1(tmp_137_1_reg_1336[11]),
        .I2(tmp_137_0_2_reg_1331[11]),
        .I3(tmp_137_0_1_reg_1326[11]),
        .I4(tmp2_reg_1366[11]),
        .I5(network_mul_mul_16s_14s_30_1_1_U8_n_27),
        .O(\tmp1_reg_1386[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_7 
       (.I0(network_mul_mul_16s_14s_30_1_1_U10_n_17),
        .I1(tmp_137_1_reg_1336[10]),
        .I2(tmp_137_0_2_reg_1331[10]),
        .I3(tmp_137_0_1_reg_1326[10]),
        .I4(tmp2_reg_1366[10]),
        .I5(network_mul_mul_16s_14s_30_1_1_U10_n_21),
        .O(\tmp1_reg_1386[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_8 
       (.I0(network_mul_mul_16s_14s_30_1_1_U8_n_24),
        .I1(tmp_137_1_reg_1336[9]),
        .I2(tmp_137_0_2_reg_1331[9]),
        .I3(tmp_137_0_1_reg_1326[9]),
        .I4(tmp2_reg_1366[9]),
        .I5(network_mul_mul_16s_14s_30_1_1_U10_n_20),
        .O(\tmp1_reg_1386[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_9 
       (.I0(network_mul_mul_16s_14s_30_1_1_U10_n_18),
        .I1(tmp_137_1_reg_1336[8]),
        .I2(tmp_137_0_2_reg_1331[8]),
        .I3(tmp_137_0_1_reg_1326[8]),
        .I4(tmp2_reg_1366[8]),
        .I5(network_mul_mul_16s_14s_30_1_1_U8_n_25),
        .O(\tmp1_reg_1386[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[15]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U9_n_22),
        .I1(tmp_137_1_reg_1336[14]),
        .I2(tmp_137_0_2_reg_1331[14]),
        .I3(tmp_137_0_1_reg_1326[14]),
        .I4(tmp2_reg_1366[14]),
        .I5(network_mul_mul_16s_14s_30_1_1_U10_n_25),
        .O(\tmp1_reg_1386[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[15]_i_7 
       (.I0(network_mul_mul_16s_14s_30_1_1_U10_n_22),
        .I1(tmp_137_1_reg_1336[13]),
        .I2(tmp_137_0_2_reg_1331[13]),
        .I3(tmp_137_0_1_reg_1326[13]),
        .I4(tmp2_reg_1366[13]),
        .I5(network_mul_mul_16s_14s_30_1_1_U9_n_23),
        .O(\tmp1_reg_1386[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[15]_i_8 
       (.I0(network_mul_mul_16s_14s_30_1_1_U8_n_26),
        .I1(tmp_137_1_reg_1336[12]),
        .I2(tmp_137_0_2_reg_1331[12]),
        .I3(tmp_137_0_1_reg_1326[12]),
        .I4(tmp2_reg_1366[12]),
        .I5(network_mul_mul_16s_14s_30_1_1_U10_n_23),
        .O(\tmp1_reg_1386[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp1_reg_1386[3]_i_3 
       (.I0(network_mul_mul_16s_14s_30_1_1_U9_n_19),
        .I1(tmp2_reg_1366[2]),
        .I2(tmp_137_0_1_reg_1326[2]),
        .I3(tmp_137_0_2_reg_1331[2]),
        .I4(tmp_137_1_reg_1336[2]),
        .O(\tmp1_reg_1386[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp1_reg_1386[3]_i_4 
       (.I0(tmp_137_1_reg_1336[1]),
        .I1(tmp_137_0_2_reg_1331[1]),
        .I2(tmp_137_0_1_reg_1326[1]),
        .I3(tmp2_reg_1366[1]),
        .O(\tmp1_reg_1386[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[3]_i_5 
       (.I0(network_mul_mul_16s_14s_30_1_1_U9_n_18),
        .I1(tmp_137_1_reg_1336[3]),
        .I2(tmp_137_0_2_reg_1331[3]),
        .I3(tmp_137_0_1_reg_1326[3]),
        .I4(tmp2_reg_1366[3]),
        .I5(network_mul_mul_16s_14s_30_1_1_U8_n_21),
        .O(\tmp1_reg_1386[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp1_reg_1386[3]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U8_n_17),
        .I1(tmp2_reg_1366[2]),
        .I2(tmp2_reg_1366[1]),
        .I3(tmp_137_0_1_reg_1326[1]),
        .I4(tmp_137_0_2_reg_1331[1]),
        .I5(tmp_137_1_reg_1336[1]),
        .O(\tmp1_reg_1386[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp1_reg_1386[3]_i_7 
       (.I0(\tmp1_reg_1386[3]_i_4_n_0 ),
        .I1(tmp_137_1_reg_1336[0]),
        .I2(tmp_137_0_2_reg_1331[0]),
        .I3(tmp_137_0_1_reg_1326[0]),
        .O(\tmp1_reg_1386[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp1_reg_1386[3]_i_8 
       (.I0(tmp_137_1_reg_1336[0]),
        .I1(tmp_137_0_2_reg_1331[0]),
        .I2(tmp_137_0_1_reg_1326[0]),
        .I3(tmp2_reg_1366[0]),
        .O(\tmp1_reg_1386[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[7]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U8_n_18),
        .I1(tmp_137_1_reg_1336[7]),
        .I2(tmp_137_0_2_reg_1331[7]),
        .I3(tmp_137_0_1_reg_1326[7]),
        .I4(tmp2_reg_1366[7]),
        .I5(network_mul_mul_16s_14s_30_1_1_U10_n_19),
        .O(\tmp1_reg_1386[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[7]_i_7 
       (.I0(network_mul_mul_16s_14s_30_1_1_U8_n_19),
        .I1(tmp_137_1_reg_1336[6]),
        .I2(tmp_137_0_2_reg_1331[6]),
        .I3(tmp_137_0_1_reg_1326[6]),
        .I4(tmp2_reg_1366[6]),
        .I5(network_mul_mul_16s_14s_30_1_1_U8_n_23),
        .O(\tmp1_reg_1386[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp1_reg_1386[7]_i_8 
       (.I0(network_mul_mul_16s_14s_30_1_1_U9_n_20),
        .I1(network_mul_mul_16s_14s_30_1_1_U8_n_22),
        .I2(tmp2_reg_1366[5]),
        .I3(tmp_137_0_1_reg_1326[4]),
        .I4(tmp_137_0_2_reg_1331[4]),
        .I5(tmp_137_1_reg_1336[4]),
        .O(\tmp1_reg_1386[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[7]_i_9 
       (.I0(network_mul_mul_16s_14s_30_1_1_U8_n_20),
        .I1(tmp_137_1_reg_1336[4]),
        .I2(tmp_137_0_2_reg_1331[4]),
        .I3(tmp_137_0_1_reg_1326[4]),
        .I4(tmp2_reg_1366[4]),
        .I5(network_mul_mul_16s_14s_30_1_1_U9_n_21),
        .O(\tmp1_reg_1386[7]_i_9_n_0 ));
  FDRE \tmp1_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[0]),
        .Q(tmp1_reg_1386[0]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[10]),
        .Q(tmp1_reg_1386[10]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[11]),
        .Q(tmp1_reg_1386[11]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[11]_i_1 
       (.CI(\tmp1_reg_1386_reg[7]_i_1_n_0 ),
        .CO({\tmp1_reg_1386_reg[11]_i_1_n_0 ,\tmp1_reg_1386_reg[11]_i_1_n_1 ,\tmp1_reg_1386_reg[11]_i_1_n_2 ,\tmp1_reg_1386_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_14s_30_1_1_U10_n_16,network_mul_mul_16s_14s_30_1_1_U10_n_17,network_mul_mul_16s_14s_30_1_1_U8_n_24,network_mul_mul_16s_14s_30_1_1_U10_n_18}),
        .O(tmp1_fu_859_p2[11:8]),
        .S({\tmp1_reg_1386[11]_i_6_n_0 ,\tmp1_reg_1386[11]_i_7_n_0 ,\tmp1_reg_1386[11]_i_8_n_0 ,\tmp1_reg_1386[11]_i_9_n_0 }));
  FDRE \tmp1_reg_1386_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[12]),
        .Q(tmp1_reg_1386[12]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[13]),
        .Q(tmp1_reg_1386[13]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[14]),
        .Q(tmp1_reg_1386[14]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[15]),
        .Q(tmp1_reg_1386[15]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[15]_i_1 
       (.CI(\tmp1_reg_1386_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp1_reg_1386_reg[15]_i_1_CO_UNCONNECTED [3],\tmp1_reg_1386_reg[15]_i_1_n_1 ,\tmp1_reg_1386_reg[15]_i_1_n_2 ,\tmp1_reg_1386_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,network_mul_mul_16s_14s_30_1_1_U9_n_22,network_mul_mul_16s_14s_30_1_1_U10_n_22,network_mul_mul_16s_14s_30_1_1_U8_n_26}),
        .O(tmp1_fu_859_p2[15:12]),
        .S({network_mul_mul_16s_14s_30_1_1_U10_n_24,\tmp1_reg_1386[15]_i_6_n_0 ,\tmp1_reg_1386[15]_i_7_n_0 ,\tmp1_reg_1386[15]_i_8_n_0 }));
  FDRE \tmp1_reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[1]),
        .Q(tmp1_reg_1386[1]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[2]),
        .Q(tmp1_reg_1386[2]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[3]),
        .Q(tmp1_reg_1386[3]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp1_reg_1386_reg[3]_i_1_n_0 ,\tmp1_reg_1386_reg[3]_i_1_n_1 ,\tmp1_reg_1386_reg[3]_i_1_n_2 ,\tmp1_reg_1386_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_14s_30_1_1_U9_n_18,\tmp1_reg_1386[3]_i_3_n_0 ,\tmp1_reg_1386[3]_i_4_n_0 ,tmp2_reg_1366[0]}),
        .O(tmp1_fu_859_p2[3:0]),
        .S({\tmp1_reg_1386[3]_i_5_n_0 ,\tmp1_reg_1386[3]_i_6_n_0 ,\tmp1_reg_1386[3]_i_7_n_0 ,\tmp1_reg_1386[3]_i_8_n_0 }));
  FDRE \tmp1_reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[4]),
        .Q(tmp1_reg_1386[4]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[5]),
        .Q(tmp1_reg_1386[5]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[6]),
        .Q(tmp1_reg_1386[6]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[7]),
        .Q(tmp1_reg_1386[7]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[7]_i_1 
       (.CI(\tmp1_reg_1386_reg[3]_i_1_n_0 ),
        .CO({\tmp1_reg_1386_reg[7]_i_1_n_0 ,\tmp1_reg_1386_reg[7]_i_1_n_1 ,\tmp1_reg_1386_reg[7]_i_1_n_2 ,\tmp1_reg_1386_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_14s_30_1_1_U8_n_18,network_mul_mul_16s_14s_30_1_1_U8_n_19,network_mul_mul_16s_14s_30_1_1_U9_n_20,network_mul_mul_16s_14s_30_1_1_U8_n_20}),
        .O(tmp1_fu_859_p2[7:4]),
        .S({\tmp1_reg_1386[7]_i_6_n_0 ,\tmp1_reg_1386[7]_i_7_n_0 ,\tmp1_reg_1386[7]_i_8_n_0 ,\tmp1_reg_1386[7]_i_9_n_0 }));
  FDRE \tmp1_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[8]),
        .Q(tmp1_reg_1386[8]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[9]),
        .Q(tmp1_reg_1386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_2__0 
       (.I0(tmp_135_reg_1281[11]),
        .I1(q0[11]),
        .O(\tmp2_reg_1366[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_3__0 
       (.I0(tmp_135_reg_1281[10]),
        .I1(q0[10]),
        .O(\tmp2_reg_1366[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_4__0 
       (.I0(tmp_135_reg_1281[9]),
        .I1(q0[9]),
        .O(\tmp2_reg_1366[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_5__0 
       (.I0(tmp_135_reg_1281[8]),
        .I1(q0[8]),
        .O(\tmp2_reg_1366[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_2__0 
       (.I0(tmp_135_reg_1281[15]),
        .I1(q0[15]),
        .O(\tmp2_reg_1366[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_3__0 
       (.I0(tmp_135_reg_1281[14]),
        .I1(q0[14]),
        .O(\tmp2_reg_1366[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_4__0 
       (.I0(tmp_135_reg_1281[13]),
        .I1(q0[13]),
        .O(\tmp2_reg_1366[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_5__0 
       (.I0(tmp_135_reg_1281[12]),
        .I1(q0[12]),
        .O(\tmp2_reg_1366[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_2__0 
       (.I0(tmp_135_reg_1281[3]),
        .I1(q0[3]),
        .O(\tmp2_reg_1366[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_3__0 
       (.I0(tmp_135_reg_1281[2]),
        .I1(q0[2]),
        .O(\tmp2_reg_1366[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_4__0 
       (.I0(tmp_135_reg_1281[1]),
        .I1(q0[1]),
        .O(\tmp2_reg_1366[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_5__0 
       (.I0(tmp_135_reg_1281[0]),
        .I1(q0[0]),
        .O(\tmp2_reg_1366[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_2__0 
       (.I0(tmp_135_reg_1281[7]),
        .I1(q0[7]),
        .O(\tmp2_reg_1366[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_3__0 
       (.I0(tmp_135_reg_1281[6]),
        .I1(q0[6]),
        .O(\tmp2_reg_1366[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_4__0 
       (.I0(tmp_135_reg_1281[5]),
        .I1(q0[5]),
        .O(\tmp2_reg_1366[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_5__0 
       (.I0(tmp_135_reg_1281[4]),
        .I1(q0[4]),
        .O(\tmp2_reg_1366[7]_i_5__0_n_0 ));
  FDRE \tmp2_reg_1366_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[0]),
        .Q(tmp2_reg_1366[0]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[10]),
        .Q(tmp2_reg_1366[10]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[11]),
        .Q(tmp2_reg_1366[11]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[11]_i_1__0 
       (.CI(\tmp2_reg_1366_reg[7]_i_1__0_n_0 ),
        .CO({\tmp2_reg_1366_reg[11]_i_1__0_n_0 ,\tmp2_reg_1366_reg[11]_i_1__0_n_1 ,\tmp2_reg_1366_reg[11]_i_1__0_n_2 ,\tmp2_reg_1366_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_135_reg_1281[11:8]),
        .O(tmp2_fu_807_p2[11:8]),
        .S({\tmp2_reg_1366[11]_i_2__0_n_0 ,\tmp2_reg_1366[11]_i_3__0_n_0 ,\tmp2_reg_1366[11]_i_4__0_n_0 ,\tmp2_reg_1366[11]_i_5__0_n_0 }));
  FDRE \tmp2_reg_1366_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[12]),
        .Q(tmp2_reg_1366[12]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[13]),
        .Q(tmp2_reg_1366[13]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[14]),
        .Q(tmp2_reg_1366[14]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[15]),
        .Q(tmp2_reg_1366[15]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[15]_i_1__0 
       (.CI(\tmp2_reg_1366_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_tmp2_reg_1366_reg[15]_i_1__0_CO_UNCONNECTED [3],\tmp2_reg_1366_reg[15]_i_1__0_n_1 ,\tmp2_reg_1366_reg[15]_i_1__0_n_2 ,\tmp2_reg_1366_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_135_reg_1281[14:12]}),
        .O(tmp2_fu_807_p2[15:12]),
        .S({\tmp2_reg_1366[15]_i_2__0_n_0 ,\tmp2_reg_1366[15]_i_3__0_n_0 ,\tmp2_reg_1366[15]_i_4__0_n_0 ,\tmp2_reg_1366[15]_i_5__0_n_0 }));
  FDRE \tmp2_reg_1366_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[1]),
        .Q(tmp2_reg_1366[1]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[2]),
        .Q(tmp2_reg_1366[2]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[3]),
        .Q(tmp2_reg_1366[3]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp2_reg_1366_reg[3]_i_1__0_n_0 ,\tmp2_reg_1366_reg[3]_i_1__0_n_1 ,\tmp2_reg_1366_reg[3]_i_1__0_n_2 ,\tmp2_reg_1366_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_135_reg_1281[3:0]),
        .O(tmp2_fu_807_p2[3:0]),
        .S({\tmp2_reg_1366[3]_i_2__0_n_0 ,\tmp2_reg_1366[3]_i_3__0_n_0 ,\tmp2_reg_1366[3]_i_4__0_n_0 ,\tmp2_reg_1366[3]_i_5__0_n_0 }));
  FDRE \tmp2_reg_1366_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[4]),
        .Q(tmp2_reg_1366[4]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[5]),
        .Q(tmp2_reg_1366[5]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[6]),
        .Q(tmp2_reg_1366[6]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[7]),
        .Q(tmp2_reg_1366[7]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[7]_i_1__0 
       (.CI(\tmp2_reg_1366_reg[3]_i_1__0_n_0 ),
        .CO({\tmp2_reg_1366_reg[7]_i_1__0_n_0 ,\tmp2_reg_1366_reg[7]_i_1__0_n_1 ,\tmp2_reg_1366_reg[7]_i_1__0_n_2 ,\tmp2_reg_1366_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_135_reg_1281[7:4]),
        .O(tmp2_fu_807_p2[7:4]),
        .S({\tmp2_reg_1366[7]_i_2__0_n_0 ,\tmp2_reg_1366[7]_i_3__0_n_0 ,\tmp2_reg_1366[7]_i_4__0_n_0 ,\tmp2_reg_1366[7]_i_5__0_n_0 }));
  FDRE \tmp2_reg_1366_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[8]),
        .Q(tmp2_reg_1366[8]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[9]),
        .Q(tmp2_reg_1366[9]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[0]),
        .Q(tmp4_reg_1191[0]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[1]),
        .Q(tmp4_reg_1191[1]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[2]),
        .Q(tmp4_reg_1191[2]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[3]),
        .Q(tmp4_reg_1191[3]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[4]),
        .Q(tmp4_reg_1191[4]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[5]),
        .Q(tmp4_reg_1191[5]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[6]),
        .Q(tmp4_reg_1191[6]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[7]),
        .Q(tmp4_reg_1191[7]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[8]),
        .Q(tmp4_reg_1191[8]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp4_fu_544_p2[9]),
        .Q(tmp4_reg_1191[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_1_reg_1242_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_1_reg_1242_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_1__0_n_7,tmp5_1_reg_1242_reg_i_2__0_n_4,tmp5_1_reg_1242_reg_i_2__0_n_5,tmp5_1_reg_1242_reg_i_2__0_n_6,tmp5_1_reg_1242_reg_i_2__0_n_7,tmp5_1_reg_1242_reg_i_3__0_n_4,tmp5_1_reg_1242_reg_i_3__0_n_5,tmp5_1_reg_1242_reg_i_3__0_n_6,tmp5_1_reg_1242_reg_i_3__0_n_7,tmp5_1_reg_1242_reg_i_4__0_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_1_reg_1242_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_1_reg_1242_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_1_reg_1242_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_1_reg_1242_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_1_reg_1242_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_1_reg_1242_reg_P_UNCONNECTED[47:10],tmp5_1_reg_1242_reg_n_96,tmp5_1_reg_1242_reg_n_97,tmp5_1_reg_1242_reg_n_98,tmp5_1_reg_1242_reg_n_99,tmp5_1_reg_1242_reg_n_100,tmp5_1_reg_1242_reg_n_101,tmp5_1_reg_1242_reg_n_102,tmp5_1_reg_1242_reg_n_103,tmp5_1_reg_1242_reg_n_104,tmp5_1_reg_1242_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_1_reg_1242_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_1_reg_1242_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_1_reg_1242_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_1_reg_1242_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_1_reg_1242_reg_i_1__0
       (.CI(tmp5_1_reg_1242_reg_i_2__0_n_0),
        .CO(NLW_tmp5_1_reg_1242_reg_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp5_1_reg_1242_reg_i_1__0_O_UNCONNECTED[3:1],tmp5_1_reg_1242_reg_i_1__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp4_reg_1191[9]}));
  CARRY4 tmp5_1_reg_1242_reg_i_2__0
       (.CI(tmp5_1_reg_1242_reg_i_3__0_n_0),
        .CO({tmp5_1_reg_1242_reg_i_2__0_n_0,tmp5_1_reg_1242_reg_i_2__0_n_1,tmp5_1_reg_1242_reg_i_2__0_n_2,tmp5_1_reg_1242_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1242_reg_i_2__0_n_4,tmp5_1_reg_1242_reg_i_2__0_n_5,tmp5_1_reg_1242_reg_i_2__0_n_6,tmp5_1_reg_1242_reg_i_2__0_n_7}),
        .S(tmp4_reg_1191[8:5]));
  CARRY4 tmp5_1_reg_1242_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp5_1_reg_1242_reg_i_3__0_n_0,tmp5_1_reg_1242_reg_i_3__0_n_1,tmp5_1_reg_1242_reg_i_3__0_n_2,tmp5_1_reg_1242_reg_i_3__0_n_3}),
        .CYINIT(tmp4_reg_1191[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1242_reg_i_3__0_n_4,tmp5_1_reg_1242_reg_i_3__0_n_5,tmp5_1_reg_1242_reg_i_3__0_n_6,tmp5_1_reg_1242_reg_i_3__0_n_7}),
        .S(tmp4_reg_1191[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_1_reg_1242_reg_i_4__0
       (.I0(tmp4_reg_1191[0]),
        .O(tmp5_1_reg_1242_reg_i_4__0_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_reg_1198_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_reg_1198_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_reg_1198_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_reg_1198_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_reg_1198_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_reg_1198_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_reg_1198_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_reg_1198_reg_P_UNCONNECTED[47:10],tmp5_reg_1198_reg_n_96,tmp5_reg_1198_reg_n_97,tmp5_reg_1198_reg_n_98,tmp5_reg_1198_reg_n_99,tmp5_reg_1198_reg_n_100,tmp5_reg_1198_reg_n_101,tmp5_reg_1198_reg_n_102,tmp5_reg_1198_reg_n_103,tmp5_reg_1198_reg_n_104,tmp5_reg_1198_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_reg_1198_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_reg_1198_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_reg_1198_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_reg_1198_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_10__0
       (.I0(tmp_113_reg_1123[3]),
        .I1(phi_mul_reg_359[3]),
        .O(tmp5_reg_1198_reg_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_11__0
       (.I0(tmp_113_reg_1123[2]),
        .I1(phi_mul_reg_359[2]),
        .O(tmp5_reg_1198_reg_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_12__0
       (.I0(tmp_113_reg_1123[1]),
        .I1(phi_mul_reg_359[1]),
        .O(tmp5_reg_1198_reg_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1198_reg_i_13__0
       (.I0(tmp_113_reg_1123[0]),
        .O(tmp5_reg_1198_reg_i_13__0_n_0));
  CARRY4 tmp5_reg_1198_reg_i_1__0
       (.CI(tmp5_reg_1198_reg_i_2__0_n_0),
        .CO({NLW_tmp5_reg_1198_reg_i_1__0_CO_UNCONNECTED[3:1],tmp5_reg_1198_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_113_reg_1123[8]}),
        .O({NLW_tmp5_reg_1198_reg_i_1__0_O_UNCONNECTED[3:2],tmp4_fu_544_p2[9:8]}),
        .S({1'b0,1'b0,tmp5_reg_1198_reg_i_4__0_n_0,tmp5_reg_1198_reg_i_5__0_n_0}));
  CARRY4 tmp5_reg_1198_reg_i_2__0
       (.CI(tmp5_reg_1198_reg_i_3__0_n_0),
        .CO({tmp5_reg_1198_reg_i_2__0_n_0,tmp5_reg_1198_reg_i_2__0_n_1,tmp5_reg_1198_reg_i_2__0_n_2,tmp5_reg_1198_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_113_reg_1123[7:4]),
        .O(tmp4_fu_544_p2[7:4]),
        .S({tmp5_reg_1198_reg_i_6__0_n_0,tmp5_reg_1198_reg_i_7__0_n_0,tmp5_reg_1198_reg_i_8__0_n_0,tmp5_reg_1198_reg_i_9__0_n_0}));
  CARRY4 tmp5_reg_1198_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp5_reg_1198_reg_i_3__0_n_0,tmp5_reg_1198_reg_i_3__0_n_1,tmp5_reg_1198_reg_i_3__0_n_2,tmp5_reg_1198_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_113_reg_1123[3:0]),
        .O(tmp4_fu_544_p2[3:0]),
        .S({tmp5_reg_1198_reg_i_10__0_n_0,tmp5_reg_1198_reg_i_11__0_n_0,tmp5_reg_1198_reg_i_12__0_n_0,tmp5_reg_1198_reg_i_13__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_4__0
       (.I0(tmp_113_reg_1123[9]),
        .I1(phi_mul_reg_359[9]),
        .O(tmp5_reg_1198_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_5__0
       (.I0(tmp_113_reg_1123[8]),
        .I1(phi_mul_reg_359[8]),
        .O(tmp5_reg_1198_reg_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_6__0
       (.I0(tmp_113_reg_1123[7]),
        .I1(phi_mul_reg_359[7]),
        .O(tmp5_reg_1198_reg_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_7__0
       (.I0(tmp_113_reg_1123[6]),
        .I1(phi_mul_reg_359[6]),
        .O(tmp5_reg_1198_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_8__0
       (.I0(tmp_113_reg_1123[5]),
        .I1(phi_mul_reg_359[5]),
        .O(tmp5_reg_1198_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_9__0
       (.I0(tmp_113_reg_1123[4]),
        .I1(phi_mul_reg_359[4]),
        .O(tmp5_reg_1198_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_2 
       (.I0(tmp_137_1_2_reg_1376[11]),
        .I1(tmp_137_1_1_reg_1371[11]),
        .O(\tmp9_reg_1401[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_3 
       (.I0(tmp_137_1_2_reg_1376[10]),
        .I1(tmp_137_1_1_reg_1371[10]),
        .O(\tmp9_reg_1401[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_4 
       (.I0(tmp_137_1_2_reg_1376[9]),
        .I1(tmp_137_1_1_reg_1371[9]),
        .O(\tmp9_reg_1401[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_5 
       (.I0(tmp_137_1_2_reg_1376[8]),
        .I1(tmp_137_1_1_reg_1371[8]),
        .O(\tmp9_reg_1401[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_2 
       (.I0(tmp_137_1_2_reg_1376[15]),
        .I1(tmp_137_1_1_reg_1371[15]),
        .O(\tmp9_reg_1401[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_3 
       (.I0(tmp_137_1_2_reg_1376[14]),
        .I1(tmp_137_1_1_reg_1371[14]),
        .O(\tmp9_reg_1401[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_4 
       (.I0(tmp_137_1_2_reg_1376[13]),
        .I1(tmp_137_1_1_reg_1371[13]),
        .O(\tmp9_reg_1401[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_5 
       (.I0(tmp_137_1_2_reg_1376[12]),
        .I1(tmp_137_1_1_reg_1371[12]),
        .O(\tmp9_reg_1401[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_2 
       (.I0(tmp_137_1_2_reg_1376[3]),
        .I1(tmp_137_1_1_reg_1371[3]),
        .O(\tmp9_reg_1401[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_3 
       (.I0(tmp_137_1_2_reg_1376[2]),
        .I1(tmp_137_1_1_reg_1371[2]),
        .O(\tmp9_reg_1401[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_4 
       (.I0(tmp_137_1_2_reg_1376[1]),
        .I1(tmp_137_1_1_reg_1371[1]),
        .O(\tmp9_reg_1401[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_5 
       (.I0(tmp_137_1_2_reg_1376[0]),
        .I1(tmp_137_1_1_reg_1371[0]),
        .O(\tmp9_reg_1401[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_2 
       (.I0(tmp_137_1_2_reg_1376[7]),
        .I1(tmp_137_1_1_reg_1371[7]),
        .O(\tmp9_reg_1401[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_3 
       (.I0(tmp_137_1_2_reg_1376[6]),
        .I1(tmp_137_1_1_reg_1371[6]),
        .O(\tmp9_reg_1401[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_4 
       (.I0(tmp_137_1_2_reg_1376[5]),
        .I1(tmp_137_1_1_reg_1371[5]),
        .O(\tmp9_reg_1401[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_5 
       (.I0(tmp_137_1_2_reg_1376[4]),
        .I1(tmp_137_1_1_reg_1371[4]),
        .O(\tmp9_reg_1401[7]_i_5_n_0 ));
  FDRE \tmp9_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[0]),
        .Q(tmp9_reg_1401[0]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[10]),
        .Q(tmp9_reg_1401[10]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[11]),
        .Q(tmp9_reg_1401[11]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[11]_i_1 
       (.CI(\tmp9_reg_1401_reg[7]_i_1_n_0 ),
        .CO({\tmp9_reg_1401_reg[11]_i_1_n_0 ,\tmp9_reg_1401_reg[11]_i_1_n_1 ,\tmp9_reg_1401_reg[11]_i_1_n_2 ,\tmp9_reg_1401_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_137_1_2_reg_1376[11:8]),
        .O(tmp9_fu_898_p2[11:8]),
        .S({\tmp9_reg_1401[11]_i_2_n_0 ,\tmp9_reg_1401[11]_i_3_n_0 ,\tmp9_reg_1401[11]_i_4_n_0 ,\tmp9_reg_1401[11]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[12]),
        .Q(tmp9_reg_1401[12]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[13]),
        .Q(tmp9_reg_1401[13]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[14]),
        .Q(tmp9_reg_1401[14]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[15]),
        .Q(tmp9_reg_1401[15]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[15]_i_1 
       (.CI(\tmp9_reg_1401_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp9_reg_1401_reg[15]_i_1_CO_UNCONNECTED [3],\tmp9_reg_1401_reg[15]_i_1_n_1 ,\tmp9_reg_1401_reg[15]_i_1_n_2 ,\tmp9_reg_1401_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_137_1_2_reg_1376[14:12]}),
        .O(tmp9_fu_898_p2[15:12]),
        .S({\tmp9_reg_1401[15]_i_2_n_0 ,\tmp9_reg_1401[15]_i_3_n_0 ,\tmp9_reg_1401[15]_i_4_n_0 ,\tmp9_reg_1401[15]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[1]),
        .Q(tmp9_reg_1401[1]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[2]),
        .Q(tmp9_reg_1401[2]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[3]),
        .Q(tmp9_reg_1401[3]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp9_reg_1401_reg[3]_i_1_n_0 ,\tmp9_reg_1401_reg[3]_i_1_n_1 ,\tmp9_reg_1401_reg[3]_i_1_n_2 ,\tmp9_reg_1401_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_137_1_2_reg_1376[3:0]),
        .O(tmp9_fu_898_p2[3:0]),
        .S({\tmp9_reg_1401[3]_i_2_n_0 ,\tmp9_reg_1401[3]_i_3_n_0 ,\tmp9_reg_1401[3]_i_4_n_0 ,\tmp9_reg_1401[3]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[4]),
        .Q(tmp9_reg_1401[4]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[5]),
        .Q(tmp9_reg_1401[5]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[6]),
        .Q(tmp9_reg_1401[6]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[7]),
        .Q(tmp9_reg_1401[7]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[7]_i_1 
       (.CI(\tmp9_reg_1401_reg[3]_i_1_n_0 ),
        .CO({\tmp9_reg_1401_reg[7]_i_1_n_0 ,\tmp9_reg_1401_reg[7]_i_1_n_1 ,\tmp9_reg_1401_reg[7]_i_1_n_2 ,\tmp9_reg_1401_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_137_1_2_reg_1376[7:4]),
        .O(tmp9_fu_898_p2[7:4]),
        .S({\tmp9_reg_1401[7]_i_2_n_0 ,\tmp9_reg_1401[7]_i_3_n_0 ,\tmp9_reg_1401[7]_i_4_n_0 ,\tmp9_reg_1401[7]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[8]),
        .Q(tmp9_reg_1401[8]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[9]),
        .Q(tmp9_reg_1401[9]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[0] ),
        .Q(tmp_113_reg_1123[0]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[1] ),
        .Q(tmp_113_reg_1123[1]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[2] ),
        .Q(tmp_113_reg_1123[2]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[3] ),
        .Q(tmp_113_reg_1123[3]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[4] ),
        .Q(tmp_113_reg_1123[4]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[5] ),
        .Q(tmp_113_reg_1123[5]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[6] ),
        .Q(tmp_113_reg_1123[6]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[7] ),
        .Q(tmp_113_reg_1123[7]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[8] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[8] ),
        .Q(tmp_113_reg_1123[8]),
        .R(1'b0));
  FDRE \tmp_113_reg_1123_reg[9] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[9] ),
        .Q(tmp_113_reg_1123[9]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[0]),
        .Q(tmp_114_reg_1146_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[1]),
        .Q(tmp_114_reg_1146_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[2]),
        .Q(tmp_114_reg_1146_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[3]),
        .Q(tmp_114_reg_1146_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[4]),
        .Q(tmp_114_reg_1146_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[5]),
        .Q(tmp_114_reg_1146_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[6]),
        .Q(tmp_114_reg_1146_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[7]),
        .Q(tmp_114_reg_1146_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[8]),
        .Q(tmp_114_reg_1146_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_114_reg_1146_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[9]),
        .Q(tmp_114_reg_1146_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_115_fu_488_p2
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_115_fu_488_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_115_fu_488_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_1141[13:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_115_fu_488_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_115_fu_488_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_11280),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state19),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_115_fu_488_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_115_fu_488_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_115_fu_488_p2_P_UNCONNECTED[47:14],tmp_115_fu_488_p2_n_92,tmp_115_fu_488_p2_n_93,tmp_115_fu_488_p2_n_94,tmp_115_fu_488_p2_n_95,tmp_115_fu_488_p2_n_96,tmp_115_fu_488_p2_n_97,tmp_115_fu_488_p2_n_98,tmp_115_fu_488_p2_n_99,tmp_115_fu_488_p2_n_100,tmp_115_fu_488_p2_n_101,tmp_115_fu_488_p2_n_102,tmp_115_fu_488_p2_n_103,tmp_115_fu_488_p2_n_104,tmp_115_fu_488_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_115_fu_488_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_115_fu_488_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_115_fu_488_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_115_fu_488_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_115_fu_488_p2_i_1
       (.CI(tmp_115_fu_488_p2_i_2_n_0),
        .CO({NLW_tmp_115_fu_488_p2_i_1_CO_UNCONNECTED[3:1],tmp_115_fu_488_p2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul1_reg_302[12]}),
        .O({NLW_tmp_115_fu_488_p2_i_1_O_UNCONNECTED[3:2],A[13:12]}),
        .S({1'b0,1'b0,tmp_115_fu_488_p2_i_5_n_0,tmp_115_fu_488_p2_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_10
       (.I0(phi_mul1_reg_302[8]),
        .I1(\out_h_reg_326_reg_n_0_[8] ),
        .O(tmp_115_fu_488_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_11
       (.I0(phi_mul1_reg_302[7]),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .O(tmp_115_fu_488_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_12
       (.I0(phi_mul1_reg_302[6]),
        .I1(\out_h_reg_326_reg_n_0_[6] ),
        .O(tmp_115_fu_488_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_13
       (.I0(phi_mul1_reg_302[5]),
        .I1(\out_h_reg_326_reg_n_0_[5] ),
        .O(tmp_115_fu_488_p2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_14
       (.I0(phi_mul1_reg_302[4]),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .O(tmp_115_fu_488_p2_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_15
       (.I0(phi_mul1_reg_302[3]),
        .I1(\out_h_reg_326_reg_n_0_[3] ),
        .O(tmp_115_fu_488_p2_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_16
       (.I0(phi_mul1_reg_302[2]),
        .I1(\out_h_reg_326_reg_n_0_[2] ),
        .O(tmp_115_fu_488_p2_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_115_fu_488_p2_i_17
       (.I0(\out_h_reg_326_reg_n_0_[1] ),
        .O(tmp_115_fu_488_p2_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_115_fu_488_p2_i_18
       (.I0(\out_h_reg_326_reg_n_0_[0] ),
        .O(tmp_115_fu_488_p2_i_18_n_0));
  CARRY4 tmp_115_fu_488_p2_i_2
       (.CI(tmp_115_fu_488_p2_i_3_n_0),
        .CO({tmp_115_fu_488_p2_i_2_n_0,tmp_115_fu_488_p2_i_2_n_1,tmp_115_fu_488_p2_i_2_n_2,tmp_115_fu_488_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[11:8]),
        .O(A[11:8]),
        .S({tmp_115_fu_488_p2_i_7_n_0,tmp_115_fu_488_p2_i_8_n_0,tmp_115_fu_488_p2_i_9_n_0,tmp_115_fu_488_p2_i_10_n_0}));
  CARRY4 tmp_115_fu_488_p2_i_3
       (.CI(tmp_115_fu_488_p2_i_4_n_0),
        .CO({tmp_115_fu_488_p2_i_3_n_0,tmp_115_fu_488_p2_i_3_n_1,tmp_115_fu_488_p2_i_3_n_2,tmp_115_fu_488_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[7:4]),
        .O(A[7:4]),
        .S({tmp_115_fu_488_p2_i_11_n_0,tmp_115_fu_488_p2_i_12_n_0,tmp_115_fu_488_p2_i_13_n_0,tmp_115_fu_488_p2_i_14_n_0}));
  CARRY4 tmp_115_fu_488_p2_i_4
       (.CI(1'b0),
        .CO({tmp_115_fu_488_p2_i_4_n_0,tmp_115_fu_488_p2_i_4_n_1,tmp_115_fu_488_p2_i_4_n_2,tmp_115_fu_488_p2_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul1_reg_302[3:2],1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_115_fu_488_p2_i_15_n_0,tmp_115_fu_488_p2_i_16_n_0,tmp_115_fu_488_p2_i_17_n_0,tmp_115_fu_488_p2_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_5
       (.I0(phi_mul1_reg_302[13]),
        .I1(\out_h_reg_326_reg_n_0_[13] ),
        .O(tmp_115_fu_488_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_6
       (.I0(phi_mul1_reg_302[12]),
        .I1(\out_h_reg_326_reg_n_0_[12] ),
        .O(tmp_115_fu_488_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_7
       (.I0(phi_mul1_reg_302[11]),
        .I1(\out_h_reg_326_reg_n_0_[11] ),
        .O(tmp_115_fu_488_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_8
       (.I0(phi_mul1_reg_302[10]),
        .I1(\out_h_reg_326_reg_n_0_[10] ),
        .O(tmp_115_fu_488_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_488_p2_i_9
       (.I0(phi_mul1_reg_302[9]),
        .I1(\out_h_reg_326_reg_n_0_[9] ),
        .O(tmp_115_fu_488_p2_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[3]_i_2 
       (.I0(\in_d_reg_348_reg_n_0_[3] ),
        .I1(phi_mul4_reg_314[3]),
        .O(\tmp_121_reg_1185[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[3]_i_3 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .I1(phi_mul4_reg_314[2]),
        .O(\tmp_121_reg_1185[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[3]_i_4 
       (.I0(\in_d_reg_348_reg_n_0_[1] ),
        .I1(phi_mul4_reg_314[1]),
        .O(\tmp_121_reg_1185[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[3]_i_5 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .I1(phi_mul4_reg_314[0]),
        .O(\tmp_121_reg_1185[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[7]_i_2 
       (.I0(\in_d_reg_348_reg_n_0_[7] ),
        .I1(phi_mul4_reg_314[7]),
        .O(\tmp_121_reg_1185[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[7]_i_3 
       (.I0(\in_d_reg_348_reg_n_0_[6] ),
        .I1(phi_mul4_reg_314[6]),
        .O(\tmp_121_reg_1185[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[7]_i_4 
       (.I0(\in_d_reg_348_reg_n_0_[5] ),
        .I1(phi_mul4_reg_314[5]),
        .O(\tmp_121_reg_1185[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1185[7]_i_5 
       (.I0(\in_d_reg_348_reg_n_0_[4] ),
        .I1(phi_mul4_reg_314[4]),
        .O(\tmp_121_reg_1185[7]_i_5_n_0 ));
  FDRE \tmp_121_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[0]),
        .Q(tmp_51_fu_563_p2[3]),
        .R(1'b0));
  FDRE \tmp_121_reg_1185_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[1]),
        .Q(tmp_51_fu_563_p2[4]),
        .R(1'b0));
  FDRE \tmp_121_reg_1185_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[2]),
        .Q(tmp_51_fu_563_p2[5]),
        .R(1'b0));
  FDRE \tmp_121_reg_1185_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[3]),
        .Q(tmp_51_fu_563_p2[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1185_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_121_reg_1185_reg[3]_i_1_n_0 ,\tmp_121_reg_1185_reg[3]_i_1_n_1 ,\tmp_121_reg_1185_reg[3]_i_1_n_2 ,\tmp_121_reg_1185_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\in_d_reg_348_reg_n_0_[3] ,\in_d_reg_348_reg_n_0_[2] ,\in_d_reg_348_reg_n_0_[1] ,\in_d_reg_348_reg_n_0_[0] }),
        .O(tmp_121_fu_538_p2[3:0]),
        .S({\tmp_121_reg_1185[3]_i_2_n_0 ,\tmp_121_reg_1185[3]_i_3_n_0 ,\tmp_121_reg_1185[3]_i_4_n_0 ,\tmp_121_reg_1185[3]_i_5_n_0 }));
  FDRE \tmp_121_reg_1185_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[4]),
        .Q(tmp_51_fu_563_p2[7]),
        .R(1'b0));
  FDRE \tmp_121_reg_1185_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[5]),
        .Q(\tmp_121_reg_1185_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_121_reg_1185_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[6]),
        .Q(\tmp_121_reg_1185_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_121_reg_1185_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__2_n_0 ),
        .D(tmp_121_fu_538_p2[7]),
        .Q(\tmp_121_reg_1185_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1185_reg[7]_i_1 
       (.CI(\tmp_121_reg_1185_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp_121_reg_1185_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_121_reg_1185_reg[7]_i_1_n_1 ,\tmp_121_reg_1185_reg[7]_i_1_n_2 ,\tmp_121_reg_1185_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\in_d_reg_348_reg_n_0_[6] ,\in_d_reg_348_reg_n_0_[5] ,\in_d_reg_348_reg_n_0_[4] }),
        .O(tmp_121_fu_538_p2[7:4]),
        .S({\tmp_121_reg_1185[7]_i_2_n_0 ,\tmp_121_reg_1185[7]_i_3_n_0 ,\tmp_121_reg_1185[7]_i_4_n_0 ,\tmp_121_reg_1185[7]_i_5_n_0 }));
  FDRE \tmp_122_reg_1215_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_51_fu_563_p2[3]),
        .Q(tmp_122_reg_1215[0]),
        .R(1'b0));
  FDRE \tmp_122_reg_1215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_51_fu_563_p2[4]),
        .Q(tmp_122_reg_1215[1]),
        .R(1'b0));
  FDRE \tmp_122_reg_1215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_133_fu_582_p1[2]),
        .Q(tmp_122_reg_1215[2]),
        .R(1'b0));
  FDRE \tmp_122_reg_1215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_133_fu_582_p1[3]),
        .Q(tmp_122_reg_1215[3]),
        .R(1'b0));
  FDRE \tmp_122_reg_1215_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_133_fu_582_p1[4]),
        .Q(tmp_122_reg_1215[4]),
        .R(1'b0));
  FDRE \tmp_122_reg_1215_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_133_fu_582_p1[5]),
        .Q(tmp_122_reg_1215[5]),
        .R(1'b0));
  FDRE \tmp_122_reg_1215_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_133_fu_582_p1[6]),
        .Q(tmp_122_reg_1215[6]),
        .R(1'b0));
  FDRE \tmp_122_reg_1215_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_133_fu_582_p1[7]),
        .Q(tmp_122_reg_1215[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_1_cast_reg_1158[1]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .O(\tmp_127_0_1_cast_reg_1158[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_127_0_1_cast_reg_1158[2]_i_1__0 
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[0]),
        .I2(out_w_reg_337[2]),
        .O(\tmp_127_0_1_cast_reg_1158[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_127_0_1_cast_reg_1158[3]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[2]),
        .I3(out_w_reg_337[3]),
        .O(\tmp_127_0_1_cast_reg_1158[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_127_0_1_cast_reg_1158[4]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[4]),
        .O(\tmp_127_0_1_cast_reg_1158[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_127_0_1_cast_reg_1158[5]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[5]),
        .O(\tmp_127_0_1_cast_reg_1158[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_1_cast_reg_1158[6]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_1_cast_reg_1158[6]_i_2__0_n_0 ),
        .I2(out_w_reg_337[6]),
        .O(\tmp_127_0_1_cast_reg_1158[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tmp_127_0_1_cast_reg_1158[6]_i_2__0 
       (.I0(out_w_reg_337[4]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[5]),
        .O(\tmp_127_0_1_cast_reg_1158[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_1_cast_reg_1158[7]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ),
        .I2(out_w_reg_337[7]),
        .O(\tmp_127_0_1_cast_reg_1158[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \tmp_127_0_1_cast_reg_1158[8]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ),
        .I2(out_w_reg_337[7]),
        .I3(out_w_reg_337[8]),
        .O(\tmp_127_0_1_cast_reg_1158[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \tmp_127_0_1_cast_reg_1158[9]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[7]),
        .I2(\tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ),
        .I3(out_w_reg_337[8]),
        .I4(out_w_reg_337[9]),
        .O(\tmp_127_0_1_cast_reg_1158[9]_i_1__0_n_0 ));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_3_fu_474_p2[0]),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[1]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[2]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[3]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[4]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[5]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[6]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[7]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[8]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[9]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_127_0_2_cast_reg_1165[1]_i_1__0 
       (.I0(out_w_reg_337[1]),
        .O(C[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_2_cast_reg_1165[2]_i_1__0 
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_127_0_2_cast_reg_1165[3]_i_1__0 
       (.I0(out_w_reg_337[2]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[3]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_127_0_2_cast_reg_1165[4]_i_1__0 
       (.I0(out_w_reg_337[3]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[2]),
        .I3(out_w_reg_337[4]),
        .O(C[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_127_0_2_cast_reg_1165[5]_i_1__0 
       (.I0(out_w_reg_337[4]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[5]),
        .O(C[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_127_0_2_cast_reg_1165[6]_i_1__0 
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[6]),
        .O(C[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_127_0_2_cast_reg_1165[7]_i_1__0 
       (.I0(\tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ),
        .I1(out_w_reg_337[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_2_cast_reg_1165[8]_i_1__0 
       (.I0(out_w_reg_337[7]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ),
        .I2(out_w_reg_337[8]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hDF20)) 
    \tmp_127_0_2_cast_reg_1165[9]_i_1__0 
       (.I0(out_w_reg_337[8]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ),
        .I2(out_w_reg_337[7]),
        .I3(out_w_reg_337[9]),
        .O(C[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tmp_127_0_2_cast_reg_1165[9]_i_2__0 
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[6]),
        .O(\tmp_127_0_2_cast_reg_1165[9]_i_2__0_n_0 ));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[1]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[2]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[3]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[4]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[5]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[6]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[7]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[8]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[9]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_1_reg_1316_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_1_reg_1316_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_1_reg_1316_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_127_0_1_cast_reg_1158[9]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[8]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[7]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[6]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[5]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[4]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[3]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[2]_i_1__0_n_0 ,\tmp_127_0_1_cast_reg_1158[1]_i_1__0_n_0 ,out_w_3_fu_474_p2[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_1_reg_1316_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_1_reg_1316_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(exitcond3_fu_469_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_1_reg_1316_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_1_reg_1316_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_1_reg_1316_reg_P_UNCONNECTED[47:10],tmp_128_2_1_reg_1316_reg_n_96,tmp_128_2_1_reg_1316_reg_n_97,tmp_128_2_1_reg_1316_reg_n_98,tmp_128_2_1_reg_1316_reg_n_99,tmp_128_2_1_reg_1316_reg_n_100,tmp_128_2_1_reg_1316_reg_n_101,tmp_128_2_1_reg_1316_reg_n_102,tmp_128_2_1_reg_1316_reg_n_103,tmp_128_2_1_reg_1316_reg_n_104,tmp_128_2_1_reg_1316_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_1_reg_1316_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_1_reg_1316_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_1_reg_1316_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_1_reg_1316_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_2_reg_1321_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_2_reg_1321_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_2_reg_1321_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,out_w_reg_337[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_2_reg_1321_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_2_reg_1321_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(exitcond3_fu_469_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_2_reg_1321_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_2_reg_1321_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_2_reg_1321_reg_P_UNCONNECTED[47:10],tmp_128_2_2_reg_1321_reg_n_96,tmp_128_2_2_reg_1321_reg_n_97,tmp_128_2_2_reg_1321_reg_n_98,tmp_128_2_2_reg_1321_reg_n_99,tmp_128_2_2_reg_1321_reg_n_100,tmp_128_2_2_reg_1321_reg_n_101,tmp_128_2_2_reg_1321_reg_n_102,tmp_128_2_2_reg_1321_reg_n_103,tmp_128_2_2_reg_1321_reg_n_104,tmp_128_2_2_reg_1321_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_2_reg_1321_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_2_reg_1321_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_2_reg_1321_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_2_reg_1321_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_reg_1311_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_reg_1311_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_reg_1311_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_337[9:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_reg_1311_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_reg_1311_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(exitcond3_fu_469_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_reg_1311_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_reg_1311_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_reg_1311_reg_P_UNCONNECTED[47:10],tmp_128_2_reg_1311_reg_n_96,tmp_128_2_reg_1311_reg_n_97,tmp_128_2_reg_1311_reg_n_98,tmp_128_2_reg_1311_reg_n_99,tmp_128_2_reg_1311_reg_n_100,tmp_128_2_reg_1311_reg_n_101,tmp_128_2_reg_1311_reg_n_102,tmp_128_2_reg_1311_reg_n_103,tmp_128_2_reg_1311_reg_n_104,tmp_128_2_reg_1311_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_reg_1311_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_reg_1311_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_reg_1311_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_reg_1311_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_128_2_reg_1311_reg_i_1__0
       (.CI(tmp_128_2_reg_1311_reg_i_2__0_n_0),
        .CO({NLW_tmp_128_2_reg_1311_reg_i_1__0_CO_UNCONNECTED[3:1],tmp_128_2_reg_1311_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_128_2_reg_1311_reg_i_1__0_O_UNCONNECTED[3:2],B[9:8]}),
        .S({1'b0,1'b0,tmp4_reg_1191[9:8]}));
  CARRY4 tmp_128_2_reg_1311_reg_i_2__0
       (.CI(tmp_128_2_reg_1311_reg_i_3__0_n_0),
        .CO({tmp_128_2_reg_1311_reg_i_2__0_n_0,tmp_128_2_reg_1311_reg_i_2__0_n_1,tmp_128_2_reg_1311_reg_i_2__0_n_2,tmp_128_2_reg_1311_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[7:4]),
        .S(tmp4_reg_1191[7:4]));
  CARRY4 tmp_128_2_reg_1311_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp_128_2_reg_1311_reg_i_3__0_n_0,tmp_128_2_reg_1311_reg_i_3__0_n_1,tmp_128_2_reg_1311_reg_i_3__0_n_2,tmp_128_2_reg_1311_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp4_reg_1191[1],1'b0}),
        .O(B[3:0]),
        .S({tmp4_reg_1191[3:2],tmp_128_2_reg_1311_reg_i_4__0_n_0,tmp4_reg_1191[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_128_2_reg_1311_reg_i_4__0
       (.I0(tmp4_reg_1191[1]),
        .O(tmp_128_2_reg_1311_reg_i_4__0_n_0));
  FDRE \tmp_135_reg_1281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_15),
        .Q(tmp_135_reg_1281[0]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_5),
        .Q(tmp_135_reg_1281[10]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_4),
        .Q(tmp_135_reg_1281[11]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_3),
        .Q(tmp_135_reg_1281[12]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_2),
        .Q(tmp_135_reg_1281[13]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_1),
        .Q(tmp_135_reg_1281[14]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_0),
        .Q(tmp_135_reg_1281[15]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_14),
        .Q(tmp_135_reg_1281[1]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_13),
        .Q(tmp_135_reg_1281[2]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_12),
        .Q(tmp_135_reg_1281[3]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_11),
        .Q(tmp_135_reg_1281[4]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_10),
        .Q(tmp_135_reg_1281[5]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_9),
        .Q(tmp_135_reg_1281[6]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_8),
        .Q(tmp_135_reg_1281[7]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_7),
        .Q(tmp_135_reg_1281[8]),
        .R(1'b0));
  FDRE \tmp_135_reg_1281_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_6),
        .Q(tmp_135_reg_1281[9]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_15),
        .Q(tmp_137_1_1_reg_1371[0]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_5),
        .Q(tmp_137_1_1_reg_1371[10]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_4),
        .Q(tmp_137_1_1_reg_1371[11]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_3),
        .Q(tmp_137_1_1_reg_1371[12]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_2),
        .Q(tmp_137_1_1_reg_1371[13]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_1),
        .Q(tmp_137_1_1_reg_1371[14]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_0),
        .Q(tmp_137_1_1_reg_1371[15]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_14),
        .Q(tmp_137_1_1_reg_1371[1]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_13),
        .Q(tmp_137_1_1_reg_1371[2]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_12),
        .Q(tmp_137_1_1_reg_1371[3]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_11),
        .Q(tmp_137_1_1_reg_1371[4]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_10),
        .Q(tmp_137_1_1_reg_1371[5]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_9),
        .Q(tmp_137_1_1_reg_1371[6]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_8),
        .Q(tmp_137_1_1_reg_1371[7]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_7),
        .Q(tmp_137_1_1_reg_1371[8]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_6),
        .Q(tmp_137_1_1_reg_1371[9]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[0]),
        .Q(tmp_137_1_2_reg_1376[0]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[10]),
        .Q(tmp_137_1_2_reg_1376[10]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[11]),
        .Q(tmp_137_1_2_reg_1376[11]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[12]),
        .Q(tmp_137_1_2_reg_1376[12]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[13]),
        .Q(tmp_137_1_2_reg_1376[13]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[14]),
        .Q(tmp_137_1_2_reg_1376[14]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[15]),
        .Q(tmp_137_1_2_reg_1376[15]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[1]),
        .Q(tmp_137_1_2_reg_1376[1]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[2]),
        .Q(tmp_137_1_2_reg_1376[2]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[3]),
        .Q(tmp_137_1_2_reg_1376[3]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[4]),
        .Q(tmp_137_1_2_reg_1376[4]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[5]),
        .Q(tmp_137_1_2_reg_1376[5]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[6]),
        .Q(tmp_137_1_2_reg_1376[6]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[7]),
        .Q(tmp_137_1_2_reg_1376[7]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[8]),
        .Q(tmp_137_1_2_reg_1376[8]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[9]),
        .Q(tmp_137_1_2_reg_1376[9]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[0]),
        .Q(tmp_137_2_1_reg_1396[0]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[10]),
        .Q(tmp_137_2_1_reg_1396[10]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[11]),
        .Q(tmp_137_2_1_reg_1396[11]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[12]),
        .Q(tmp_137_2_1_reg_1396[12]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[13]),
        .Q(tmp_137_2_1_reg_1396[13]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[14]),
        .Q(tmp_137_2_1_reg_1396[14]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[15]),
        .Q(tmp_137_2_1_reg_1396[15]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[1]),
        .Q(tmp_137_2_1_reg_1396[1]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[2]),
        .Q(tmp_137_2_1_reg_1396[2]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[3]),
        .Q(tmp_137_2_1_reg_1396[3]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[4]),
        .Q(tmp_137_2_1_reg_1396[4]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[5]),
        .Q(tmp_137_2_1_reg_1396[5]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[6]),
        .Q(tmp_137_2_1_reg_1396[6]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[7]),
        .Q(tmp_137_2_1_reg_1396[7]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[8]),
        .Q(tmp_137_2_1_reg_1396[8]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[9]),
        .Q(tmp_137_2_1_reg_1396[9]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_15),
        .Q(tmp_137_2_reg_1391[0]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_5),
        .Q(tmp_137_2_reg_1391[10]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_4),
        .Q(tmp_137_2_reg_1391[11]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_3),
        .Q(tmp_137_2_reg_1391[12]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_2),
        .Q(tmp_137_2_reg_1391[13]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_1),
        .Q(tmp_137_2_reg_1391[14]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_0),
        .Q(tmp_137_2_reg_1391[15]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_14),
        .Q(tmp_137_2_reg_1391[1]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_13),
        .Q(tmp_137_2_reg_1391[2]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_12),
        .Q(tmp_137_2_reg_1391[3]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_11),
        .Q(tmp_137_2_reg_1391[4]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_10),
        .Q(tmp_137_2_reg_1391[5]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_9),
        .Q(tmp_137_2_reg_1391[6]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_8),
        .Q(tmp_137_2_reg_1391[7]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_7),
        .Q(tmp_137_2_reg_1391[8]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U7_n_6),
        .Q(tmp_137_2_reg_1391[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_11 
       (.I0(tmp_137_2_reg_1391[6]),
        .I1(tmp9_reg_1401[6]),
        .I2(tmp1_reg_1386[6]),
        .O(\tmp_138_2_2_reg_1411[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_12 
       (.I0(tmp_137_2_reg_1391[5]),
        .I1(tmp9_reg_1401[5]),
        .I2(tmp1_reg_1386[5]),
        .O(\tmp_138_2_2_reg_1411[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_13 
       (.I0(tmp_137_2_reg_1391[4]),
        .I1(tmp9_reg_1401[4]),
        .I2(tmp1_reg_1386[4]),
        .O(\tmp_138_2_2_reg_1411[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_14 
       (.I0(tmp_137_2_reg_1391[3]),
        .I1(tmp9_reg_1401[3]),
        .I2(tmp1_reg_1386[3]),
        .O(\tmp_138_2_2_reg_1411[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_15 
       (.I0(tmp_137_2_reg_1391[7]),
        .I1(tmp9_reg_1401[7]),
        .I2(tmp1_reg_1386[7]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_11_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_16 
       (.I0(tmp_137_2_reg_1391[6]),
        .I1(tmp9_reg_1401[6]),
        .I2(tmp1_reg_1386[6]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_12_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_17 
       (.I0(tmp_137_2_reg_1391[5]),
        .I1(tmp9_reg_1401[5]),
        .I2(tmp1_reg_1386[5]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_13_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_18 
       (.I0(tmp_137_2_reg_1391[4]),
        .I1(tmp9_reg_1401[4]),
        .I2(tmp1_reg_1386[4]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_14_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[10]),
        .I2(tmp_137_2_2_reg_1406[10]),
        .O(\tmp_138_2_2_reg_1411[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[9]),
        .I2(tmp_137_2_2_reg_1406[9]),
        .O(\tmp_138_2_2_reg_1411[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[8]),
        .I2(tmp_137_2_2_reg_1406[8]),
        .O(\tmp_138_2_2_reg_1411[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_5 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[7]),
        .I2(tmp_137_2_2_reg_1406[7]),
        .O(\tmp_138_2_2_reg_1411[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_6 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[11]),
        .I2(tmp_137_2_2_reg_1406[11]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_2_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[10]),
        .I2(tmp_137_2_2_reg_1406[10]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[9]),
        .I2(tmp_137_2_2_reg_1406[9]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_9 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[8]),
        .I2(tmp_137_2_2_reg_1406[8]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_5_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_11 
       (.I0(tmp_137_2_reg_1391[13]),
        .I1(tmp9_reg_1401[13]),
        .I2(tmp1_reg_1386[13]),
        .O(\tmp_138_2_2_reg_1411[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_12 
       (.I0(tmp_137_2_reg_1391[12]),
        .I1(tmp9_reg_1401[12]),
        .I2(tmp1_reg_1386[12]),
        .O(\tmp_138_2_2_reg_1411[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_13 
       (.I0(tmp_137_2_reg_1391[11]),
        .I1(tmp9_reg_1401[11]),
        .I2(tmp1_reg_1386[11]),
        .O(\tmp_138_2_2_reg_1411[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_138_2_2_reg_1411[15]_i_14 
       (.I0(tmp1_reg_1386[14]),
        .I1(tmp9_reg_1401[14]),
        .I2(tmp_137_2_reg_1391[14]),
        .I3(tmp9_reg_1401[15]),
        .I4(tmp_137_2_reg_1391[15]),
        .I5(tmp1_reg_1386[15]),
        .O(\tmp_138_2_2_reg_1411[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_15 
       (.I0(\tmp_138_2_2_reg_1411[15]_i_11_n_0 ),
        .I1(tmp9_reg_1401[14]),
        .I2(tmp_137_2_reg_1391[14]),
        .I3(tmp1_reg_1386[14]),
        .O(\tmp_138_2_2_reg_1411[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_16 
       (.I0(tmp_137_2_reg_1391[13]),
        .I1(tmp9_reg_1401[13]),
        .I2(tmp1_reg_1386[13]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_12_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_17 
       (.I0(tmp_137_2_reg_1391[12]),
        .I1(tmp9_reg_1401[12]),
        .I2(tmp1_reg_1386[12]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_13_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_18 
       (.I0(tmp_137_2_reg_1391[10]),
        .I1(tmp9_reg_1401[10]),
        .I2(tmp1_reg_1386[10]),
        .O(\tmp_138_2_2_reg_1411[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_19 
       (.I0(tmp_137_2_reg_1391[9]),
        .I1(tmp9_reg_1401[9]),
        .I2(tmp1_reg_1386[9]),
        .O(\tmp_138_2_2_reg_1411[15]_i_19_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ),
        .I1(tmp_137_2_1_reg_1396[13]),
        .I2(tmp_137_2_2_reg_1406[13]),
        .O(\tmp_138_2_2_reg_1411[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_20 
       (.I0(tmp_137_2_reg_1391[8]),
        .I1(tmp9_reg_1401[8]),
        .I2(tmp1_reg_1386[8]),
        .O(\tmp_138_2_2_reg_1411[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_21 
       (.I0(tmp_137_2_reg_1391[7]),
        .I1(tmp9_reg_1401[7]),
        .I2(tmp1_reg_1386[7]),
        .O(\tmp_138_2_2_reg_1411[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_22 
       (.I0(tmp_137_2_reg_1391[11]),
        .I1(tmp9_reg_1401[11]),
        .I2(tmp1_reg_1386[11]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_18_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_23 
       (.I0(tmp_137_2_reg_1391[10]),
        .I1(tmp9_reg_1401[10]),
        .I2(tmp1_reg_1386[10]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_19_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_24 
       (.I0(tmp_137_2_reg_1391[9]),
        .I1(tmp9_reg_1401[9]),
        .I2(tmp1_reg_1386[9]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_20_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_25 
       (.I0(tmp_137_2_reg_1391[8]),
        .I1(tmp9_reg_1401[8]),
        .I2(tmp1_reg_1386[8]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_21_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 ),
        .I1(tmp_137_2_1_reg_1396[12]),
        .I2(tmp_137_2_2_reg_1406[12]),
        .O(\tmp_138_2_2_reg_1411[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[11]),
        .I2(tmp_137_2_2_reg_1406[11]),
        .O(\tmp_138_2_2_reg_1411[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_138_2_2_reg_1411[15]_i_5 
       (.I0(tmp_137_2_2_reg_1406[14]),
        .I1(tmp_137_2_1_reg_1396[14]),
        .I2(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ),
        .I3(tmp_137_2_1_reg_1396[15]),
        .I4(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_4 ),
        .I5(tmp_137_2_2_reg_1406[15]),
        .O(\tmp_138_2_2_reg_1411[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_6 
       (.I0(\tmp_138_2_2_reg_1411[15]_i_2_n_0 ),
        .I1(tmp_137_2_1_reg_1396[14]),
        .I2(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ),
        .I3(tmp_137_2_2_reg_1406[14]),
        .O(\tmp_138_2_2_reg_1411[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ),
        .I1(tmp_137_2_1_reg_1396[13]),
        .I2(tmp_137_2_2_reg_1406[13]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 ),
        .I1(tmp_137_2_1_reg_1396[12]),
        .I2(tmp_137_2_2_reg_1406[12]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[3]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[2]),
        .I2(tmp_137_2_2_reg_1406[2]),
        .O(\tmp_138_2_2_reg_1411[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[3]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[1]),
        .I2(tmp_137_2_2_reg_1406[1]),
        .O(\tmp_138_2_2_reg_1411[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[3]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[0]),
        .I2(tmp_137_2_2_reg_1406[0]),
        .O(\tmp_138_2_2_reg_1411[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[3]_i_5 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[3]),
        .I2(tmp_137_2_2_reg_1406[3]),
        .I3(\tmp_138_2_2_reg_1411[3]_i_2_n_0 ),
        .O(\tmp_138_2_2_reg_1411[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[3]_i_6 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[2]),
        .I2(tmp_137_2_2_reg_1406[2]),
        .I3(\tmp_138_2_2_reg_1411[3]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[3]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[1]),
        .I2(tmp_137_2_2_reg_1406[1]),
        .I3(\tmp_138_2_2_reg_1411[3]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_138_2_2_reg_1411[3]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[0]),
        .I2(tmp_137_2_2_reg_1406[0]),
        .O(\tmp_138_2_2_reg_1411[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_11 
       (.I0(tmp_137_2_reg_1391[2]),
        .I1(tmp9_reg_1401[2]),
        .I2(tmp1_reg_1386[2]),
        .O(\tmp_138_2_2_reg_1411[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_12 
       (.I0(tmp_137_2_reg_1391[1]),
        .I1(tmp9_reg_1401[1]),
        .I2(tmp1_reg_1386[1]),
        .O(\tmp_138_2_2_reg_1411[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_13 
       (.I0(tmp_137_2_reg_1391[0]),
        .I1(tmp9_reg_1401[0]),
        .I2(tmp1_reg_1386[0]),
        .O(\tmp_138_2_2_reg_1411[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_14 
       (.I0(tmp_137_2_reg_1391[3]),
        .I1(tmp9_reg_1401[3]),
        .I2(tmp1_reg_1386[3]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_11_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_15 
       (.I0(tmp_137_2_reg_1391[2]),
        .I1(tmp9_reg_1401[2]),
        .I2(tmp1_reg_1386[2]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_12_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_16 
       (.I0(tmp_137_2_reg_1391[1]),
        .I1(tmp9_reg_1401[1]),
        .I2(tmp1_reg_1386[1]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_13_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_138_2_2_reg_1411[7]_i_17 
       (.I0(tmp_137_2_reg_1391[0]),
        .I1(tmp9_reg_1401[0]),
        .I2(tmp1_reg_1386[0]),
        .O(\tmp_138_2_2_reg_1411[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[6]),
        .I2(tmp_137_2_2_reg_1406[6]),
        .O(\tmp_138_2_2_reg_1411[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[5]),
        .I2(tmp_137_2_2_reg_1406[5]),
        .O(\tmp_138_2_2_reg_1411[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[4]),
        .I2(tmp_137_2_2_reg_1406[4]),
        .O(\tmp_138_2_2_reg_1411[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_5 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[3]),
        .I2(tmp_137_2_2_reg_1406[3]),
        .O(\tmp_138_2_2_reg_1411[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_6 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[7]),
        .I2(tmp_137_2_2_reg_1406[7]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_2_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[6]),
        .I2(tmp_137_2_2_reg_1406[6]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[5]),
        .I2(tmp_137_2_2_reg_1406[5]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_9 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[4]),
        .I2(tmp_137_2_2_reg_1406[4]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_5_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_9_n_0 ));
  FDRE \tmp_138_2_2_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[0]),
        .Q(tmp_138_2_2_reg_1411[0]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[10]),
        .Q(tmp_138_2_2_reg_1411[10]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[11]),
        .Q(tmp_138_2_2_reg_1411[11]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[11]_i_1 
       (.CI(\tmp_138_2_2_reg_1411_reg[7]_i_1_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[11]_i_1_n_0 ,\tmp_138_2_2_reg_1411_reg[11]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[11]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[11]_i_2_n_0 ,\tmp_138_2_2_reg_1411[11]_i_3_n_0 ,\tmp_138_2_2_reg_1411[11]_i_4_n_0 ,\tmp_138_2_2_reg_1411[11]_i_5_n_0 }),
        .O(tmp_138_2_2_fu_933_p2[11:8]),
        .S({\tmp_138_2_2_reg_1411[11]_i_6_n_0 ,\tmp_138_2_2_reg_1411[11]_i_7_n_0 ,\tmp_138_2_2_reg_1411[11]_i_8_n_0 ,\tmp_138_2_2_reg_1411[11]_i_9_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[11]_i_10 
       (.CI(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[11]_i_10_n_0 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_1 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_2 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[11]_i_11_n_0 ,\tmp_138_2_2_reg_1411[11]_i_12_n_0 ,\tmp_138_2_2_reg_1411[11]_i_13_n_0 ,\tmp_138_2_2_reg_1411[11]_i_14_n_0 }),
        .O({\tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 }),
        .S({\tmp_138_2_2_reg_1411[11]_i_15_n_0 ,\tmp_138_2_2_reg_1411[11]_i_16_n_0 ,\tmp_138_2_2_reg_1411[11]_i_17_n_0 ,\tmp_138_2_2_reg_1411[11]_i_18_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[12]),
        .Q(tmp_138_2_2_reg_1411[12]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[13]),
        .Q(tmp_138_2_2_reg_1411[13]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[14]),
        .Q(tmp_138_2_2_reg_1411[14]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[15]),
        .Q(tmp_138_2_2_reg_1411[15]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[15]_i_1 
       (.CI(\tmp_138_2_2_reg_1411_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_138_2_2_reg_1411_reg[15]_i_1_CO_UNCONNECTED [3],\tmp_138_2_2_reg_1411_reg[15]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[15]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_138_2_2_reg_1411[15]_i_2_n_0 ,\tmp_138_2_2_reg_1411[15]_i_3_n_0 ,\tmp_138_2_2_reg_1411[15]_i_4_n_0 }),
        .O(tmp_138_2_2_fu_933_p2[15:12]),
        .S({\tmp_138_2_2_reg_1411[15]_i_5_n_0 ,\tmp_138_2_2_reg_1411[15]_i_6_n_0 ,\tmp_138_2_2_reg_1411[15]_i_7_n_0 ,\tmp_138_2_2_reg_1411[15]_i_8_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[15]_i_10 
       (.CI(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[15]_i_10_n_0 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_1 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_2 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[15]_i_18_n_0 ,\tmp_138_2_2_reg_1411[15]_i_19_n_0 ,\tmp_138_2_2_reg_1411[15]_i_20_n_0 ,\tmp_138_2_2_reg_1411[15]_i_21_n_0 }),
        .O({\tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 }),
        .S({\tmp_138_2_2_reg_1411[15]_i_22_n_0 ,\tmp_138_2_2_reg_1411[15]_i_23_n_0 ,\tmp_138_2_2_reg_1411[15]_i_24_n_0 ,\tmp_138_2_2_reg_1411[15]_i_25_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[15]_i_9 
       (.CI(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_0 ),
        .CO({\NLW_tmp_138_2_2_reg_1411_reg[15]_i_9_CO_UNCONNECTED [3],\tmp_138_2_2_reg_1411_reg[15]_i_9_n_1 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_2 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_138_2_2_reg_1411[15]_i_11_n_0 ,\tmp_138_2_2_reg_1411[15]_i_12_n_0 ,\tmp_138_2_2_reg_1411[15]_i_13_n_0 }),
        .O({\tmp_138_2_2_reg_1411_reg[15]_i_9_n_4 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 }),
        .S({\tmp_138_2_2_reg_1411[15]_i_14_n_0 ,\tmp_138_2_2_reg_1411[15]_i_15_n_0 ,\tmp_138_2_2_reg_1411[15]_i_16_n_0 ,\tmp_138_2_2_reg_1411[15]_i_17_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[1]),
        .Q(tmp_138_2_2_reg_1411[1]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[2]),
        .Q(tmp_138_2_2_reg_1411[2]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[3]),
        .Q(tmp_138_2_2_reg_1411[3]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_138_2_2_reg_1411_reg[3]_i_1_n_0 ,\tmp_138_2_2_reg_1411_reg[3]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[3]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[3]_i_2_n_0 ,\tmp_138_2_2_reg_1411[3]_i_3_n_0 ,\tmp_138_2_2_reg_1411[3]_i_4_n_0 ,1'b0}),
        .O(tmp_138_2_2_fu_933_p2[3:0]),
        .S({\tmp_138_2_2_reg_1411[3]_i_5_n_0 ,\tmp_138_2_2_reg_1411[3]_i_6_n_0 ,\tmp_138_2_2_reg_1411[3]_i_7_n_0 ,\tmp_138_2_2_reg_1411[3]_i_8_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[4]),
        .Q(tmp_138_2_2_reg_1411[4]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[5]),
        .Q(tmp_138_2_2_reg_1411[5]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[6]),
        .Q(tmp_138_2_2_reg_1411[6]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[7]),
        .Q(tmp_138_2_2_reg_1411[7]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[7]_i_1 
       (.CI(\tmp_138_2_2_reg_1411_reg[3]_i_1_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[7]_i_1_n_0 ,\tmp_138_2_2_reg_1411_reg[7]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[7]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[7]_i_2_n_0 ,\tmp_138_2_2_reg_1411[7]_i_3_n_0 ,\tmp_138_2_2_reg_1411[7]_i_4_n_0 ,\tmp_138_2_2_reg_1411[7]_i_5_n_0 }),
        .O(tmp_138_2_2_fu_933_p2[7:4]),
        .S({\tmp_138_2_2_reg_1411[7]_i_6_n_0 ,\tmp_138_2_2_reg_1411[7]_i_7_n_0 ,\tmp_138_2_2_reg_1411[7]_i_8_n_0 ,\tmp_138_2_2_reg_1411[7]_i_9_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\tmp_138_2_2_reg_1411_reg[7]_i_10_n_0 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_1 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_2 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[7]_i_11_n_0 ,\tmp_138_2_2_reg_1411[7]_i_12_n_0 ,\tmp_138_2_2_reg_1411[7]_i_13_n_0 ,1'b0}),
        .O({\tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 }),
        .S({\tmp_138_2_2_reg_1411[7]_i_14_n_0 ,\tmp_138_2_2_reg_1411[7]_i_15_n_0 ,\tmp_138_2_2_reg_1411[7]_i_16_n_0 ,\tmp_138_2_2_reg_1411[7]_i_17_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[8]),
        .Q(tmp_138_2_2_reg_1411[8]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[9]),
        .Q(tmp_138_2_2_reg_1411[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_1_Conv2D_0_b" *) 
module design_1_network_0_0_conv2d_fix16_1_Conv2D_0_b
   (\q0_reg[10] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]\q0_reg[10] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [10:0]\q0_reg[10] ;

  design_1_network_0_0_conv2d_fix16_1_Conv2D_0_b_rom conv2d_fix16_1_Conv2D_0_b_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_1_Conv2D_0_b_rom" *) 
module design_1_network_0_0_conv2d_fix16_1_Conv2D_0_b_rom
   (\q0_reg[10]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]\q0_reg[10]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [10:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [10:0]\q0_reg[10]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9441)) 
    \q0[0]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h9218)) 
    \q0[10]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[10]));
  LUT4 #(
    .INIT(16'h808C)) 
    \q0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h9135)) 
    \q0[2]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8139)) 
    \q0[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F13)) 
    \q0[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8086)) 
    \q0[5]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h022F)) 
    \q0[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hC62C)) 
    \q0[7]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h9215)) 
    \q0[8]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1218)) 
    \q0[9]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[10]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_1_Conv2D_0_w_0" *) 
module design_1_network_0_0_conv2d_fix16_1_Conv2D_0_w_0
   (D,
    p_5_in,
    q0,
    DOBDO,
    q2,
    Q,
    q0_reg,
    \tmp_122_reg_1215_reg[7] ,
    ap_clk);
  output [5:0]D;
  output p_5_in;
  output [13:0]q0;
  output [13:0]DOBDO;
  output [13:0]q2;
  input [3:0]Q;
  input [7:0]q0_reg;
  input [7:0]\tmp_122_reg_1215_reg[7] ;
  input ap_clk;

  wire [5:0]D;
  wire [13:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire p_5_in;
  wire [13:0]q0;
  wire [7:0]q0_reg;
  wire [13:0]q2;
  wire [7:0]\tmp_122_reg_1215_reg[7] ;

  design_1_network_0_0_conv2d_fix16_1_Conv2D_0_w_0_rom conv2d_fix16_1_Conv2D_0_w_0_rom_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[11] (p_5_in),
        .ap_clk(ap_clk),
        .q0(q0),
        .q0_reg_0(q0_reg),
        .q2(q2),
        .\tmp_122_reg_1215_reg[7] (\tmp_122_reg_1215_reg[7] ));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_1_Conv2D_0_w_0_rom" *) 
module design_1_network_0_0_conv2d_fix16_1_Conv2D_0_w_0_rom
   (D,
    \ap_CS_fsm_reg[11] ,
    q0,
    DOBDO,
    q2,
    Q,
    q0_reg_0,
    \tmp_122_reg_1215_reg[7] ,
    ap_clk);
  output [5:0]D;
  output \ap_CS_fsm_reg[11] ;
  output [13:0]q0;
  output [13:0]DOBDO;
  output [13:0]q2;
  input [3:0]Q;
  input [7:0]q0_reg_0;
  input [7:0]\tmp_122_reg_1215_reg[7] ;
  input ap_clk;

  wire [7:0]Conv2D_0_w_0_address0;
  wire Conv2D_0_w_0_ce2;
  wire [5:0]D;
  wire [13:0]DOBDO;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce1;
  wire [13:0]q0;
  wire [7:0]q0_reg_0;
  wire q0_reg_i_11__0_n_0;
  wire q0_reg_i_12__0_n_0;
  wire q0_reg_i_13__0_n_0;
  wire q0_reg_i_14__0_n_0;
  wire q0_reg_i_15__0_n_0;
  wire q0_reg_i_16__0_n_0;
  wire q0_reg_i_17__0_n_0;
  wire q0_reg_i_18__0_n_0;
  wire q0_reg_i_19__0_n_0;
  wire q0_reg_i_20__0_n_0;
  wire q0_reg_i_21__0_n_0;
  wire q0_reg_i_22__0_n_0;
  wire q0_reg_i_23__0_n_0;
  wire q0_reg_i_24__0_n_0;
  wire q0_reg_i_25__0_n_0;
  wire q0_reg_i_26__0_n_0;
  wire q0_reg_i_27__0_n_0;
  wire q0_reg_i_28__0_n_0;
  wire [13:0]q2;
  wire q2_reg_i_10_n_0;
  wire q2_reg_i_11__0_n_0;
  wire q2_reg_i_13__0_n_0;
  wire q2_reg_i_2__0_n_1;
  wire q2_reg_i_2__0_n_2;
  wire q2_reg_i_2__0_n_3;
  wire q2_reg_i_2__0_n_4;
  wire q2_reg_i_2__0_n_5;
  wire q2_reg_i_2__0_n_6;
  wire q2_reg_i_2__0_n_7;
  wire q2_reg_i_3__0_n_0;
  wire q2_reg_i_3__0_n_1;
  wire q2_reg_i_3__0_n_2;
  wire q2_reg_i_3__0_n_3;
  wire q2_reg_i_3__0_n_4;
  wire q2_reg_i_3__0_n_5;
  wire q2_reg_i_3__0_n_6;
  wire q2_reg_i_3__0_n_7;
  wire q2_reg_i_4__0_n_0;
  wire q2_reg_i_5__3_n_0;
  wire q2_reg_i_6__2_n_0;
  wire q2_reg_i_7__2_n_0;
  wire q2_reg_i_8__1_n_0;
  wire \tmp_122_reg_1215[5]_i_2_n_0 ;
  wire \tmp_122_reg_1215[5]_i_3_n_0 ;
  wire \tmp_122_reg_1215[5]_i_4_n_0 ;
  wire \tmp_122_reg_1215[7]_i_2_n_0 ;
  wire \tmp_122_reg_1215[7]_i_3_n_0 ;
  wire \tmp_122_reg_1215_reg[5]_i_1_n_0 ;
  wire \tmp_122_reg_1215_reg[5]_i_1_n_1 ;
  wire \tmp_122_reg_1215_reg[5]_i_1_n_2 ;
  wire \tmp_122_reg_1215_reg[5]_i_1_n_3 ;
  wire [7:0]\tmp_122_reg_1215_reg[7] ;
  wire \tmp_122_reg_1215_reg[7]_i_1_n_3 ;
  wire [2:2]tmp_133_1_1_fu_683_p1;
  wire [1:1]tmp_133_2_fu_778_p1;
  wire [15:14]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:14]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:14]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_q2_reg_i_2__0_CO_UNCONNECTED;
  wire [3:1]\NLW_tmp_122_reg_1215_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_122_reg_1215_reg[7]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3584" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05D6096B05A93CE000C8066833353F68087C07DA370D0F0D020D0CE6081E01C5),
    .INIT_01(256'h0697069A0DF00C730F550A4F021E097639E1366E0A63004B3F963D1938FD377F),
    .INIT_02(256'h389B36E83EEB0C2B399F3BE20764079635DE06390ACE049907E8366538113638),
    .INIT_03(256'h3ECE35DF3832034B02B537CF3A053617025E02E938880CC80CEE06443FEC022A),
    .INIT_04(256'h0C9D353401720C3834A93EEF062B064D0CB63AD30E9D06A110AD373A07B709D2),
    .INIT_05(256'h37450B0A00200A6B34400C6301D2021B01A93B9E3A2A378D0234092638790EA0),
    .INIT_06(256'h36C83945362133BF3AE737CB037007AC0FB007A63D6039E30F7E08E1077308FA),
    .INIT_07(256'h043E067E351D36C334E30003345C03123FB902F63F1D001C060E053904A30052),
    .INIT_08(256'h085036EA379902BF38FA3B94352704983BDC099301450A5C36853D7C3FAA04A2),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,Conv2D_0_w_0_address0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_i_11__0_n_0,q0_reg_i_12__0_n_0,q0_reg_i_13__0_n_0,q0_reg_i_14__0_n_0,q0_reg_i_15__0_n_0,q0_reg_i_16__0_n_0,q0_reg_i_17__0_n_0,q0_reg_i_18__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:14],q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:14],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce1),
        .ENBWREN(\ap_CS_fsm_reg[11] ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hE1E1F1E0)) 
    q0_reg_i_10__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(q0_reg_0[0]),
        .I3(\tmp_122_reg_1215_reg[7] [0]),
        .I4(Q[1]),
        .O(Conv2D_0_w_0_address0[0]));
  LUT5 #(
    .INIT(32'hF0ACF0F0)) 
    q0_reg_i_11__0
       (.I0(q0_reg_i_27__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_i_22__0_n_0),
        .I4(q0_reg_0[6]),
        .O(q0_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hACF0F0F0F0F0F0F0)) 
    q0_reg_i_12__0
       (.I0(q0_reg_i_27__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_0[4]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[5]),
        .O(q0_reg_i_12__0_n_0));
  LUT5 #(
    .INIT(32'hACF0F0F0)) 
    q0_reg_i_13__0
       (.I0(q0_reg_i_27__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_0[5]),
        .I3(q0_reg_0[3]),
        .I4(q0_reg_0[4]),
        .O(q0_reg_i_13__0_n_0));
  LUT4 #(
    .INIT(16'hAFC0)) 
    q0_reg_i_14__0
       (.I0(q0_reg_i_27__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_0[3]),
        .I3(q0_reg_0[4]),
        .O(q0_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h5555565A56565AAA)) 
    q0_reg_i_15__0
       (.I0(q0_reg_0[3]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(q0_reg_0[0]),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_0[1]),
        .O(q0_reg_i_15__0_n_0));
  LUT5 #(
    .INIT(32'hAA969956)) 
    q0_reg_i_16__0
       (.I0(q0_reg_0[2]),
        .I1(q0_reg_0[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(q0_reg_0[0]),
        .O(q0_reg_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h9963)) 
    q0_reg_i_17__0
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_0[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q0_reg_i_17__0_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    q0_reg_i_18__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(q0_reg_0[0]),
        .O(q0_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h1110373215103732)) 
    q0_reg_i_19__0
       (.I0(Q[3]),
        .I1(q0_reg_0[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(q0_reg_0[1]),
        .I5(q0_reg_0[0]),
        .O(q0_reg_i_19__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_1__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce1));
  LUT6 #(
    .INIT(64'hFFFFFF80F000F000)) 
    q0_reg_i_20__0
       (.I0(q0_reg_0[0]),
        .I1(Q[1]),
        .I2(q0_reg_0[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(q0_reg_0[2]),
        .O(q0_reg_i_20__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    q0_reg_i_21__0
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_0[4]),
        .I3(q0_reg_0[6]),
        .O(q0_reg_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_22__0
       (.I0(q0_reg_0[4]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_0[5]),
        .O(q0_reg_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_23__0
       (.I0(q0_reg_0[3]),
        .I1(q0_reg_0[4]),
        .O(q0_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h0000002200000E22)) 
    q0_reg_i_24__0
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[2]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(q0_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h003300FF00330080)) 
    q0_reg_i_25__0
       (.I0(Q[1]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_0[2]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(q0_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h000040400000C000)) 
    q0_reg_i_26__0
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[2]),
        .I3(D[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(q0_reg_i_26__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h01030737)) 
    q0_reg_i_27__0
       (.I0(Q[2]),
        .I1(q0_reg_0[2]),
        .I2(Q[3]),
        .I3(q0_reg_0[0]),
        .I4(q0_reg_0[1]),
        .O(q0_reg_i_27__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFECEEC0)) 
    q0_reg_i_28__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[1]),
        .O(q0_reg_i_28__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_2__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_3__0
       (.I0(q0_reg_i_19__0_n_0),
        .I1(q0_reg_i_20__0_n_0),
        .I2(D[5]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_0[7]),
        .I5(q0_reg_i_21__0_n_0),
        .O(Conv2D_0_w_0_address0[7]));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_4__0
       (.I0(q0_reg_i_19__0_n_0),
        .I1(q0_reg_i_20__0_n_0),
        .I2(D[4]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_0[6]),
        .I5(q0_reg_i_22__0_n_0),
        .O(Conv2D_0_w_0_address0[6]));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_5__0
       (.I0(q0_reg_i_19__0_n_0),
        .I1(q0_reg_i_20__0_n_0),
        .I2(D[3]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_0[5]),
        .I5(q0_reg_i_23__0_n_0),
        .O(Conv2D_0_w_0_address0[5]));
  LUT6 #(
    .INIT(64'hFFFF8F885F508F88)) 
    q0_reg_i_6__0
       (.I0(q0_reg_0[3]),
        .I1(q0_reg_i_20__0_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(D[2]),
        .I4(q0_reg_0[4]),
        .I5(q0_reg_i_19__0_n_0),
        .O(Conv2D_0_w_0_address0[4]));
  LUT5 #(
    .INIT(32'hFFF222F2)) 
    q0_reg_i_7__0
       (.I0(D[1]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q0_reg_i_20__0_n_0),
        .I3(q0_reg_0[3]),
        .I4(q0_reg_i_19__0_n_0),
        .O(Conv2D_0_w_0_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    q0_reg_i_8__0
       (.I0(q0_reg_i_24__0_n_0),
        .I1(q0_reg_i_25__0_n_0),
        .I2(Q[3]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[1]),
        .I5(q0_reg_i_26__0_n_0),
        .O(Conv2D_0_w_0_address0[2]));
  LUT6 #(
    .INIT(64'h2D2D3D2C3C3C3D2C)) 
    q0_reg_i_9__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(q0_reg_0[1]),
        .I3(\tmp_122_reg_1215_reg[7] [1]),
        .I4(Q[1]),
        .I5(q0_reg_0[0]),
        .O(Conv2D_0_w_0_address0[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3584" *) 
  (* RTL_RAM_NAME = "q2" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05D6096B05A93CE000C8066833353F68087C07DA370D0F0D020D0CE6081E01C5),
    .INIT_01(256'h0697069A0DF00C730F550A4F021E097639E1366E0A63004B3F963D1938FD377F),
    .INIT_02(256'h389B36E83EEB0C2B399F3BE20764079635DE06390ACE049907E8366538113638),
    .INIT_03(256'h3ECE35DF3832034B02B537CF3A053617025E02E938880CC80CEE06443FEC022A),
    .INIT_04(256'h0C9D353401720C3834A93EEF062B064D0CB63AD30E9D06A110AD373A07B709D2),
    .INIT_05(256'h37450B0A00200A6B34400C6301D2021B01A93B9E3A2A378D0234092638790EA0),
    .INIT_06(256'h36C83945362133BF3AE737CB037007AC0FB007A63D6039E30F7E08E1077308FA),
    .INIT_07(256'h043E067E351D36C334E30003345C03123FB902F63F1D001C060E053904A30052),
    .INIT_08(256'h085036EA379902BF38FA3B94352704983BDC099301450A5C36853D7C3FAA04A2),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,q2_reg_i_2__0_n_4,q2_reg_i_2__0_n_5,q2_reg_i_2__0_n_6,q2_reg_i_2__0_n_7,q2_reg_i_3__0_n_4,q2_reg_i_3__0_n_5,q2_reg_i_3__0_n_6,q2_reg_i_3__0_n_7,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:14],q2}),
        .DOBDO(NLW_q2_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Conv2D_0_w_0_ce2),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h69)) 
    q2_reg_i_10
       (.I0(Q[3]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_0[2]),
        .O(q2_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_11__0
       (.I0(q0_reg_0[2]),
        .I1(Q[3]),
        .O(q2_reg_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    q2_reg_i_12__0
       (.I0(q0_reg_0[1]),
        .O(tmp_133_2_fu_778_p1));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_13__0
       (.I0(q0_reg_0[0]),
        .I1(Q[3]),
        .O(q2_reg_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q2_reg_i_1__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(Conv2D_0_w_0_ce2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q2_reg_i_2__0
       (.CI(q2_reg_i_3__0_n_0),
        .CO({NLW_q2_reg_i_2__0_CO_UNCONNECTED[3],q2_reg_i_2__0_n_1,q2_reg_i_2__0_n_2,q2_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,q0_reg_0[5:4],q2_reg_i_4__0_n_0}),
        .O({q2_reg_i_2__0_n_4,q2_reg_i_2__0_n_5,q2_reg_i_2__0_n_6,q2_reg_i_2__0_n_7}),
        .S({q2_reg_i_5__3_n_0,q2_reg_i_6__2_n_0,q2_reg_i_7__2_n_0,q2_reg_i_8__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q2_reg_i_3__0
       (.CI(1'b0),
        .CO({q2_reg_i_3__0_n_0,q2_reg_i_3__0_n_1,q2_reg_i_3__0_n_2,q2_reg_i_3__0_n_3}),
        .CYINIT(1'b1),
        .DI({q0_reg_0[2],tmp_133_1_1_fu_683_p1,q0_reg_0[1:0]}),
        .O({q2_reg_i_3__0_n_4,q2_reg_i_3__0_n_5,q2_reg_i_3__0_n_6,q2_reg_i_3__0_n_7}),
        .S({q2_reg_i_10_n_0,q2_reg_i_11__0_n_0,tmp_133_2_fu_778_p1,q2_reg_i_13__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    q2_reg_i_4__0
       (.I0(Q[3]),
        .I1(q0_reg_0[3]),
        .O(q2_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_5__3
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[7]),
        .O(q2_reg_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_6__2
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[6]),
        .O(q2_reg_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_7__2
       (.I0(q0_reg_0[4]),
        .I1(q0_reg_0[5]),
        .O(q2_reg_i_7__2_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    q2_reg_i_8__1
       (.I0(q0_reg_0[3]),
        .I1(Q[3]),
        .I2(q0_reg_0[4]),
        .O(q2_reg_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    q2_reg_i_9
       (.I0(q0_reg_0[2]),
        .O(tmp_133_1_1_fu_683_p1));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1215[5]_i_2 
       (.I0(\tmp_122_reg_1215_reg[7] [5]),
        .I1(\tmp_122_reg_1215_reg[7] [2]),
        .O(\tmp_122_reg_1215[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1215[5]_i_3 
       (.I0(\tmp_122_reg_1215_reg[7] [4]),
        .I1(\tmp_122_reg_1215_reg[7] [1]),
        .O(\tmp_122_reg_1215[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1215[5]_i_4 
       (.I0(\tmp_122_reg_1215_reg[7] [3]),
        .I1(\tmp_122_reg_1215_reg[7] [0]),
        .O(\tmp_122_reg_1215[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1215[7]_i_2 
       (.I0(\tmp_122_reg_1215_reg[7] [7]),
        .I1(\tmp_122_reg_1215_reg[7] [4]),
        .O(\tmp_122_reg_1215[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1215[7]_i_3 
       (.I0(\tmp_122_reg_1215_reg[7] [6]),
        .I1(\tmp_122_reg_1215_reg[7] [3]),
        .O(\tmp_122_reg_1215[7]_i_3_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1215_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_122_reg_1215_reg[5]_i_1_n_0 ,\tmp_122_reg_1215_reg[5]_i_1_n_1 ,\tmp_122_reg_1215_reg[5]_i_1_n_2 ,\tmp_122_reg_1215_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_reg_1215_reg[7] [5:3],1'b0}),
        .O(D[3:0]),
        .S({\tmp_122_reg_1215[5]_i_2_n_0 ,\tmp_122_reg_1215[5]_i_3_n_0 ,\tmp_122_reg_1215[5]_i_4_n_0 ,\tmp_122_reg_1215_reg[7] [2]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1215_reg[7]_i_1 
       (.CI(\tmp_122_reg_1215_reg[5]_i_1_n_0 ),
        .CO({\NLW_tmp_122_reg_1215_reg[7]_i_1_CO_UNCONNECTED [3:1],\tmp_122_reg_1215_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_122_reg_1215_reg[7] [6]}),
        .O({\NLW_tmp_122_reg_1215_reg[7]_i_1_O_UNCONNECTED [3:2],D[5:4]}),
        .S({1'b0,1'b0,\tmp_122_reg_1215[7]_i_2_n_0 ,\tmp_122_reg_1215[7]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_2" *) 
module design_1_network_0_0_conv2d_fix16_2
   (\Conv2D_1_b_load_cast_reg_1139_reg[11]_0 ,
    Q,
    \Conv2D_1_b_load_cast_reg_1139_reg[11]_1 ,
    DIADI,
    addr1,
    CO,
    S,
    \tmp_40_reg_1314_reg[14]_0 ,
    WEA,
    D,
    ADDRARDADDR,
    ce0,
    ce1,
    addr0,
    Conv2D_1_array_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    \Conv2D_1_b_load_cast_reg_1139_reg[11]_2 ,
    ap_clk,
    q0,
    q1,
    DOADO,
    grp_conv2d_fix16_2_fu_522_ap_start_reg,
    O,
    DI,
    \p_tmp_s_reg_1444_reg[14]_i_3 ,
    ram_reg,
    grp_max_pooling2d_fix16_fu_639_input_r_address0,
    ram_reg_0,
    grp_padding2d_fix16_3_fu_587_output_r_address0,
    ram_reg_1,
    SR,
    \tmp2_reg_1434_reg[15]_0 ,
    \p_tmp_s_reg_1444_reg[14]_0 );
  output [0:0]\Conv2D_1_b_load_cast_reg_1139_reg[11]_0 ;
  output [10:0]Q;
  output [0:0]\Conv2D_1_b_load_cast_reg_1139_reg[11]_1 ;
  output [15:0]DIADI;
  output [11:0]addr1;
  output [0:0]CO;
  output [1:0]S;
  output [14:0]\tmp_40_reg_1314_reg[14]_0 ;
  output [0:0]WEA;
  output [1:0]D;
  output [10:0]ADDRARDADDR;
  output ce0;
  output ce1;
  output [11:0]addr0;
  output Conv2D_1_array_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\Conv2D_1_b_load_cast_reg_1139_reg[11]_2 ;
  input ap_clk;
  input [15:0]q0;
  input [15:0]q1;
  input [14:0]DOADO;
  input grp_conv2d_fix16_2_fu_522_ap_start_reg;
  input [0:0]O;
  input [0:0]DI;
  input [0:0]\p_tmp_s_reg_1444_reg[14]_i_3 ;
  input [3:0]ram_reg;
  input [10:0]grp_max_pooling2d_fix16_fu_639_input_r_address0;
  input ram_reg_0;
  input [11:0]grp_padding2d_fix16_3_fu_587_output_r_address0;
  input ram_reg_1;
  input [0:0]SR;
  input [15:0]\tmp2_reg_1434_reg[15]_0 ;
  input [14:0]\p_tmp_s_reg_1444_reg[14]_0 ;

  wire [10:0]A;
  wire [10:0]ADDRARDADDR;
  wire [11:0]C;
  wire CEA2;
  wire [0:0]CO;
  wire [10:0]Conv2D_1_array_addr_reg_1187;
  wire Conv2D_1_array_ce0;
  wire Conv2D_1_b_U_n_0;
  wire Conv2D_1_b_U_n_1;
  wire Conv2D_1_b_U_n_10;
  wire Conv2D_1_b_U_n_2;
  wire Conv2D_1_b_U_n_3;
  wire Conv2D_1_b_U_n_4;
  wire Conv2D_1_b_U_n_5;
  wire Conv2D_1_b_U_n_6;
  wire Conv2D_1_b_U_n_7;
  wire Conv2D_1_b_U_n_8;
  wire Conv2D_1_b_U_n_9;
  wire [0:0]\Conv2D_1_b_load_cast_reg_1139_reg[11]_0 ;
  wire [0:0]\Conv2D_1_b_load_cast_reg_1139_reg[11]_1 ;
  wire [0:0]\Conv2D_1_b_load_cast_reg_1139_reg[11]_2 ;
  wire Conv2D_1_w_U_n_0;
  wire [12:0]Conv2D_1_w_q0;
  wire [12:0]Conv2D_1_w_q1;
  wire [12:0]Conv2D_1_w_q2;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [14:0]DOADO;
  wire [0:0]O;
  wire [10:0]Q;
  wire RSTC;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire [11:0]addr1;
  wire \ap_CS_fsm[0]_i_2__1_n_0 ;
  wire \ap_CS_fsm[0]_i_3__1_n_0 ;
  wire \ap_CS_fsm[17]_i_4__1_n_0 ;
  wire \ap_CS_fsm[17]_i_5__1_n_0 ;
  wire \ap_CS_fsm[17]_i_6__1_n_0 ;
  wire \ap_CS_fsm[17]_i_7__1_n_0 ;
  wire \ap_CS_fsm[17]_i_8__1_n_0 ;
  wire \ap_CS_fsm[17]_i_9__1_n_0 ;
  wire \ap_CS_fsm[2]_i_1__12_n_0 ;
  wire \ap_CS_fsm[2]_i_4__1_n_0 ;
  wire \ap_CS_fsm[2]_i_5__1_n_0 ;
  wire \ap_CS_fsm[2]_i_6__1_n_0 ;
  wire \ap_CS_fsm[2]_i_7__1_n_0 ;
  wire \ap_CS_fsm[2]_i_8__1_n_0 ;
  wire \ap_CS_fsm[2]_i_9__1_n_0 ;
  wire \ap_CS_fsm[4]_i_4__1_n_0 ;
  wire \ap_CS_fsm[4]_i_5__1_n_0 ;
  wire \ap_CS_fsm[4]_i_6__1_n_0 ;
  wire \ap_CS_fsm[4]_i_7__1_n_0 ;
  wire \ap_CS_fsm[4]_i_8__1_n_0 ;
  wire \ap_CS_fsm[4]_i_9__1_n_0 ;
  wire \ap_CS_fsm[7]_i_1__3_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[17]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire exitcond2_fu_514_p2;
  wire exitcond3_fu_465_p2;
  wire exitcond4_fu_440_p2;
  wire exitcond5_fu_416_p2;
  wire [11:0]grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0;
  wire grp_conv2d_fix16_2_fu_522_ap_start_reg;
  wire [10:0]grp_max_pooling2d_fix16_fu_639_input_r_address0;
  wire [11:0]grp_padding2d_fix16_3_fu_587_output_r_address0;
  wire [15:0]in_d_1_fu_519_p2;
  wire [15:0]in_d_1_reg_1209;
  wire \in_d_1_reg_1209_reg[12]_i_1_n_0 ;
  wire \in_d_1_reg_1209_reg[12]_i_1_n_1 ;
  wire \in_d_1_reg_1209_reg[12]_i_1_n_2 ;
  wire \in_d_1_reg_1209_reg[12]_i_1_n_3 ;
  wire \in_d_1_reg_1209_reg[15]_i_1_n_2 ;
  wire \in_d_1_reg_1209_reg[15]_i_1_n_3 ;
  wire \in_d_1_reg_1209_reg[4]_i_1_n_0 ;
  wire \in_d_1_reg_1209_reg[4]_i_1_n_1 ;
  wire \in_d_1_reg_1209_reg[4]_i_1_n_2 ;
  wire \in_d_1_reg_1209_reg[4]_i_1_n_3 ;
  wire \in_d_1_reg_1209_reg[8]_i_1_n_0 ;
  wire \in_d_1_reg_1209_reg[8]_i_1_n_1 ;
  wire \in_d_1_reg_1209_reg[8]_i_1_n_2 ;
  wire \in_d_1_reg_1209_reg[8]_i_1_n_3 ;
  wire in_d_reg_348;
  wire \in_d_reg_348_reg_n_0_[0] ;
  wire \in_d_reg_348_reg_n_0_[10] ;
  wire \in_d_reg_348_reg_n_0_[11] ;
  wire \in_d_reg_348_reg_n_0_[12] ;
  wire \in_d_reg_348_reg_n_0_[13] ;
  wire \in_d_reg_348_reg_n_0_[14] ;
  wire \in_d_reg_348_reg_n_0_[15] ;
  wire \in_d_reg_348_reg_n_0_[1] ;
  wire \in_d_reg_348_reg_n_0_[2] ;
  wire \in_d_reg_348_reg_n_0_[3] ;
  wire \in_d_reg_348_reg_n_0_[4] ;
  wire \in_d_reg_348_reg_n_0_[5] ;
  wire \in_d_reg_348_reg_n_0_[6] ;
  wire \in_d_reg_348_reg_n_0_[7] ;
  wire \in_d_reg_348_reg_n_0_[8] ;
  wire \in_d_reg_348_reg_n_0_[9] ;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_0;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_1;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_10;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_11;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_12;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_13;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_14;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_2;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_3;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_4;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_5;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_6;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_7;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_8;
  wire network_mul_mul_13s_16s_29_1_1_U44_n_9;
  wire network_mul_mul_13s_16s_29_1_1_U51_n_16;
  wire [10:1]next_mul2_fu_411_p2;
  wire [10:1]next_mul2_reg_1121;
  wire \next_mul2_reg_1121[5]_i_2_n_0 ;
  wire \next_mul2_reg_1121[5]_i_3_n_0 ;
  wire \next_mul2_reg_1121_reg[5]_i_1_n_0 ;
  wire \next_mul2_reg_1121_reg[5]_i_1_n_1 ;
  wire \next_mul2_reg_1121_reg[5]_i_1_n_2 ;
  wire \next_mul2_reg_1121_reg[5]_i_1_n_3 ;
  wire \next_mul2_reg_1121_reg[9]_i_1_n_0 ;
  wire \next_mul2_reg_1121_reg[9]_i_1_n_1 ;
  wire \next_mul2_reg_1121_reg[9]_i_1_n_2 ;
  wire \next_mul2_reg_1121_reg[9]_i_1_n_3 ;
  wire [10:4]next_mul5_fu_406_p2;
  wire [10:4]next_mul5_reg_1116;
  wire \next_mul5_reg_1116_reg[10]_i_1_n_3 ;
  wire \next_mul5_reg_1116_reg[8]_i_1_n_0 ;
  wire \next_mul5_reg_1116_reg[8]_i_1_n_1 ;
  wire \next_mul5_reg_1116_reg[8]_i_1_n_2 ;
  wire \next_mul5_reg_1116_reg[8]_i_1_n_3 ;
  wire [11:4]next_mul_fu_529_p2;
  wire [11:4]next_mul_reg_1214;
  wire \next_mul_reg_1214_reg[11]_i_1_n_2 ;
  wire \next_mul_reg_1214_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_1214_reg[8]_i_1_n_0 ;
  wire \next_mul_reg_1214_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_1214_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_1214_reg[8]_i_1_n_3 ;
  wire [15:0]out_d_3_fu_421_p2;
  wire [15:0]out_d_3_reg_1129;
  wire \out_d_3_reg_1129_reg[12]_i_1_n_0 ;
  wire \out_d_3_reg_1129_reg[12]_i_1_n_1 ;
  wire \out_d_3_reg_1129_reg[12]_i_1_n_2 ;
  wire \out_d_3_reg_1129_reg[12]_i_1_n_3 ;
  wire \out_d_3_reg_1129_reg[15]_i_1_n_2 ;
  wire \out_d_3_reg_1129_reg[15]_i_1_n_3 ;
  wire \out_d_3_reg_1129_reg[4]_i_1_n_0 ;
  wire \out_d_3_reg_1129_reg[4]_i_1_n_1 ;
  wire \out_d_3_reg_1129_reg[4]_i_1_n_2 ;
  wire \out_d_3_reg_1129_reg[4]_i_1_n_3 ;
  wire \out_d_3_reg_1129_reg[8]_i_1_n_0 ;
  wire \out_d_3_reg_1129_reg[8]_i_1_n_1 ;
  wire \out_d_3_reg_1129_reg[8]_i_1_n_2 ;
  wire \out_d_3_reg_1129_reg[8]_i_1_n_3 ;
  wire out_d_reg_291;
  wire \out_d_reg_291_reg_n_0_[0] ;
  wire \out_d_reg_291_reg_n_0_[10] ;
  wire \out_d_reg_291_reg_n_0_[11] ;
  wire \out_d_reg_291_reg_n_0_[12] ;
  wire \out_d_reg_291_reg_n_0_[13] ;
  wire \out_d_reg_291_reg_n_0_[14] ;
  wire \out_d_reg_291_reg_n_0_[15] ;
  wire \out_d_reg_291_reg_n_0_[1] ;
  wire \out_d_reg_291_reg_n_0_[2] ;
  wire \out_d_reg_291_reg_n_0_[3] ;
  wire \out_d_reg_291_reg_n_0_[4] ;
  wire \out_d_reg_291_reg_n_0_[5] ;
  wire \out_d_reg_291_reg_n_0_[6] ;
  wire \out_d_reg_291_reg_n_0_[7] ;
  wire \out_d_reg_291_reg_n_0_[8] ;
  wire \out_d_reg_291_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_445_p2;
  wire [15:0]out_h_3_reg_1152;
  wire \out_h_3_reg_1152_reg[12]_i_1_n_0 ;
  wire \out_h_3_reg_1152_reg[12]_i_1_n_1 ;
  wire \out_h_3_reg_1152_reg[12]_i_1_n_2 ;
  wire \out_h_3_reg_1152_reg[12]_i_1_n_3 ;
  wire \out_h_3_reg_1152_reg[15]_i_1_n_2 ;
  wire \out_h_3_reg_1152_reg[15]_i_1_n_3 ;
  wire \out_h_3_reg_1152_reg[4]_i_1_n_0 ;
  wire \out_h_3_reg_1152_reg[4]_i_1_n_1 ;
  wire \out_h_3_reg_1152_reg[4]_i_1_n_2 ;
  wire \out_h_3_reg_1152_reg[4]_i_1_n_3 ;
  wire \out_h_3_reg_1152_reg[8]_i_1_n_0 ;
  wire \out_h_3_reg_1152_reg[8]_i_1_n_1 ;
  wire \out_h_3_reg_1152_reg[8]_i_1_n_2 ;
  wire \out_h_3_reg_1152_reg[8]_i_1_n_3 ;
  wire out_h_reg_326;
  wire \out_h_reg_326_reg_n_0_[0] ;
  wire \out_h_reg_326_reg_n_0_[10] ;
  wire \out_h_reg_326_reg_n_0_[11] ;
  wire \out_h_reg_326_reg_n_0_[12] ;
  wire \out_h_reg_326_reg_n_0_[13] ;
  wire \out_h_reg_326_reg_n_0_[14] ;
  wire \out_h_reg_326_reg_n_0_[15] ;
  wire \out_h_reg_326_reg_n_0_[1] ;
  wire \out_h_reg_326_reg_n_0_[2] ;
  wire \out_h_reg_326_reg_n_0_[3] ;
  wire \out_h_reg_326_reg_n_0_[4] ;
  wire \out_h_reg_326_reg_n_0_[5] ;
  wire \out_h_reg_326_reg_n_0_[6] ;
  wire \out_h_reg_326_reg_n_0_[7] ;
  wire \out_h_reg_326_reg_n_0_[8] ;
  wire \out_h_reg_326_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_470_p2;
  wire [15:0]out_w_3_reg_1175;
  wire \out_w_3_reg_1175_reg[12]_i_1_n_0 ;
  wire \out_w_3_reg_1175_reg[12]_i_1_n_1 ;
  wire \out_w_3_reg_1175_reg[12]_i_1_n_2 ;
  wire \out_w_3_reg_1175_reg[12]_i_1_n_3 ;
  wire \out_w_3_reg_1175_reg[15]_i_1_n_2 ;
  wire \out_w_3_reg_1175_reg[15]_i_1_n_3 ;
  wire \out_w_3_reg_1175_reg[4]_i_1_n_0 ;
  wire \out_w_3_reg_1175_reg[4]_i_1_n_1 ;
  wire \out_w_3_reg_1175_reg[4]_i_1_n_2 ;
  wire \out_w_3_reg_1175_reg[4]_i_1_n_3 ;
  wire \out_w_3_reg_1175_reg[8]_i_1_n_0 ;
  wire \out_w_3_reg_1175_reg[8]_i_1_n_1 ;
  wire \out_w_3_reg_1175_reg[8]_i_1_n_2 ;
  wire \out_w_3_reg_1175_reg[8]_i_1_n_3 ;
  wire [15:0]out_w_reg_337;
  wire [14:0]p_0_in;
  wire [10:0]p_1_in;
  wire [10:0]p_3_in;
  wire p_tmp_s_reg_1444;
  wire \p_tmp_s_reg_1444[14]_i_16_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_17_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_18_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_20_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_21_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_22_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_23_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_24_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_25_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_26_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_27_n_0 ;
  wire [14:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13_n_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13_n_3 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19_n_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19_n_3 ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14]_i_3 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_8_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_8_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_8_n_3 ;
  wire \p_tmp_s_reg_1444_reg_n_0_[0] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[10] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[11] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[12] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[13] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[14] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[1] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[2] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[3] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[4] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[5] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[6] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[7] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[8] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[9] ;
  wire [10:1]phi_mul1_reg_302;
  wire [10:4]phi_mul4_reg_314;
  wire [11:4]phi_mul_reg_359;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_0_i_100_n_0;
  wire ram_reg_0_i_101_n_0;
  wire ram_reg_0_i_102_n_0;
  wire ram_reg_0_i_107_n_0;
  wire ram_reg_0_i_108_n_0;
  wire ram_reg_0_i_109_n_0;
  wire ram_reg_0_i_110_n_0;
  wire ram_reg_0_i_114_n_0;
  wire ram_reg_0_i_115_n_0;
  wire ram_reg_0_i_116_n_0;
  wire ram_reg_0_i_117_n_0;
  wire ram_reg_0_i_134_n_0;
  wire ram_reg_0_i_135_n_0;
  wire ram_reg_0_i_136_n_0;
  wire ram_reg_0_i_137_n_0;
  wire ram_reg_0_i_155_n_0;
  wire ram_reg_0_i_156_n_0;
  wire ram_reg_0_i_157_n_0;
  wire ram_reg_0_i_158_n_0;
  wire ram_reg_0_i_171_n_0;
  wire ram_reg_0_i_172_n_0;
  wire ram_reg_0_i_63_n_1;
  wire ram_reg_0_i_63_n_2;
  wire ram_reg_0_i_63_n_3;
  wire ram_reg_0_i_63_n_4;
  wire ram_reg_0_i_63_n_5;
  wire ram_reg_0_i_63_n_6;
  wire ram_reg_0_i_63_n_7;
  wire ram_reg_0_i_64_n_0;
  wire ram_reg_0_i_64_n_1;
  wire ram_reg_0_i_64_n_2;
  wire ram_reg_0_i_64_n_3;
  wire ram_reg_0_i_64_n_4;
  wire ram_reg_0_i_64_n_5;
  wire ram_reg_0_i_64_n_6;
  wire ram_reg_0_i_64_n_7;
  wire ram_reg_0_i_65_n_0;
  wire ram_reg_0_i_65_n_1;
  wire ram_reg_0_i_65_n_2;
  wire ram_reg_0_i_65_n_3;
  wire ram_reg_0_i_65_n_4;
  wire ram_reg_0_i_65_n_5;
  wire ram_reg_0_i_65_n_6;
  wire ram_reg_0_i_65_n_7;
  wire ram_reg_0_i_67_n_1;
  wire ram_reg_0_i_67_n_2;
  wire ram_reg_0_i_67_n_3;
  wire ram_reg_0_i_67_n_4;
  wire ram_reg_0_i_67_n_5;
  wire ram_reg_0_i_67_n_6;
  wire ram_reg_0_i_67_n_7;
  wire ram_reg_0_i_74_n_0;
  wire ram_reg_0_i_74_n_1;
  wire ram_reg_0_i_74_n_2;
  wire ram_reg_0_i_74_n_3;
  wire ram_reg_0_i_74_n_4;
  wire ram_reg_0_i_74_n_5;
  wire ram_reg_0_i_74_n_6;
  wire ram_reg_0_i_74_n_7;
  wire ram_reg_0_i_81_n_0;
  wire ram_reg_0_i_81_n_1;
  wire ram_reg_0_i_81_n_2;
  wire ram_reg_0_i_81_n_3;
  wire ram_reg_0_i_81_n_4;
  wire ram_reg_0_i_81_n_5;
  wire ram_reg_0_i_81_n_6;
  wire ram_reg_0_i_81_n_7;
  wire ram_reg_0_i_91_n_0;
  wire ram_reg_0_i_92_n_0;
  wire ram_reg_0_i_93_n_0;
  wire ram_reg_0_i_94_n_0;
  wire ram_reg_0_i_99_n_0;
  wire ram_reg_1;
  wire ram_reg_i_31__0_n_0;
  wire ram_reg_i_35__0_n_1;
  wire ram_reg_i_35__0_n_2;
  wire ram_reg_i_35__0_n_3;
  wire ram_reg_i_36__0_n_0;
  wire ram_reg_i_36__0_n_1;
  wire ram_reg_i_36__0_n_2;
  wire ram_reg_i_36__0_n_3;
  wire ram_reg_i_37_n_0;
  wire ram_reg_i_37_n_1;
  wire ram_reg_i_37_n_2;
  wire ram_reg_i_37_n_3;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_38_n_1;
  wire ram_reg_i_38_n_2;
  wire ram_reg_i_38_n_3;
  wire ram_reg_i_39_n_2;
  wire ram_reg_i_39_n_3;
  wire ram_reg_i_42__0_n_0;
  wire ram_reg_i_43__0_n_0;
  wire ram_reg_i_44__0_n_0;
  wire ram_reg_i_45__0_n_0;
  wire ram_reg_i_46__0_n_0;
  wire ram_reg_i_47__0_n_0;
  wire ram_reg_i_48__0_n_0;
  wire ram_reg_i_49__0_n_0;
  wire ram_reg_i_50__0_n_0;
  wire ram_reg_i_51__0_n_0;
  wire ram_reg_i_52__0_n_0;
  wire ram_reg_i_53__0_n_0;
  wire ram_reg_i_54__0_n_0;
  wire ram_reg_i_55__0_n_0;
  wire ram_reg_i_56__0_n_0;
  wire ram_reg_i_57__0_n_0;
  wire ram_reg_i_58__0_n_0;
  wire ram_reg_i_59__0_n_0;
  wire ram_reg_i_60__0_n_0;
  wire ram_reg_i_61__0_n_0;
  wire ram_reg_i_62__1_n_0;
  wire ram_reg_i_63__1_n_0;
  wire ram_reg_i_64__0_n_0;
  wire ram_reg_i_65__0_n_0;
  wire ram_reg_i_66__0_n_0;
  wire ram_reg_i_67_n_0;
  wire ram_reg_i_68_n_0;
  wire ram_reg_i_69_n_0;
  wire ram_reg_i_70__0_n_0;
  wire ram_reg_i_71__0_n_0;
  wire ram_reg_i_72_n_0;
  wire ram_reg_i_72_n_1;
  wire ram_reg_i_72_n_2;
  wire ram_reg_i_72_n_3;
  wire ram_reg_i_73_n_0;
  wire ram_reg_i_74_n_0;
  wire ram_reg_i_75_n_0;
  wire ram_reg_i_76_n_0;
  wire ram_reg_i_77_n_0;
  wire ram_reg_i_78__1_n_0;
  wire reg_3700;
  wire reg_3740;
  wire [15:0]tmp2_reg_1434;
  wire [15:0]\tmp2_reg_1434_reg[15]_0 ;
  wire [11:0]tmp4_reg_1225;
  wire tmp5_1_reg_1280_reg_i_1_n_2;
  wire tmp5_1_reg_1280_reg_i_1_n_3;
  wire tmp5_1_reg_1280_reg_i_1_n_5;
  wire tmp5_1_reg_1280_reg_i_1_n_6;
  wire tmp5_1_reg_1280_reg_i_1_n_7;
  wire tmp5_1_reg_1280_reg_i_2_n_0;
  wire tmp5_1_reg_1280_reg_i_2_n_1;
  wire tmp5_1_reg_1280_reg_i_2_n_2;
  wire tmp5_1_reg_1280_reg_i_2_n_3;
  wire tmp5_1_reg_1280_reg_i_2_n_4;
  wire tmp5_1_reg_1280_reg_i_2_n_5;
  wire tmp5_1_reg_1280_reg_i_2_n_6;
  wire tmp5_1_reg_1280_reg_i_2_n_7;
  wire tmp5_1_reg_1280_reg_i_3_n_0;
  wire tmp5_1_reg_1280_reg_i_3_n_1;
  wire tmp5_1_reg_1280_reg_i_3_n_2;
  wire tmp5_1_reg_1280_reg_i_3_n_3;
  wire tmp5_1_reg_1280_reg_i_3_n_4;
  wire tmp5_1_reg_1280_reg_i_3_n_5;
  wire tmp5_1_reg_1280_reg_i_3_n_6;
  wire tmp5_1_reg_1280_reg_i_3_n_7;
  wire tmp5_1_reg_1280_reg_i_4_n_0;
  wire tmp5_1_reg_1280_reg_n_100;
  wire tmp5_1_reg_1280_reg_n_101;
  wire tmp5_1_reg_1280_reg_n_102;
  wire tmp5_1_reg_1280_reg_n_103;
  wire tmp5_1_reg_1280_reg_n_104;
  wire tmp5_1_reg_1280_reg_n_105;
  wire tmp5_1_reg_1280_reg_n_94;
  wire tmp5_1_reg_1280_reg_n_95;
  wire tmp5_1_reg_1280_reg_n_96;
  wire tmp5_1_reg_1280_reg_n_97;
  wire tmp5_1_reg_1280_reg_n_98;
  wire tmp5_1_reg_1280_reg_n_99;
  wire tmp5_reg_1232_reg_i_10_n_0;
  wire tmp5_reg_1232_reg_i_11_n_0;
  wire tmp5_reg_1232_reg_i_12_n_0;
  wire tmp5_reg_1232_reg_i_13_n_0;
  wire tmp5_reg_1232_reg_i_14_n_0;
  wire tmp5_reg_1232_reg_i_15_n_0;
  wire tmp5_reg_1232_reg_i_1_n_1;
  wire tmp5_reg_1232_reg_i_1_n_2;
  wire tmp5_reg_1232_reg_i_1_n_3;
  wire tmp5_reg_1232_reg_i_1_n_4;
  wire tmp5_reg_1232_reg_i_1_n_5;
  wire tmp5_reg_1232_reg_i_1_n_6;
  wire tmp5_reg_1232_reg_i_1_n_7;
  wire tmp5_reg_1232_reg_i_2_n_0;
  wire tmp5_reg_1232_reg_i_2_n_1;
  wire tmp5_reg_1232_reg_i_2_n_2;
  wire tmp5_reg_1232_reg_i_2_n_3;
  wire tmp5_reg_1232_reg_i_2_n_4;
  wire tmp5_reg_1232_reg_i_2_n_5;
  wire tmp5_reg_1232_reg_i_2_n_6;
  wire tmp5_reg_1232_reg_i_2_n_7;
  wire tmp5_reg_1232_reg_i_3_n_0;
  wire tmp5_reg_1232_reg_i_3_n_1;
  wire tmp5_reg_1232_reg_i_3_n_2;
  wire tmp5_reg_1232_reg_i_3_n_3;
  wire tmp5_reg_1232_reg_i_3_n_4;
  wire tmp5_reg_1232_reg_i_3_n_5;
  wire tmp5_reg_1232_reg_i_3_n_6;
  wire tmp5_reg_1232_reg_i_3_n_7;
  wire tmp5_reg_1232_reg_i_4_n_0;
  wire tmp5_reg_1232_reg_i_5_n_0;
  wire tmp5_reg_1232_reg_i_6_n_0;
  wire tmp5_reg_1232_reg_i_7_n_0;
  wire tmp5_reg_1232_reg_i_8_n_0;
  wire tmp5_reg_1232_reg_i_9_n_0;
  wire tmp5_reg_1232_reg_n_100;
  wire tmp5_reg_1232_reg_n_101;
  wire tmp5_reg_1232_reg_n_102;
  wire tmp5_reg_1232_reg_n_103;
  wire tmp5_reg_1232_reg_n_104;
  wire tmp5_reg_1232_reg_n_105;
  wire tmp5_reg_1232_reg_n_94;
  wire tmp5_reg_1232_reg_n_95;
  wire tmp5_reg_1232_reg_n_96;
  wire tmp5_reg_1232_reg_n_97;
  wire tmp5_reg_1232_reg_n_98;
  wire tmp5_reg_1232_reg_n_99;
  wire [15:0]tmp6_fu_858_p2;
  wire [15:0]tmp6_reg_1414;
  wire \tmp6_reg_1414[11]_i_2_n_0 ;
  wire \tmp6_reg_1414[11]_i_3_n_0 ;
  wire \tmp6_reg_1414[11]_i_4_n_0 ;
  wire \tmp6_reg_1414[11]_i_5_n_0 ;
  wire \tmp6_reg_1414[11]_i_6_n_0 ;
  wire \tmp6_reg_1414[11]_i_7_n_0 ;
  wire \tmp6_reg_1414[11]_i_8_n_0 ;
  wire \tmp6_reg_1414[11]_i_9_n_0 ;
  wire \tmp6_reg_1414[15]_i_2_n_0 ;
  wire \tmp6_reg_1414[15]_i_3_n_0 ;
  wire \tmp6_reg_1414[15]_i_4_n_0 ;
  wire \tmp6_reg_1414[15]_i_5_n_0 ;
  wire \tmp6_reg_1414[15]_i_6_n_0 ;
  wire \tmp6_reg_1414[15]_i_7_n_0 ;
  wire \tmp6_reg_1414[15]_i_8_n_0 ;
  wire \tmp6_reg_1414[3]_i_2_n_0 ;
  wire \tmp6_reg_1414[3]_i_3_n_0 ;
  wire \tmp6_reg_1414[3]_i_4_n_0 ;
  wire \tmp6_reg_1414[3]_i_5_n_0 ;
  wire \tmp6_reg_1414[3]_i_6_n_0 ;
  wire \tmp6_reg_1414[3]_i_7_n_0 ;
  wire \tmp6_reg_1414[3]_i_8_n_0 ;
  wire \tmp6_reg_1414[7]_i_2_n_0 ;
  wire \tmp6_reg_1414[7]_i_3_n_0 ;
  wire \tmp6_reg_1414[7]_i_4_n_0 ;
  wire \tmp6_reg_1414[7]_i_5_n_0 ;
  wire \tmp6_reg_1414[7]_i_6_n_0 ;
  wire \tmp6_reg_1414[7]_i_7_n_0 ;
  wire \tmp6_reg_1414[7]_i_8_n_0 ;
  wire \tmp6_reg_1414[7]_i_9_n_0 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_0 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_3 ;
  wire \tmp6_reg_1414_reg[15]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[15]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[15]_i_1_n_3 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_0 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_3 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_0 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_3 ;
  wire [15:0]tmp8_fu_956_p2;
  wire [15:0]tmp8_reg_1439;
  wire \tmp8_reg_1439[11]_i_11_n_0 ;
  wire \tmp8_reg_1439[11]_i_12_n_0 ;
  wire \tmp8_reg_1439[11]_i_13_n_0 ;
  wire \tmp8_reg_1439[11]_i_14_n_0 ;
  wire \tmp8_reg_1439[11]_i_15_n_0 ;
  wire \tmp8_reg_1439[11]_i_16_n_0 ;
  wire \tmp8_reg_1439[11]_i_17_n_0 ;
  wire \tmp8_reg_1439[11]_i_18_n_0 ;
  wire \tmp8_reg_1439[11]_i_2_n_0 ;
  wire \tmp8_reg_1439[11]_i_3_n_0 ;
  wire \tmp8_reg_1439[11]_i_4_n_0 ;
  wire \tmp8_reg_1439[11]_i_5_n_0 ;
  wire \tmp8_reg_1439[11]_i_6_n_0 ;
  wire \tmp8_reg_1439[11]_i_7_n_0 ;
  wire \tmp8_reg_1439[11]_i_8_n_0 ;
  wire \tmp8_reg_1439[11]_i_9_n_0 ;
  wire \tmp8_reg_1439[15]_i_11_n_0 ;
  wire \tmp8_reg_1439[15]_i_12_n_0 ;
  wire \tmp8_reg_1439[15]_i_13_n_0 ;
  wire \tmp8_reg_1439[15]_i_14_n_0 ;
  wire \tmp8_reg_1439[15]_i_15_n_0 ;
  wire \tmp8_reg_1439[15]_i_16_n_0 ;
  wire \tmp8_reg_1439[15]_i_17_n_0 ;
  wire \tmp8_reg_1439[15]_i_18_n_0 ;
  wire \tmp8_reg_1439[15]_i_19_n_0 ;
  wire \tmp8_reg_1439[15]_i_20_n_0 ;
  wire \tmp8_reg_1439[15]_i_21_n_0 ;
  wire \tmp8_reg_1439[15]_i_22_n_0 ;
  wire \tmp8_reg_1439[15]_i_23_n_0 ;
  wire \tmp8_reg_1439[15]_i_24_n_0 ;
  wire \tmp8_reg_1439[15]_i_25_n_0 ;
  wire \tmp8_reg_1439[15]_i_2_n_0 ;
  wire \tmp8_reg_1439[15]_i_3_n_0 ;
  wire \tmp8_reg_1439[15]_i_4_n_0 ;
  wire \tmp8_reg_1439[15]_i_6_n_0 ;
  wire \tmp8_reg_1439[15]_i_7_n_0 ;
  wire \tmp8_reg_1439[15]_i_8_n_0 ;
  wire \tmp8_reg_1439[3]_i_2_n_0 ;
  wire \tmp8_reg_1439[3]_i_3_n_0 ;
  wire \tmp8_reg_1439[3]_i_4_n_0 ;
  wire \tmp8_reg_1439[3]_i_5_n_0 ;
  wire \tmp8_reg_1439[3]_i_6_n_0 ;
  wire \tmp8_reg_1439[3]_i_7_n_0 ;
  wire \tmp8_reg_1439[3]_i_8_n_0 ;
  wire \tmp8_reg_1439[7]_i_11_n_0 ;
  wire \tmp8_reg_1439[7]_i_12_n_0 ;
  wire \tmp8_reg_1439[7]_i_13_n_0 ;
  wire \tmp8_reg_1439[7]_i_14_n_0 ;
  wire \tmp8_reg_1439[7]_i_15_n_0 ;
  wire \tmp8_reg_1439[7]_i_16_n_0 ;
  wire \tmp8_reg_1439[7]_i_17_n_0 ;
  wire \tmp8_reg_1439[7]_i_2_n_0 ;
  wire \tmp8_reg_1439[7]_i_3_n_0 ;
  wire \tmp8_reg_1439[7]_i_4_n_0 ;
  wire \tmp8_reg_1439[7]_i_5_n_0 ;
  wire \tmp8_reg_1439[7]_i_6_n_0 ;
  wire \tmp8_reg_1439[7]_i_7_n_0 ;
  wire \tmp8_reg_1439[7]_i_8_n_0 ;
  wire \tmp8_reg_1439[7]_i_9_n_0 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_0 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_1 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_2 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_3 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_4 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_5 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_6 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_7 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_0 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_0 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_1 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_2 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_4 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_5 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_6 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_7 ;
  wire \tmp8_reg_1439_reg[15]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[15]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[15]_i_1_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_1 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_2 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_4 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_5 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_6 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_7 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_0 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_3 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_0 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_1 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_2 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_3 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_4 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_5 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_6 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_7 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_0 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_3 ;
  wire [11:0]tmp_113_reg_1157;
  wire [11:0]tmp_114_reg_1180_reg__0;
  wire tmp_115_fu_484_p2_i_10_n_0;
  wire tmp_115_fu_484_p2_i_11_n_0;
  wire tmp_115_fu_484_p2_i_12_n_0;
  wire tmp_115_fu_484_p2_i_13_n_0;
  wire tmp_115_fu_484_p2_i_14_n_0;
  wire tmp_115_fu_484_p2_i_1_n_2;
  wire tmp_115_fu_484_p2_i_1_n_3;
  wire tmp_115_fu_484_p2_i_2_n_0;
  wire tmp_115_fu_484_p2_i_2_n_1;
  wire tmp_115_fu_484_p2_i_2_n_2;
  wire tmp_115_fu_484_p2_i_2_n_3;
  wire tmp_115_fu_484_p2_i_3_n_0;
  wire tmp_115_fu_484_p2_i_3_n_1;
  wire tmp_115_fu_484_p2_i_3_n_2;
  wire tmp_115_fu_484_p2_i_3_n_3;
  wire tmp_115_fu_484_p2_i_4_n_0;
  wire tmp_115_fu_484_p2_i_5_n_0;
  wire tmp_115_fu_484_p2_i_6_n_0;
  wire tmp_115_fu_484_p2_i_7_n_0;
  wire tmp_115_fu_484_p2_i_8_n_0;
  wire tmp_115_fu_484_p2_i_9_n_0;
  wire tmp_115_fu_484_p2_n_100;
  wire tmp_115_fu_484_p2_n_101;
  wire tmp_115_fu_484_p2_n_102;
  wire tmp_115_fu_484_p2_n_103;
  wire tmp_115_fu_484_p2_n_104;
  wire tmp_115_fu_484_p2_n_105;
  wire tmp_115_fu_484_p2_n_95;
  wire tmp_115_fu_484_p2_n_96;
  wire tmp_115_fu_484_p2_n_97;
  wire tmp_115_fu_484_p2_n_98;
  wire tmp_115_fu_484_p2_n_99;
  wire [10:0]tmp_121_fu_534_p2;
  wire \tmp_121_reg_1219[10]_i_2_n_0 ;
  wire \tmp_121_reg_1219[10]_i_3_n_0 ;
  wire \tmp_121_reg_1219[10]_i_4_n_0 ;
  wire \tmp_121_reg_1219[3]_i_2_n_0 ;
  wire \tmp_121_reg_1219[3]_i_3_n_0 ;
  wire \tmp_121_reg_1219[3]_i_4_n_0 ;
  wire \tmp_121_reg_1219[3]_i_5_n_0 ;
  wire \tmp_121_reg_1219[7]_i_2_n_0 ;
  wire \tmp_121_reg_1219[7]_i_3_n_0 ;
  wire \tmp_121_reg_1219[7]_i_4_n_0 ;
  wire \tmp_121_reg_1219[7]_i_5_n_0 ;
  wire \tmp_121_reg_1219_reg[10]_i_1_n_2 ;
  wire \tmp_121_reg_1219_reg[10]_i_1_n_3 ;
  wire \tmp_121_reg_1219_reg[3]_i_1_n_0 ;
  wire \tmp_121_reg_1219_reg[3]_i_1_n_1 ;
  wire \tmp_121_reg_1219_reg[3]_i_1_n_2 ;
  wire \tmp_121_reg_1219_reg[3]_i_1_n_3 ;
  wire \tmp_121_reg_1219_reg[7]_i_1_n_0 ;
  wire \tmp_121_reg_1219_reg[7]_i_1_n_1 ;
  wire \tmp_121_reg_1219_reg[7]_i_1_n_2 ;
  wire \tmp_121_reg_1219_reg[7]_i_1_n_3 ;
  wire \tmp_121_reg_1219_reg_n_0_[10] ;
  wire \tmp_121_reg_1219_reg_n_0_[8] ;
  wire \tmp_121_reg_1219_reg_n_0_[9] ;
  wire [10:0]tmp_122_reg_1249;
  wire \tmp_127_0_1_cast_reg_1192[1]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_2 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_3 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_5 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_6 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_7 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_1 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_2 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_3 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_4 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_5 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_6 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_1 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_2 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_3 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_4 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_5 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_6 ;
  wire \tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_7 ;
  wire [11:0]tmp_127_0_1_cast_reg_1192_reg__0;
  wire \tmp_127_0_2_cast_reg_1199[3]_i_2_n_0 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[11]_i_1_n_1 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[11]_i_1_n_2 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[11]_i_1_n_3 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_0 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_1 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_2 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_3 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_0 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_1 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_2 ;
  wire \tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_3 ;
  wire [11:0]tmp_127_0_2_cast_reg_1199_reg__0;
  wire tmp_128_2_1_reg_1349_reg_n_100;
  wire tmp_128_2_1_reg_1349_reg_n_101;
  wire tmp_128_2_1_reg_1349_reg_n_102;
  wire tmp_128_2_1_reg_1349_reg_n_103;
  wire tmp_128_2_1_reg_1349_reg_n_104;
  wire tmp_128_2_1_reg_1349_reg_n_105;
  wire tmp_128_2_1_reg_1349_reg_n_94;
  wire tmp_128_2_1_reg_1349_reg_n_95;
  wire tmp_128_2_1_reg_1349_reg_n_96;
  wire tmp_128_2_1_reg_1349_reg_n_97;
  wire tmp_128_2_1_reg_1349_reg_n_98;
  wire tmp_128_2_1_reg_1349_reg_n_99;
  wire tmp_128_2_2_reg_1354_reg_n_100;
  wire tmp_128_2_2_reg_1354_reg_n_101;
  wire tmp_128_2_2_reg_1354_reg_n_102;
  wire tmp_128_2_2_reg_1354_reg_n_103;
  wire tmp_128_2_2_reg_1354_reg_n_104;
  wire tmp_128_2_2_reg_1354_reg_n_105;
  wire tmp_128_2_2_reg_1354_reg_n_94;
  wire tmp_128_2_2_reg_1354_reg_n_95;
  wire tmp_128_2_2_reg_1354_reg_n_96;
  wire tmp_128_2_2_reg_1354_reg_n_97;
  wire tmp_128_2_2_reg_1354_reg_n_98;
  wire tmp_128_2_2_reg_1354_reg_n_99;
  wire tmp_128_2_reg_1344_reg_i_1_n_1;
  wire tmp_128_2_reg_1344_reg_i_1_n_2;
  wire tmp_128_2_reg_1344_reg_i_1_n_3;
  wire tmp_128_2_reg_1344_reg_i_1_n_4;
  wire tmp_128_2_reg_1344_reg_i_1_n_5;
  wire tmp_128_2_reg_1344_reg_i_1_n_6;
  wire tmp_128_2_reg_1344_reg_i_1_n_7;
  wire tmp_128_2_reg_1344_reg_i_2_n_0;
  wire tmp_128_2_reg_1344_reg_i_2_n_1;
  wire tmp_128_2_reg_1344_reg_i_2_n_2;
  wire tmp_128_2_reg_1344_reg_i_2_n_3;
  wire tmp_128_2_reg_1344_reg_i_2_n_4;
  wire tmp_128_2_reg_1344_reg_i_2_n_5;
  wire tmp_128_2_reg_1344_reg_i_2_n_6;
  wire tmp_128_2_reg_1344_reg_i_2_n_7;
  wire tmp_128_2_reg_1344_reg_i_3_n_0;
  wire tmp_128_2_reg_1344_reg_i_3_n_1;
  wire tmp_128_2_reg_1344_reg_i_3_n_2;
  wire tmp_128_2_reg_1344_reg_i_3_n_3;
  wire tmp_128_2_reg_1344_reg_i_3_n_4;
  wire tmp_128_2_reg_1344_reg_i_3_n_5;
  wire tmp_128_2_reg_1344_reg_i_3_n_6;
  wire tmp_128_2_reg_1344_reg_i_3_n_7;
  wire tmp_128_2_reg_1344_reg_i_4_n_0;
  wire tmp_128_2_reg_1344_reg_n_100;
  wire tmp_128_2_reg_1344_reg_n_101;
  wire tmp_128_2_reg_1344_reg_n_102;
  wire tmp_128_2_reg_1344_reg_n_103;
  wire tmp_128_2_reg_1344_reg_n_104;
  wire tmp_128_2_reg_1344_reg_n_105;
  wire tmp_128_2_reg_1344_reg_n_94;
  wire tmp_128_2_reg_1344_reg_n_95;
  wire tmp_128_2_reg_1344_reg_n_96;
  wire tmp_128_2_reg_1344_reg_n_97;
  wire tmp_128_2_reg_1344_reg_n_98;
  wire tmp_128_2_reg_1344_reg_n_99;
  wire [10:2]tmp_130_fu_578_p1;
  wire [15:0]tmp_138_2_2_fu_966_p2;
  wire [10:3]tmp_39_fu_559_p2;
  wire [14:0]\tmp_40_reg_1314_reg[14]_0 ;
  wire [14:0]tmp_41_reg_1319;
  wire [14:0]tmp_42_reg_1359;
  wire [14:0]tmp_43_reg_1364;
  wire [14:0]tmp_44_reg_1394;
  wire [14:0]tmp_45_reg_1399;
  wire [14:0]tmp_46_reg_1419;
  wire [14:0]tmp_47_reg_1424;
  wire [14:0]tmp_48_reg_1429;
  wire tmp_reg_11620;
  wire [3:2]\NLW_ap_CS_fsm_reg[17]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_1209_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_1209_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_next_mul2_reg_1121_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul2_reg_1121_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul5_reg_1116_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul5_reg_1116_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_1214_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_1214_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_1129_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_1129_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_1152_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_1152_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_1175_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_1175_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_8_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_i_63_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_67_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_35__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_39_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_39_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_72_O_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_1_reg_1280_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_1_reg_1280_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1280_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp5_1_reg_1280_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_1_reg_1280_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp5_1_reg_1280_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp5_1_reg_1280_reg_i_1_O_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_reg_1232_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_reg_1232_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_reg_1232_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp5_reg_1232_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_reg_1232_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp5_reg_1232_reg_i_1_CO_UNCONNECTED;
  wire [3:3]\NLW_tmp6_reg_1414_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp8_reg_1439_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp8_reg_1439_reg[15]_i_9_CO_UNCONNECTED ;
  wire NLW_tmp_115_fu_484_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_115_fu_484_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_115_fu_484_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_115_fu_484_p2_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_115_fu_484_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_115_fu_484_p2_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_115_fu_484_p2_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_115_fu_484_p2_i_1_O_UNCONNECTED;
  wire [3:2]\NLW_tmp_121_reg_1219_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_121_reg_1219_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_127_0_1_cast_reg_1192_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_127_0_1_cast_reg_1192_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_127_0_1_cast_reg_1192_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_127_0_2_cast_reg_1199_reg[11]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_128_2_1_reg_1349_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_1_reg_1349_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_1_reg_1349_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_1_reg_1349_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_128_2_1_reg_1349_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_1_reg_1349_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_2_reg_1354_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_2_reg_1354_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_2_reg_1354_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_128_2_2_reg_1354_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_2_reg_1354_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_reg_1344_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_reg_1344_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_reg_1344_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_128_2_reg_1344_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_reg_1344_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_128_2_reg_1344_reg_i_1_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \Conv2D_1_array_addr_reg_1187[10]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_39_n_2),
        .O(exitcond3_fu_465_p2));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_105),
        .Q(Conv2D_1_array_addr_reg_1187[0]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_95),
        .Q(Conv2D_1_array_addr_reg_1187[10]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_104),
        .Q(Conv2D_1_array_addr_reg_1187[1]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_103),
        .Q(Conv2D_1_array_addr_reg_1187[2]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_102),
        .Q(Conv2D_1_array_addr_reg_1187[3]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_101),
        .Q(Conv2D_1_array_addr_reg_1187[4]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_100),
        .Q(Conv2D_1_array_addr_reg_1187[5]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_99),
        .Q(Conv2D_1_array_addr_reg_1187[6]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_98),
        .Q(Conv2D_1_array_addr_reg_1187[7]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_97),
        .Q(Conv2D_1_array_addr_reg_1187[8]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_1187_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_96),
        .Q(Conv2D_1_array_addr_reg_1187[9]),
        .R(1'b0));
  design_1_network_0_0_conv2d_fix16_2_Conv2D_1_b Conv2D_1_b_U
       (.Q({\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] ,\out_d_reg_291_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[11] ({Conv2D_1_b_U_n_0,Conv2D_1_b_U_n_1,Conv2D_1_b_U_n_2,Conv2D_1_b_U_n_3,Conv2D_1_b_U_n_4,Conv2D_1_b_U_n_5,Conv2D_1_b_U_n_6,Conv2D_1_b_U_n_7,Conv2D_1_b_U_n_8,Conv2D_1_b_U_n_9,Conv2D_1_b_U_n_10}));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_10),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_1),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_0),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_9),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_8),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_7),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_6),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_5),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_4),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_3),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_1139_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_1_b_U_n_2),
        .Q(Q[8]),
        .R(1'b0));
  design_1_network_0_0_conv2d_fix16_2_Conv2D_1_w Conv2D_1_w_U
       (.DOBDO(Conv2D_1_w_q1),
        .Q(tmp_122_reg_1249),
        .\ap_CS_fsm_reg[11] (Conv2D_1_w_U_n_0),
        .ap_clk(ap_clk),
        .q0(Conv2D_1_w_q0),
        .q2(Conv2D_1_w_q2),
        .q2_reg({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .\tmp_122_reg_1249_reg[10] ({\tmp_121_reg_1219_reg_n_0_[10] ,\tmp_121_reg_1219_reg_n_0_[9] ,\tmp_121_reg_1219_reg_n_0_[8] ,tmp_39_fu_559_p2}),
        .tmp_130_fu_578_p1(tmp_130_fu_578_p1));
  LUT6 #(
    .INIT(64'h5050505C50505050)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__1_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Conv2D_1_w_U_n_0),
        .I4(ap_CS_fsm_state13),
        .I5(\ap_CS_fsm[0]_i_3__1_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state4),
        .I1(RSTC),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_416_p2),
        .I5(ram_reg_i_31__0_n_0),
        .O(\ap_CS_fsm[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_3__1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state6),
        .I3(CEA2),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_416_p2),
        .I4(ram_reg[2]),
        .I5(ram_reg[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ram_reg[2]),
        .I1(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_416_p2),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[17]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_514_p2),
        .O(ap_NS_fsm[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[17]_i_4__1 
       (.I0(\in_d_reg_348_reg_n_0_[15] ),
        .O(\ap_CS_fsm[17]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_5__1 
       (.I0(\in_d_reg_348_reg_n_0_[14] ),
        .I1(\in_d_reg_348_reg_n_0_[13] ),
        .I2(\in_d_reg_348_reg_n_0_[12] ),
        .O(\ap_CS_fsm[17]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_6__1 
       (.I0(\in_d_reg_348_reg_n_0_[11] ),
        .I1(\in_d_reg_348_reg_n_0_[10] ),
        .I2(\in_d_reg_348_reg_n_0_[9] ),
        .O(\ap_CS_fsm[17]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_7__1 
       (.I0(\in_d_reg_348_reg_n_0_[8] ),
        .I1(\in_d_reg_348_reg_n_0_[7] ),
        .I2(\in_d_reg_348_reg_n_0_[6] ),
        .O(\ap_CS_fsm[17]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[17]_i_8__1 
       (.I0(\in_d_reg_348_reg_n_0_[5] ),
        .I1(\in_d_reg_348_reg_n_0_[4] ),
        .I2(\in_d_reg_348_reg_n_0_[3] ),
        .O(\ap_CS_fsm[17]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_9__1 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .I1(\in_d_reg_348_reg_n_0_[1] ),
        .I2(\in_d_reg_348_reg_n_0_[0] ),
        .O(\ap_CS_fsm[17]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_440_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__12 
       (.I0(exitcond5_fu_416_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\out_d_reg_291_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\out_d_reg_291_reg_n_0_[14] ),
        .I1(\out_d_reg_291_reg_n_0_[13] ),
        .I2(\out_d_reg_291_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\out_d_reg_291_reg_n_0_[11] ),
        .I1(\out_d_reg_291_reg_n_0_[10] ),
        .I2(\out_d_reg_291_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(\out_d_reg_291_reg_n_0_[8] ),
        .I1(\out_d_reg_291_reg_n_0_[7] ),
        .I2(\out_d_reg_291_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_8__1 
       (.I0(\out_d_reg_291_reg_n_0_[5] ),
        .I1(\out_d_reg_291_reg_n_0_[4] ),
        .I2(\out_d_reg_291_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__1 
       (.I0(\out_d_reg_291_reg_n_0_[2] ),
        .I1(\out_d_reg_291_reg_n_0_[1] ),
        .I2(\out_d_reg_291_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_i_39_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_440_p2),
        .O(tmp_reg_11620));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4__1 
       (.I0(\out_h_reg_326_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5__1 
       (.I0(\out_h_reg_326_reg_n_0_[14] ),
        .I1(\out_h_reg_326_reg_n_0_[13] ),
        .I2(\out_h_reg_326_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6__1 
       (.I0(\out_h_reg_326_reg_n_0_[11] ),
        .I1(\out_h_reg_326_reg_n_0_[10] ),
        .I2(\out_h_reg_326_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7__1 
       (.I0(\out_h_reg_326_reg_n_0_[8] ),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .I2(\out_h_reg_326_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[4]_i_8__1 
       (.I0(\out_h_reg_326_reg_n_0_[5] ),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .I2(\out_h_reg_326_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[4]_i_9__1 
       (.I0(\out_h_reg_326_reg_n_0_[2] ),
        .I1(\out_h_reg_326_reg_n_0_[1] ),
        .I2(\out_h_reg_326_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(RSTC),
        .I1(ap_CS_fsm_state19),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_i_39_n_2),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1__3 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_514_p2),
        .O(\ap_CS_fsm[7]_i_1__3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[17]_i_2__1 
       (.CI(\ap_CS_fsm_reg[17]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[17]_i_2__1_CO_UNCONNECTED [3:2],exitcond2_fu_514_p2,\ap_CS_fsm_reg[17]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[17]_i_4__1_n_0 ,\ap_CS_fsm[17]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[17]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[17]_i_3__1_n_0 ,\ap_CS_fsm_reg[17]_i_3__1_n_1 ,\ap_CS_fsm_reg[17]_i_3__1_n_2 ,\ap_CS_fsm_reg[17]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_6__1_n_0 ,\ap_CS_fsm[17]_i_7__1_n_0 ,\ap_CS_fsm[17]_i_8__1_n_0 ,\ap_CS_fsm[17]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__12_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(\ap_CS_fsm_reg[2]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED [3:2],exitcond5_fu_416_p2,\ap_CS_fsm_reg[2]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__1_n_0 ,\ap_CS_fsm[2]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__1_n_0 ,\ap_CS_fsm_reg[2]_i_3__1_n_1 ,\ap_CS_fsm_reg[2]_i_3__1_n_2 ,\ap_CS_fsm_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__1_n_0 ,\ap_CS_fsm[2]_i_7__1_n_0 ,\ap_CS_fsm[2]_i_8__1_n_0 ,\ap_CS_fsm[2]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_11620),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__1 
       (.CI(\ap_CS_fsm_reg[4]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__1_CO_UNCONNECTED [3:2],exitcond4_fu_440_p2,\ap_CS_fsm_reg[4]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4__1_n_0 ,\ap_CS_fsm[4]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__1_n_0 ,\ap_CS_fsm_reg[4]_i_3__1_n_1 ,\ap_CS_fsm_reg[4]_i_3__1_n_2 ,\ap_CS_fsm_reg[4]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6__1_n_0 ,\ap_CS_fsm[4]_i_7__1_n_0 ,\ap_CS_fsm[4]_i_8__1_n_0 ,\ap_CS_fsm[4]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .Q(CEA2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_conv2d_fix16_2_fu_522_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_416_p2),
        .I2(ram_reg[1]),
        .I3(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_1209[0]_i_1 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .O(in_d_1_fu_519_p2[0]));
  FDRE \in_d_1_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[0]),
        .Q(in_d_1_reg_1209[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[10]),
        .Q(in_d_1_reg_1209[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[11]),
        .Q(in_d_1_reg_1209[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[12]),
        .Q(in_d_1_reg_1209[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[12]_i_1 
       (.CI(\in_d_1_reg_1209_reg[8]_i_1_n_0 ),
        .CO({\in_d_1_reg_1209_reg[12]_i_1_n_0 ,\in_d_1_reg_1209_reg[12]_i_1_n_1 ,\in_d_1_reg_1209_reg[12]_i_1_n_2 ,\in_d_1_reg_1209_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_519_p2[12:9]),
        .S({\in_d_reg_348_reg_n_0_[12] ,\in_d_reg_348_reg_n_0_[11] ,\in_d_reg_348_reg_n_0_[10] ,\in_d_reg_348_reg_n_0_[9] }));
  FDRE \in_d_1_reg_1209_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[13]),
        .Q(in_d_1_reg_1209[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[14]),
        .Q(in_d_1_reg_1209[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[15]),
        .Q(in_d_1_reg_1209[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[15]_i_1 
       (.CI(\in_d_1_reg_1209_reg[12]_i_1_n_0 ),
        .CO({\NLW_in_d_1_reg_1209_reg[15]_i_1_CO_UNCONNECTED [3:2],\in_d_1_reg_1209_reg[15]_i_1_n_2 ,\in_d_1_reg_1209_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_1209_reg[15]_i_1_O_UNCONNECTED [3],in_d_1_fu_519_p2[15:13]}),
        .S({1'b0,\in_d_reg_348_reg_n_0_[15] ,\in_d_reg_348_reg_n_0_[14] ,\in_d_reg_348_reg_n_0_[13] }));
  FDRE \in_d_1_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[1]),
        .Q(in_d_1_reg_1209[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[2]),
        .Q(in_d_1_reg_1209[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[3]),
        .Q(in_d_1_reg_1209[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[4]),
        .Q(in_d_1_reg_1209[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\in_d_1_reg_1209_reg[4]_i_1_n_0 ,\in_d_1_reg_1209_reg[4]_i_1_n_1 ,\in_d_1_reg_1209_reg[4]_i_1_n_2 ,\in_d_1_reg_1209_reg[4]_i_1_n_3 }),
        .CYINIT(\in_d_reg_348_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_519_p2[4:1]),
        .S({\in_d_reg_348_reg_n_0_[4] ,\in_d_reg_348_reg_n_0_[3] ,\in_d_reg_348_reg_n_0_[2] ,\in_d_reg_348_reg_n_0_[1] }));
  FDRE \in_d_1_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[5]),
        .Q(in_d_1_reg_1209[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[6]),
        .Q(in_d_1_reg_1209[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[7]),
        .Q(in_d_1_reg_1209[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[8]),
        .Q(in_d_1_reg_1209[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[8]_i_1 
       (.CI(\in_d_1_reg_1209_reg[4]_i_1_n_0 ),
        .CO({\in_d_1_reg_1209_reg[8]_i_1_n_0 ,\in_d_1_reg_1209_reg[8]_i_1_n_1 ,\in_d_1_reg_1209_reg[8]_i_1_n_2 ,\in_d_1_reg_1209_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_519_p2[8:5]),
        .S({\in_d_reg_348_reg_n_0_[8] ,\in_d_reg_348_reg_n_0_[7] ,\in_d_reg_348_reg_n_0_[6] ,\in_d_reg_348_reg_n_0_[5] }));
  FDRE \in_d_1_reg_1209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[9]),
        .Q(in_d_1_reg_1209[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \in_d_reg_348[15]_i_1__1 
       (.I0(ram_reg_i_39_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state17),
        .O(in_d_reg_348));
  FDRE \in_d_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[0]),
        .Q(\in_d_reg_348_reg_n_0_[0] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[10]),
        .Q(\in_d_reg_348_reg_n_0_[10] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[11]),
        .Q(\in_d_reg_348_reg_n_0_[11] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[12]),
        .Q(\in_d_reg_348_reg_n_0_[12] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[13]),
        .Q(\in_d_reg_348_reg_n_0_[13] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[14]),
        .Q(\in_d_reg_348_reg_n_0_[14] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[15]),
        .Q(\in_d_reg_348_reg_n_0_[15] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[1]),
        .Q(\in_d_reg_348_reg_n_0_[1] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[2]),
        .Q(\in_d_reg_348_reg_n_0_[2] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[3]),
        .Q(\in_d_reg_348_reg_n_0_[3] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[4]),
        .Q(\in_d_reg_348_reg_n_0_[4] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[5]),
        .Q(\in_d_reg_348_reg_n_0_[5] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[6]),
        .Q(\in_d_reg_348_reg_n_0_[6] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[7]),
        .Q(\in_d_reg_348_reg_n_0_[7] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[8]),
        .Q(\in_d_reg_348_reg_n_0_[8] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[9]),
        .Q(\in_d_reg_348_reg_n_0_[9] ),
        .R(in_d_reg_348));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_22 network_mul_mul_13s_16s_29_1_1_U43
       (.D(p_0_in),
        .ap_clk(ap_clk),
        .p(q0),
        .q0(Conv2D_1_w_q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_23 network_mul_mul_13s_16s_29_1_1_U44
       (.D({network_mul_mul_13s_16s_29_1_1_U44_n_0,network_mul_mul_13s_16s_29_1_1_U44_n_1,network_mul_mul_13s_16s_29_1_1_U44_n_2,network_mul_mul_13s_16s_29_1_1_U44_n_3,network_mul_mul_13s_16s_29_1_1_U44_n_4,network_mul_mul_13s_16s_29_1_1_U44_n_5,network_mul_mul_13s_16s_29_1_1_U44_n_6,network_mul_mul_13s_16s_29_1_1_U44_n_7,network_mul_mul_13s_16s_29_1_1_U44_n_8,network_mul_mul_13s_16s_29_1_1_U44_n_9,network_mul_mul_13s_16s_29_1_1_U44_n_10,network_mul_mul_13s_16s_29_1_1_U44_n_11,network_mul_mul_13s_16s_29_1_1_U44_n_12,network_mul_mul_13s_16s_29_1_1_U44_n_13,network_mul_mul_13s_16s_29_1_1_U44_n_14}),
        .DOBDO(Conv2D_1_w_q1),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .q1(q1),
        .reg_3740(reg_3740));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_24 network_mul_mul_13s_16s_29_1_1_U51
       (.O({\tmp8_reg_1439_reg[15]_i_9_n_4 ,\tmp8_reg_1439_reg[15]_i_9_n_5 }),
        .P(tmp_48_reg_1429),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .S(network_mul_mul_13s_16s_29_1_1_U51_n_16),
        .ap_clk(ap_clk),
        .q0(q0),
        .q2(Conv2D_1_w_q2),
        .reg_3700(reg_3700),
        .\tmp8_reg_1439_reg[15] (tmp_45_reg_1399[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1121[1]_i_1 
       (.I0(phi_mul1_reg_302[1]),
        .O(next_mul2_fu_411_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1121[5]_i_2 
       (.I0(phi_mul1_reg_302[3]),
        .O(\next_mul2_reg_1121[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1121[5]_i_3 
       (.I0(phi_mul1_reg_302[2]),
        .O(\next_mul2_reg_1121[5]_i_3_n_0 ));
  FDRE \next_mul2_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[10]),
        .Q(next_mul2_reg_1121[10]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1121_reg[10]_i_1 
       (.CI(\next_mul2_reg_1121_reg[9]_i_1_n_0 ),
        .CO(\NLW_next_mul2_reg_1121_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul2_reg_1121_reg[10]_i_1_O_UNCONNECTED [3:1],next_mul2_fu_411_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul1_reg_302[10]}));
  FDRE \next_mul2_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[1]),
        .Q(next_mul2_reg_1121[1]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[2]),
        .Q(next_mul2_reg_1121[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[3]),
        .Q(next_mul2_reg_1121[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[4]),
        .Q(next_mul2_reg_1121[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[5]),
        .Q(next_mul2_reg_1121[5]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1121_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul2_reg_1121_reg[5]_i_1_n_0 ,\next_mul2_reg_1121_reg[5]_i_1_n_1 ,\next_mul2_reg_1121_reg[5]_i_1_n_2 ,\next_mul2_reg_1121_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul1_reg_302[1]),
        .DI(phi_mul1_reg_302[5:2]),
        .O(next_mul2_fu_411_p2[5:2]),
        .S({phi_mul1_reg_302[5:4],\next_mul2_reg_1121[5]_i_2_n_0 ,\next_mul2_reg_1121[5]_i_3_n_0 }));
  FDRE \next_mul2_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[6]),
        .Q(next_mul2_reg_1121[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[7]),
        .Q(next_mul2_reg_1121[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[8]),
        .Q(next_mul2_reg_1121[8]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[9]),
        .Q(next_mul2_reg_1121[9]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1121_reg[9]_i_1 
       (.CI(\next_mul2_reg_1121_reg[5]_i_1_n_0 ),
        .CO({\next_mul2_reg_1121_reg[9]_i_1_n_0 ,\next_mul2_reg_1121_reg[9]_i_1_n_1 ,\next_mul2_reg_1121_reg[9]_i_1_n_2 ,\next_mul2_reg_1121_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[9:6]),
        .O(next_mul2_fu_411_p2[9:6]),
        .S(phi_mul1_reg_302[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_1116[4]_i_1 
       (.I0(phi_mul4_reg_314[4]),
        .O(next_mul5_fu_406_p2[4]));
  FDRE \next_mul5_reg_1116_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[10]),
        .Q(next_mul5_reg_1116[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1116_reg[10]_i_1 
       (.CI(\next_mul5_reg_1116_reg[8]_i_1_n_0 ),
        .CO({\NLW_next_mul5_reg_1116_reg[10]_i_1_CO_UNCONNECTED [3:1],\next_mul5_reg_1116_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul4_reg_314[9]}),
        .O({\NLW_next_mul5_reg_1116_reg[10]_i_1_O_UNCONNECTED [3:2],next_mul5_fu_406_p2[10:9]}),
        .S({1'b0,1'b0,phi_mul4_reg_314[10:9]}));
  FDRE \next_mul5_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[4]),
        .Q(next_mul5_reg_1116[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[5]),
        .Q(next_mul5_reg_1116[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[6]),
        .Q(next_mul5_reg_1116[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[7]),
        .Q(next_mul5_reg_1116[7]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[8]),
        .Q(next_mul5_reg_1116[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1116_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_1116_reg[8]_i_1_n_0 ,\next_mul5_reg_1116_reg[8]_i_1_n_1 ,\next_mul5_reg_1116_reg[8]_i_1_n_2 ,\next_mul5_reg_1116_reg[8]_i_1_n_3 }),
        .CYINIT(phi_mul4_reg_314[4]),
        .DI(phi_mul4_reg_314[8:5]),
        .O(next_mul5_fu_406_p2[8:5]),
        .S(phi_mul4_reg_314[8:5]));
  FDRE \next_mul5_reg_1116_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[9]),
        .Q(next_mul5_reg_1116[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1214[4]_i_1 
       (.I0(phi_mul_reg_359[4]),
        .O(next_mul_fu_529_p2[4]));
  FDRE \next_mul_reg_1214_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[10]),
        .Q(next_mul_reg_1214[10]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[11]),
        .Q(next_mul_reg_1214[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1214_reg[11]_i_1 
       (.CI(\next_mul_reg_1214_reg[8]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_1214_reg[11]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_1214_reg[11]_i_1_n_2 ,\next_mul_reg_1214_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_359[10:9]}),
        .O({\NLW_next_mul_reg_1214_reg[11]_i_1_O_UNCONNECTED [3],next_mul_fu_529_p2[11:9]}),
        .S({1'b0,phi_mul_reg_359[11:9]}));
  FDRE \next_mul_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[4]),
        .Q(next_mul_reg_1214[4]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[5]),
        .Q(next_mul_reg_1214[5]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[6]),
        .Q(next_mul_reg_1214[6]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[7]),
        .Q(next_mul_reg_1214[7]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[8]),
        .Q(next_mul_reg_1214[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1214_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_1214_reg[8]_i_1_n_0 ,\next_mul_reg_1214_reg[8]_i_1_n_1 ,\next_mul_reg_1214_reg[8]_i_1_n_2 ,\next_mul_reg_1214_reg[8]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_359[4]),
        .DI(phi_mul_reg_359[8:5]),
        .O(next_mul_fu_529_p2[8:5]),
        .S(phi_mul_reg_359[8:5]));
  FDRE \next_mul_reg_1214_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(next_mul_fu_529_p2[9]),
        .Q(next_mul_reg_1214[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_1129[0]_i_1 
       (.I0(\out_d_reg_291_reg_n_0_[0] ),
        .O(out_d_3_fu_421_p2[0]));
  FDRE \out_d_3_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[0]),
        .Q(out_d_3_reg_1129[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[10]),
        .Q(out_d_3_reg_1129[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[11]),
        .Q(out_d_3_reg_1129[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[12]),
        .Q(out_d_3_reg_1129[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[12]_i_1 
       (.CI(\out_d_3_reg_1129_reg[8]_i_1_n_0 ),
        .CO({\out_d_3_reg_1129_reg[12]_i_1_n_0 ,\out_d_3_reg_1129_reg[12]_i_1_n_1 ,\out_d_3_reg_1129_reg[12]_i_1_n_2 ,\out_d_3_reg_1129_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_421_p2[12:9]),
        .S({\out_d_reg_291_reg_n_0_[12] ,\out_d_reg_291_reg_n_0_[11] ,\out_d_reg_291_reg_n_0_[10] ,\out_d_reg_291_reg_n_0_[9] }));
  FDRE \out_d_3_reg_1129_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[13]),
        .Q(out_d_3_reg_1129[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[14]),
        .Q(out_d_3_reg_1129[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[15]),
        .Q(out_d_3_reg_1129[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[15]_i_1 
       (.CI(\out_d_3_reg_1129_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_3_reg_1129_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_3_reg_1129_reg[15]_i_1_n_2 ,\out_d_3_reg_1129_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_1129_reg[15]_i_1_O_UNCONNECTED [3],out_d_3_fu_421_p2[15:13]}),
        .S({1'b0,\out_d_reg_291_reg_n_0_[15] ,\out_d_reg_291_reg_n_0_[14] ,\out_d_reg_291_reg_n_0_[13] }));
  FDRE \out_d_3_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[1]),
        .Q(out_d_3_reg_1129[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[2]),
        .Q(out_d_3_reg_1129[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[3]),
        .Q(out_d_3_reg_1129[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[4]),
        .Q(out_d_3_reg_1129[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_3_reg_1129_reg[4]_i_1_n_0 ,\out_d_3_reg_1129_reg[4]_i_1_n_1 ,\out_d_3_reg_1129_reg[4]_i_1_n_2 ,\out_d_3_reg_1129_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_291_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_421_p2[4:1]),
        .S({\out_d_reg_291_reg_n_0_[4] ,\out_d_reg_291_reg_n_0_[3] ,\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] }));
  FDRE \out_d_3_reg_1129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[5]),
        .Q(out_d_3_reg_1129[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[6]),
        .Q(out_d_3_reg_1129[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[7]),
        .Q(out_d_3_reg_1129[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[8]),
        .Q(out_d_3_reg_1129[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[8]_i_1 
       (.CI(\out_d_3_reg_1129_reg[4]_i_1_n_0 ),
        .CO({\out_d_3_reg_1129_reg[8]_i_1_n_0 ,\out_d_3_reg_1129_reg[8]_i_1_n_1 ,\out_d_3_reg_1129_reg[8]_i_1_n_2 ,\out_d_3_reg_1129_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_421_p2[8:5]),
        .S({\out_d_reg_291_reg_n_0_[8] ,\out_d_reg_291_reg_n_0_[7] ,\out_d_reg_291_reg_n_0_[6] ,\out_d_reg_291_reg_n_0_[5] }));
  FDRE \out_d_3_reg_1129_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[9]),
        .Q(out_d_3_reg_1129[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_291[15]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_440_p2),
        .O(out_d_reg_291));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_291[15]_i_2__1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_440_p2),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[0]),
        .Q(\out_d_reg_291_reg_n_0_[0] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[10]),
        .Q(\out_d_reg_291_reg_n_0_[10] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[11]),
        .Q(\out_d_reg_291_reg_n_0_[11] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[12]),
        .Q(\out_d_reg_291_reg_n_0_[12] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[13]),
        .Q(\out_d_reg_291_reg_n_0_[13] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[14]),
        .Q(\out_d_reg_291_reg_n_0_[14] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[15]),
        .Q(\out_d_reg_291_reg_n_0_[15] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[1]),
        .Q(\out_d_reg_291_reg_n_0_[1] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[2]),
        .Q(\out_d_reg_291_reg_n_0_[2] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[3]),
        .Q(\out_d_reg_291_reg_n_0_[3] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[4]),
        .Q(\out_d_reg_291_reg_n_0_[4] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[5]),
        .Q(\out_d_reg_291_reg_n_0_[5] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[6]),
        .Q(\out_d_reg_291_reg_n_0_[6] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[7]),
        .Q(\out_d_reg_291_reg_n_0_[7] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[8]),
        .Q(\out_d_reg_291_reg_n_0_[8] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[9]),
        .Q(\out_d_reg_291_reg_n_0_[9] ),
        .R(out_d_reg_291));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_1152[0]_i_1 
       (.I0(\out_h_reg_326_reg_n_0_[0] ),
        .O(out_h_3_fu_445_p2[0]));
  FDRE \out_h_3_reg_1152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[0]),
        .Q(out_h_3_reg_1152[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[10]),
        .Q(out_h_3_reg_1152[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[11]),
        .Q(out_h_3_reg_1152[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[12]),
        .Q(out_h_3_reg_1152[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[12]_i_1 
       (.CI(\out_h_3_reg_1152_reg[8]_i_1_n_0 ),
        .CO({\out_h_3_reg_1152_reg[12]_i_1_n_0 ,\out_h_3_reg_1152_reg[12]_i_1_n_1 ,\out_h_3_reg_1152_reg[12]_i_1_n_2 ,\out_h_3_reg_1152_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_445_p2[12:9]),
        .S({\out_h_reg_326_reg_n_0_[12] ,\out_h_reg_326_reg_n_0_[11] ,\out_h_reg_326_reg_n_0_[10] ,\out_h_reg_326_reg_n_0_[9] }));
  FDRE \out_h_3_reg_1152_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[13]),
        .Q(out_h_3_reg_1152[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[14]),
        .Q(out_h_3_reg_1152[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[15]),
        .Q(out_h_3_reg_1152[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[15]_i_1 
       (.CI(\out_h_3_reg_1152_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_3_reg_1152_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_3_reg_1152_reg[15]_i_1_n_2 ,\out_h_3_reg_1152_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_1152_reg[15]_i_1_O_UNCONNECTED [3],out_h_3_fu_445_p2[15:13]}),
        .S({1'b0,\out_h_reg_326_reg_n_0_[15] ,\out_h_reg_326_reg_n_0_[14] ,\out_h_reg_326_reg_n_0_[13] }));
  FDRE \out_h_3_reg_1152_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[1]),
        .Q(out_h_3_reg_1152[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[2]),
        .Q(out_h_3_reg_1152[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[3]),
        .Q(out_h_3_reg_1152[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[4]),
        .Q(out_h_3_reg_1152[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_3_reg_1152_reg[4]_i_1_n_0 ,\out_h_3_reg_1152_reg[4]_i_1_n_1 ,\out_h_3_reg_1152_reg[4]_i_1_n_2 ,\out_h_3_reg_1152_reg[4]_i_1_n_3 }),
        .CYINIT(\out_h_reg_326_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_445_p2[4:1]),
        .S({\out_h_reg_326_reg_n_0_[4] ,\out_h_reg_326_reg_n_0_[3] ,\out_h_reg_326_reg_n_0_[2] ,\out_h_reg_326_reg_n_0_[1] }));
  FDRE \out_h_3_reg_1152_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[5]),
        .Q(out_h_3_reg_1152[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[6]),
        .Q(out_h_3_reg_1152[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[7]),
        .Q(out_h_3_reg_1152[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[8]),
        .Q(out_h_3_reg_1152[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[8]_i_1 
       (.CI(\out_h_3_reg_1152_reg[4]_i_1_n_0 ),
        .CO({\out_h_3_reg_1152_reg[8]_i_1_n_0 ,\out_h_3_reg_1152_reg[8]_i_1_n_1 ,\out_h_3_reg_1152_reg[8]_i_1_n_2 ,\out_h_3_reg_1152_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_445_p2[8:5]),
        .S({\out_h_reg_326_reg_n_0_[8] ,\out_h_reg_326_reg_n_0_[7] ,\out_h_reg_326_reg_n_0_[6] ,\out_h_reg_326_reg_n_0_[5] }));
  FDRE \out_h_3_reg_1152_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[9]),
        .Q(out_h_3_reg_1152[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_326[15]_i_1__1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_39_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_326));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_326[15]_i_2__1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_39_n_2),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[0]),
        .Q(\out_h_reg_326_reg_n_0_[0] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[10]),
        .Q(\out_h_reg_326_reg_n_0_[10] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[11]),
        .Q(\out_h_reg_326_reg_n_0_[11] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[12]),
        .Q(\out_h_reg_326_reg_n_0_[12] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[13]),
        .Q(\out_h_reg_326_reg_n_0_[13] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[14]),
        .Q(\out_h_reg_326_reg_n_0_[14] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[15]),
        .Q(\out_h_reg_326_reg_n_0_[15] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[1]),
        .Q(\out_h_reg_326_reg_n_0_[1] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[2]),
        .Q(\out_h_reg_326_reg_n_0_[2] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[3]),
        .Q(\out_h_reg_326_reg_n_0_[3] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[4]),
        .Q(\out_h_reg_326_reg_n_0_[4] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[5]),
        .Q(\out_h_reg_326_reg_n_0_[5] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[6]),
        .Q(\out_h_reg_326_reg_n_0_[6] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[7]),
        .Q(\out_h_reg_326_reg_n_0_[7] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[8]),
        .Q(\out_h_reg_326_reg_n_0_[8] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[9]),
        .Q(\out_h_reg_326_reg_n_0_[9] ),
        .R(out_h_reg_326));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_1175[0]_i_1 
       (.I0(out_w_reg_337[0]),
        .O(out_w_3_fu_470_p2[0]));
  FDRE \out_w_3_reg_1175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[0]),
        .Q(out_w_3_reg_1175[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[10]),
        .Q(out_w_3_reg_1175[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[11]),
        .Q(out_w_3_reg_1175[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[12]),
        .Q(out_w_3_reg_1175[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[12]_i_1 
       (.CI(\out_w_3_reg_1175_reg[8]_i_1_n_0 ),
        .CO({\out_w_3_reg_1175_reg[12]_i_1_n_0 ,\out_w_3_reg_1175_reg[12]_i_1_n_1 ,\out_w_3_reg_1175_reg[12]_i_1_n_2 ,\out_w_3_reg_1175_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_470_p2[12:9]),
        .S(out_w_reg_337[12:9]));
  FDRE \out_w_3_reg_1175_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[13]),
        .Q(out_w_3_reg_1175[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[14]),
        .Q(out_w_3_reg_1175[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[15]),
        .Q(out_w_3_reg_1175[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[15]_i_1 
       (.CI(\out_w_3_reg_1175_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_3_reg_1175_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_3_reg_1175_reg[15]_i_1_n_2 ,\out_w_3_reg_1175_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_1175_reg[15]_i_1_O_UNCONNECTED [3],out_w_3_fu_470_p2[15:13]}),
        .S({1'b0,out_w_reg_337[15:13]}));
  FDRE \out_w_3_reg_1175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[1]),
        .Q(out_w_3_reg_1175[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[2]),
        .Q(out_w_3_reg_1175[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[3]),
        .Q(out_w_3_reg_1175[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[4]),
        .Q(out_w_3_reg_1175[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_3_reg_1175_reg[4]_i_1_n_0 ,\out_w_3_reg_1175_reg[4]_i_1_n_1 ,\out_w_3_reg_1175_reg[4]_i_1_n_2 ,\out_w_3_reg_1175_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_337[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_470_p2[4:1]),
        .S(out_w_reg_337[4:1]));
  FDRE \out_w_3_reg_1175_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[5]),
        .Q(out_w_3_reg_1175[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[6]),
        .Q(out_w_3_reg_1175[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[7]),
        .Q(out_w_3_reg_1175[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[8]),
        .Q(out_w_3_reg_1175[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[8]_i_1 
       (.CI(\out_w_3_reg_1175_reg[4]_i_1_n_0 ),
        .CO({\out_w_3_reg_1175_reg[8]_i_1_n_0 ,\out_w_3_reg_1175_reg[8]_i_1_n_1 ,\out_w_3_reg_1175_reg[8]_i_1_n_2 ,\out_w_3_reg_1175_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_470_p2[8:5]),
        .S(out_w_reg_337[8:5]));
  FDRE \out_w_3_reg_1175_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[9]),
        .Q(out_w_3_reg_1175[9]),
        .R(1'b0));
  FDRE \out_w_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[0]),
        .Q(out_w_reg_337[0]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[10]),
        .Q(out_w_reg_337[10]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[11]),
        .Q(out_w_reg_337[11]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[12]),
        .Q(out_w_reg_337[12]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[13]),
        .Q(out_w_reg_337[13]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[14]),
        .Q(out_w_reg_337[14]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[15]),
        .Q(out_w_reg_337[15]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[1]),
        .Q(out_w_reg_337[1]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[2]),
        .Q(out_w_reg_337[2]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[3]),
        .Q(out_w_reg_337[3]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[4]),
        .Q(out_w_reg_337[4]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[5]),
        .Q(out_w_reg_337[5]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[6]),
        .Q(out_w_reg_337[6]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[7]),
        .Q(out_w_reg_337[7]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[8]),
        .Q(out_w_reg_337[8]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[9]),
        .Q(out_w_reg_337[9]),
        .R(RSTC));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_2 
       (.I0(Q[10]),
        .I1(DOADO[11]),
        .O(\Conv2D_1_b_load_cast_reg_1139_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_1444[14]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(O),
        .O(p_tmp_s_reg_1444));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_16 
       (.I0(Q[9]),
        .I1(DOADO[10]),
        .O(\p_tmp_s_reg_1444[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_17 
       (.I0(Q[8]),
        .I1(DOADO[9]),
        .O(\p_tmp_s_reg_1444[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_18 
       (.I0(Q[8]),
        .I1(DOADO[8]),
        .O(\p_tmp_s_reg_1444[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_20 
       (.I0(Q[7]),
        .I1(DOADO[7]),
        .O(\p_tmp_s_reg_1444[14]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_21 
       (.I0(Q[6]),
        .I1(DOADO[6]),
        .O(\p_tmp_s_reg_1444[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_22 
       (.I0(Q[5]),
        .I1(DOADO[5]),
        .O(\p_tmp_s_reg_1444[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_23 
       (.I0(Q[4]),
        .I1(DOADO[4]),
        .O(\p_tmp_s_reg_1444[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_24 
       (.I0(Q[3]),
        .I1(DOADO[3]),
        .O(\p_tmp_s_reg_1444[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_25 
       (.I0(Q[2]),
        .I1(DOADO[2]),
        .O(\p_tmp_s_reg_1444[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_26 
       (.I0(Q[1]),
        .I1(DOADO[1]),
        .O(\p_tmp_s_reg_1444[14]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_27 
       (.I0(Q[0]),
        .I1(DOADO[0]),
        .O(\p_tmp_s_reg_1444[14]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1444[14]_i_4 
       (.I0(Q[10]),
        .O(\Conv2D_1_b_load_cast_reg_1139_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_7 
       (.I0(Q[10]),
        .I1(DOADO[12]),
        .O(\Conv2D_1_b_load_cast_reg_1139_reg[11]_2 ));
  FDRE \p_tmp_s_reg_1444_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[0] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[10] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[11] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[12] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[13] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[14] ),
        .R(p_tmp_s_reg_1444));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_13 
       (.CI(\p_tmp_s_reg_1444_reg[14]_i_19_n_0 ),
        .CO({\p_tmp_s_reg_1444_reg[14]_i_13_n_0 ,\p_tmp_s_reg_1444_reg[14]_i_13_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_13_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\NLW_p_tmp_s_reg_1444_reg[14]_i_13_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1444[14]_i_20_n_0 ,\p_tmp_s_reg_1444[14]_i_21_n_0 ,\p_tmp_s_reg_1444[14]_i_22_n_0 ,\p_tmp_s_reg_1444[14]_i_23_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_19 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1444_reg[14]_i_19_n_0 ,\p_tmp_s_reg_1444_reg[14]_i_19_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_19_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\NLW_p_tmp_s_reg_1444_reg[14]_i_19_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1444[14]_i_24_n_0 ,\p_tmp_s_reg_1444[14]_i_25_n_0 ,\p_tmp_s_reg_1444[14]_i_26_n_0 ,\p_tmp_s_reg_1444[14]_i_27_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_8 
       (.CI(\p_tmp_s_reg_1444_reg[14]_i_13_n_0 ),
        .CO({CO,\p_tmp_s_reg_1444_reg[14]_i_8_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_8_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,Q[9:8],Q[8]}),
        .O(\NLW_p_tmp_s_reg_1444_reg[14]_i_8_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1444_reg[14]_i_3 ,\p_tmp_s_reg_1444[14]_i_16_n_0 ,\p_tmp_s_reg_1444[14]_i_17_n_0 ,\p_tmp_s_reg_1444[14]_i_18_n_0 }));
  FDRE \p_tmp_s_reg_1444_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[1] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[2] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[3] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[4] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[5] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[6] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[7] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[8] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[9] ),
        .R(p_tmp_s_reg_1444));
  FDRE \phi_mul1_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[10]),
        .Q(phi_mul1_reg_302[10]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[1]),
        .Q(phi_mul1_reg_302[1]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[2]),
        .Q(phi_mul1_reg_302[2]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[3]),
        .Q(phi_mul1_reg_302[3]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[4]),
        .Q(phi_mul1_reg_302[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[5]),
        .Q(phi_mul1_reg_302[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[6]),
        .Q(phi_mul1_reg_302[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[7]),
        .Q(phi_mul1_reg_302[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[8]),
        .Q(phi_mul1_reg_302[8]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[9]),
        .Q(phi_mul1_reg_302[9]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[10]),
        .Q(phi_mul4_reg_314[10]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[4]),
        .Q(phi_mul4_reg_314[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[5]),
        .Q(phi_mul4_reg_314[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[6]),
        .Q(phi_mul4_reg_314[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[7]),
        .Q(phi_mul4_reg_314[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[8]),
        .Q(phi_mul4_reg_314[8]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[9]),
        .Q(phi_mul4_reg_314[9]),
        .R(out_d_reg_291));
  FDRE \phi_mul_reg_359_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[10]),
        .Q(phi_mul_reg_359[10]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[11]),
        .Q(phi_mul_reg_359[11]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[4]),
        .Q(phi_mul_reg_359[4]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[5]),
        .Q(phi_mul_reg_359[5]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[6]),
        .Q(phi_mul_reg_359[6]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[7]),
        .Q(phi_mul_reg_359[7]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[8]),
        .Q(phi_mul_reg_359[8]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[9]),
        .Q(phi_mul_reg_359[9]),
        .R(in_d_reg_348));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0),
        .I1(ram_reg[0]),
        .I2(ap_CS_fsm_state9),
        .I3(Conv2D_1_w_U_n_0),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg[2]),
        .O(ce0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_100
       (.I0(p_1_in[6]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[6]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[6]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_99),
        .O(ram_reg_0_i_100_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_101
       (.I0(p_1_in[5]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[5]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[5]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_100),
        .O(ram_reg_0_i_101_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_102
       (.I0(p_1_in[4]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[4]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[4]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_101),
        .O(ram_reg_0_i_102_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_103
       (.I0(tmp5_1_reg_1280_reg_n_102),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_104
       (.I0(tmp5_1_reg_1280_reg_n_103),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_105
       (.I0(tmp5_1_reg_1280_reg_n_104),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_106
       (.I0(tmp5_1_reg_1280_reg_n_105),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_107
       (.I0(p_1_in[3]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[3]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[3]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_102),
        .O(ram_reg_0_i_107_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_108
       (.I0(p_1_in[2]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[2]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[2]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_103),
        .O(ram_reg_0_i_108_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_109
       (.I0(p_1_in[1]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[1]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[1]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_104),
        .O(ram_reg_0_i_109_n_0));
  MUXF7 ram_reg_0_i_10__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[4]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[4]),
        .O(addr0[4]),
        .S(ram_reg[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_110
       (.I0(p_1_in[0]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[0]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[0]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_105),
        .O(ram_reg_0_i_110_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_111
       (.I0(tmp5_1_reg_1280_reg_n_95),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_95),
        .O(p_3_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_112
       (.I0(tmp5_1_reg_1280_reg_n_96),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_96),
        .O(p_3_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_113
       (.I0(tmp5_1_reg_1280_reg_n_97),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_97),
        .O(p_3_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_0_i_114
       (.I0(ram_reg_0_i_172_n_0),
        .I1(tmp5_1_reg_1280_reg_n_94),
        .I2(tmp_127_0_1_cast_reg_1192_reg__0[11]),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_0_i_114_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_115
       (.I0(p_3_in[10]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[10]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[10]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[10]),
        .O(ram_reg_0_i_115_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_116
       (.I0(p_3_in[9]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[9]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[9]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[9]),
        .O(ram_reg_0_i_116_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_117
       (.I0(p_3_in[8]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[8]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[8]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[8]),
        .O(ram_reg_0_i_117_n_0));
  MUXF7 ram_reg_0_i_11__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[3]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[3]),
        .O(addr0[3]),
        .S(ram_reg[0]));
  MUXF7 ram_reg_0_i_12__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[2]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[2]),
        .O(addr0[2]),
        .S(ram_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_130
       (.I0(tmp5_1_reg_1280_reg_n_98),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_98),
        .O(p_3_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_131
       (.I0(tmp5_1_reg_1280_reg_n_99),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_99),
        .O(p_3_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_132
       (.I0(tmp5_1_reg_1280_reg_n_100),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_100),
        .O(p_3_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_133
       (.I0(tmp5_1_reg_1280_reg_n_101),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_101),
        .O(p_3_in[4]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_134
       (.I0(p_3_in[7]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[7]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[7]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[7]),
        .O(ram_reg_0_i_134_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_135
       (.I0(p_3_in[6]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[6]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[6]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[6]),
        .O(ram_reg_0_i_135_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_136
       (.I0(p_3_in[5]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[5]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[5]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[5]),
        .O(ram_reg_0_i_136_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_137
       (.I0(p_3_in[4]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[4]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[4]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[4]),
        .O(ram_reg_0_i_137_n_0));
  MUXF7 ram_reg_0_i_13__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[1]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[1]),
        .O(addr0[1]),
        .S(ram_reg[0]));
  MUXF7 ram_reg_0_i_14__1
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[0]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[0]),
        .O(addr0[0]),
        .S(ram_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15
       (.I0(tmp_128_2_1_reg_1349_reg_n_94),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_63_n_4),
        .O(addr1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_151
       (.I0(tmp5_1_reg_1280_reg_n_102),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_102),
        .O(p_3_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_152
       (.I0(tmp5_1_reg_1280_reg_n_103),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_103),
        .O(p_3_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_153
       (.I0(tmp5_1_reg_1280_reg_n_104),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_104),
        .O(p_3_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_154
       (.I0(tmp5_1_reg_1280_reg_n_105),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_105),
        .O(p_3_in[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_155
       (.I0(p_3_in[3]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[3]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[3]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[3]),
        .O(ram_reg_0_i_155_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_156
       (.I0(p_3_in[2]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[2]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[2]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[2]),
        .O(ram_reg_0_i_156_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_157
       (.I0(p_3_in[1]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[1]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[1]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[1]),
        .O(ram_reg_0_i_157_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_158
       (.I0(p_3_in[0]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0[0]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0[0]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0[0]),
        .O(ram_reg_0_i_158_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16__0
       (.I0(tmp_128_2_1_reg_1349_reg_n_95),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_63_n_5),
        .O(addr1[10]));
  LUT6 #(
    .INIT(64'h0000666600000FF0)) 
    ram_reg_0_i_171
       (.I0(tmp_114_reg_1180_reg__0[11]),
        .I1(tmp5_1_reg_1280_reg_n_94),
        .I2(tmp_127_0_1_cast_reg_1192_reg__0[11]),
        .I3(tmp5_reg_1232_reg_n_94),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_0_i_171_n_0));
  LUT5 #(
    .INIT(32'h005A003C)) 
    ram_reg_0_i_172
       (.I0(tmp_127_0_2_cast_reg_1199_reg__0[11]),
        .I1(tmp_114_reg_1180_reg__0[11]),
        .I2(tmp5_reg_1232_reg_n_94),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_0_i_172_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17__0
       (.I0(tmp_128_2_1_reg_1349_reg_n_96),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_63_n_6),
        .O(addr1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18
       (.I0(tmp_128_2_1_reg_1349_reg_n_97),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_63_n_7),
        .O(addr1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_19
       (.I0(tmp_128_2_1_reg_1349_reg_n_98),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_64_n_4),
        .O(addr1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_20__0
       (.I0(tmp_128_2_1_reg_1349_reg_n_99),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_64_n_5),
        .O(addr1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_21
       (.I0(tmp_128_2_1_reg_1349_reg_n_100),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_64_n_6),
        .O(addr1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_22
       (.I0(tmp_128_2_1_reg_1349_reg_n_101),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_64_n_7),
        .O(addr1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_23
       (.I0(tmp_128_2_1_reg_1349_reg_n_102),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_65_n_4),
        .O(addr1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_24
       (.I0(tmp_128_2_1_reg_1349_reg_n_103),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_65_n_5),
        .O(addr1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_25__0
       (.I0(tmp_128_2_1_reg_1349_reg_n_104),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_65_n_6),
        .O(addr1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_26
       (.I0(tmp_128_2_1_reg_1349_reg_n_105),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_0_i_65_n_7),
        .O(addr1[0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(ce1));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_39
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_67_n_4),
        .I2(tmp_128_2_reg_1344_reg_n_94),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_94),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[11]));
  MUXF7 ram_reg_0_i_3__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[11]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[11]),
        .O(addr0[11]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_41
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_67_n_5),
        .I2(tmp_128_2_reg_1344_reg_n_95),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_95),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_43
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_67_n_6),
        .I2(tmp_128_2_reg_1344_reg_n_96),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_96),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_45
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_67_n_7),
        .I2(tmp_128_2_reg_1344_reg_n_97),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_97),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_47
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_74_n_4),
        .I2(tmp_128_2_reg_1344_reg_n_98),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_98),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_49
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_74_n_5),
        .I2(tmp_128_2_reg_1344_reg_n_99),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_99),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[6]));
  MUXF7 ram_reg_0_i_4__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[10]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[10]),
        .O(addr0[10]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_51
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_74_n_6),
        .I2(tmp_128_2_reg_1344_reg_n_100),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_100),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_53
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_74_n_7),
        .I2(tmp_128_2_reg_1344_reg_n_101),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_101),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_55
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_81_n_4),
        .I2(tmp_128_2_reg_1344_reg_n_102),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_102),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_57
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_81_n_5),
        .I2(tmp_128_2_reg_1344_reg_n_103),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_103),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_59
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_81_n_6),
        .I2(tmp_128_2_reg_1344_reg_n_104),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_104),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[1]));
  MUXF7 ram_reg_0_i_5__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[9]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[9]),
        .O(addr0[9]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_61
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_0_i_81_n_7),
        .I2(tmp_128_2_reg_1344_reg_n_105),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_105),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_63
       (.CI(ram_reg_0_i_64_n_0),
        .CO({NLW_ram_reg_0_i_63_CO_UNCONNECTED[3],ram_reg_0_i_63_n_1,ram_reg_0_i_63_n_2,ram_reg_0_i_63_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[10:8]}),
        .O({ram_reg_0_i_63_n_4,ram_reg_0_i_63_n_5,ram_reg_0_i_63_n_6,ram_reg_0_i_63_n_7}),
        .S({ram_reg_0_i_91_n_0,ram_reg_0_i_92_n_0,ram_reg_0_i_93_n_0,ram_reg_0_i_94_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_64
       (.CI(ram_reg_0_i_65_n_0),
        .CO({ram_reg_0_i_64_n_0,ram_reg_0_i_64_n_1,ram_reg_0_i_64_n_2,ram_reg_0_i_64_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({ram_reg_0_i_64_n_4,ram_reg_0_i_64_n_5,ram_reg_0_i_64_n_6,ram_reg_0_i_64_n_7}),
        .S({ram_reg_0_i_99_n_0,ram_reg_0_i_100_n_0,ram_reg_0_i_101_n_0,ram_reg_0_i_102_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_65
       (.CI(1'b0),
        .CO({ram_reg_0_i_65_n_0,ram_reg_0_i_65_n_1,ram_reg_0_i_65_n_2,ram_reg_0_i_65_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O({ram_reg_0_i_65_n_4,ram_reg_0_i_65_n_5,ram_reg_0_i_65_n_6,ram_reg_0_i_65_n_7}),
        .S({ram_reg_0_i_107_n_0,ram_reg_0_i_108_n_0,ram_reg_0_i_109_n_0,ram_reg_0_i_110_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_67
       (.CI(ram_reg_0_i_74_n_0),
        .CO({NLW_ram_reg_0_i_67_CO_UNCONNECTED[3],ram_reg_0_i_67_n_1,ram_reg_0_i_67_n_2,ram_reg_0_i_67_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_3_in[10:8]}),
        .O({ram_reg_0_i_67_n_4,ram_reg_0_i_67_n_5,ram_reg_0_i_67_n_6,ram_reg_0_i_67_n_7}),
        .S({ram_reg_0_i_114_n_0,ram_reg_0_i_115_n_0,ram_reg_0_i_116_n_0,ram_reg_0_i_117_n_0}));
  MUXF7 ram_reg_0_i_6__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[8]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[8]),
        .O(addr0[8]),
        .S(ram_reg[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_74
       (.CI(ram_reg_0_i_81_n_0),
        .CO({ram_reg_0_i_74_n_0,ram_reg_0_i_74_n_1,ram_reg_0_i_74_n_2,ram_reg_0_i_74_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[7:4]),
        .O({ram_reg_0_i_74_n_4,ram_reg_0_i_74_n_5,ram_reg_0_i_74_n_6,ram_reg_0_i_74_n_7}),
        .S({ram_reg_0_i_134_n_0,ram_reg_0_i_135_n_0,ram_reg_0_i_136_n_0,ram_reg_0_i_137_n_0}));
  MUXF7 ram_reg_0_i_7__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[7]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[7]),
        .O(addr0[7]),
        .S(ram_reg[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_81
       (.CI(1'b0),
        .CO({ram_reg_0_i_81_n_0,ram_reg_0_i_81_n_1,ram_reg_0_i_81_n_2,ram_reg_0_i_81_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[3:0]),
        .O({ram_reg_0_i_81_n_4,ram_reg_0_i_81_n_5,ram_reg_0_i_81_n_6,ram_reg_0_i_81_n_7}),
        .S({ram_reg_0_i_155_n_0,ram_reg_0_i_156_n_0,ram_reg_0_i_157_n_0,ram_reg_0_i_158_n_0}));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_88
       (.I0(tmp5_1_reg_1280_reg_n_95),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_89
       (.I0(tmp5_1_reg_1280_reg_n_96),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[9]),
        .O(p_1_in[9]));
  MUXF7 ram_reg_0_i_8__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[6]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[6]),
        .O(addr0[6]),
        .S(ram_reg[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_90
       (.I0(tmp5_1_reg_1280_reg_n_97),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_0_i_91
       (.I0(ram_reg_0_i_171_n_0),
        .I1(tmp5_1_reg_1280_reg_n_94),
        .I2(tmp_127_0_2_cast_reg_1199_reg__0[11]),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_0_i_91_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_92
       (.I0(p_1_in[10]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[10]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[10]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_95),
        .O(ram_reg_0_i_92_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_93
       (.I0(p_1_in[9]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[9]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[9]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_96),
        .O(ram_reg_0_i_93_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_94
       (.I0(p_1_in[8]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[8]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[8]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_97),
        .O(ram_reg_0_i_94_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_95
       (.I0(tmp5_1_reg_1280_reg_n_98),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_96
       (.I0(tmp5_1_reg_1280_reg_n_99),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_97
       (.I0(tmp5_1_reg_1280_reg_n_100),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_0_i_98
       (.I0(tmp5_1_reg_1280_reg_n_101),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_0_i_99
       (.I0(p_1_in[7]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0[7]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0[7]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_98),
        .O(ram_reg_0_i_99_n_0));
  MUXF7 ram_reg_0_i_9__0
       (.I0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0[5]),
        .I1(grp_padding2d_fix16_3_fu_587_output_r_address0[5]),
        .O(addr0[5]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[2]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[2]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_103),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_11__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[1]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[1]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_104),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_12__4
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[0]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[0]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_13__2
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_138_2_2_fu_966_p2[15]),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_14__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[14] ),
        .I1(tmp_138_2_2_fu_966_p2[14]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_15__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[13] ),
        .I1(tmp_138_2_2_fu_966_p2[13]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_16__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[12] ),
        .I1(tmp_138_2_2_fu_966_p2[12]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_17__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[11] ),
        .I1(tmp_138_2_2_fu_966_p2[11]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_18__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[10] ),
        .I1(tmp_138_2_2_fu_966_p2[10]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_19__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[9] ),
        .I1(tmp_138_2_2_fu_966_p2[9]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[9]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_1__8
       (.I0(ram_reg_1),
        .I1(ram_reg[3]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_31__0_n_0),
        .I4(ram_reg[2]),
        .O(Conv2D_1_array_ce0));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_20__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[8] ),
        .I1(tmp_138_2_2_fu_966_p2[8]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_21__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[7] ),
        .I1(tmp_138_2_2_fu_966_p2[7]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_22__2
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[6] ),
        .I1(tmp_138_2_2_fu_966_p2[6]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_23__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[5] ),
        .I1(tmp_138_2_2_fu_966_p2[5]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_24__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[4] ),
        .I1(tmp_138_2_2_fu_966_p2[4]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_25__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[3] ),
        .I1(tmp_138_2_2_fu_966_p2[3]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_26__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[2] ),
        .I1(tmp_138_2_2_fu_966_p2[2]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_27
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[1] ),
        .I1(tmp_138_2_2_fu_966_p2[1]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_28__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[0] ),
        .I1(tmp_138_2_2_fu_966_p2[0]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_i_29__3
       (.I0(ram_reg[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_i_39_n_2),
        .O(WEA));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_2__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[10]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[10]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_95),
        .O(ADDRARDADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_31__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state17),
        .O(ram_reg_i_31__0_n_0));
  CARRY4 ram_reg_i_35__0
       (.CI(ram_reg_i_36__0_n_0),
        .CO({NLW_ram_reg_i_35__0_CO_UNCONNECTED[3],ram_reg_i_35__0_n_1,ram_reg_i_35__0_n_2,ram_reg_i_35__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_i_42__0_n_0,ram_reg_i_43__0_n_0,ram_reg_i_44__0_n_0}),
        .O(tmp_138_2_2_fu_966_p2[15:12]),
        .S({ram_reg_i_45__0_n_0,ram_reg_i_46__0_n_0,ram_reg_i_47__0_n_0,ram_reg_i_48__0_n_0}));
  CARRY4 ram_reg_i_36__0
       (.CI(ram_reg_i_37_n_0),
        .CO({ram_reg_i_36__0_n_0,ram_reg_i_36__0_n_1,ram_reg_i_36__0_n_2,ram_reg_i_36__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_49__0_n_0,ram_reg_i_50__0_n_0,ram_reg_i_51__0_n_0,ram_reg_i_52__0_n_0}),
        .O(tmp_138_2_2_fu_966_p2[11:8]),
        .S({ram_reg_i_53__0_n_0,ram_reg_i_54__0_n_0,ram_reg_i_55__0_n_0,ram_reg_i_56__0_n_0}));
  CARRY4 ram_reg_i_37
       (.CI(ram_reg_i_38_n_0),
        .CO({ram_reg_i_37_n_0,ram_reg_i_37_n_1,ram_reg_i_37_n_2,ram_reg_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_57__0_n_0,ram_reg_i_58__0_n_0,ram_reg_i_59__0_n_0,ram_reg_i_60__0_n_0}),
        .O(tmp_138_2_2_fu_966_p2[7:4]),
        .S({ram_reg_i_61__0_n_0,ram_reg_i_62__1_n_0,ram_reg_i_63__1_n_0,ram_reg_i_64__0_n_0}));
  CARRY4 ram_reg_i_38
       (.CI(1'b0),
        .CO({ram_reg_i_38_n_0,ram_reg_i_38_n_1,ram_reg_i_38_n_2,ram_reg_i_38_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_65__0_n_0,ram_reg_i_66__0_n_0,ram_reg_i_67_n_0,1'b0}),
        .O(tmp_138_2_2_fu_966_p2[3:0]),
        .S({ram_reg_i_68_n_0,ram_reg_i_69_n_0,ram_reg_i_70__0_n_0,ram_reg_i_71__0_n_0}));
  CARRY4 ram_reg_i_39
       (.CI(ram_reg_i_72_n_0),
        .CO({NLW_ram_reg_i_39_CO_UNCONNECTED[3:2],ram_reg_i_39_n_2,ram_reg_i_39_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_39_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_73_n_0,ram_reg_i_74_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[9]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[9]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_96),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_42__0
       (.I0(tmp8_reg_1439[13]),
        .I1(tmp2_reg_1434[13]),
        .I2(tmp6_reg_1414[13]),
        .O(ram_reg_i_42__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_43__0
       (.I0(tmp8_reg_1439[12]),
        .I1(tmp2_reg_1434[12]),
        .I2(tmp6_reg_1414[12]),
        .O(ram_reg_i_43__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_44__0
       (.I0(tmp8_reg_1439[11]),
        .I1(tmp2_reg_1434[11]),
        .I2(tmp6_reg_1414[11]),
        .O(ram_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'h3CC369966996C33C)) 
    ram_reg_i_45__0
       (.I0(tmp8_reg_1439[14]),
        .I1(tmp6_reg_1414[15]),
        .I2(tmp2_reg_1434[15]),
        .I3(tmp8_reg_1439[15]),
        .I4(tmp2_reg_1434[14]),
        .I5(tmp6_reg_1414[14]),
        .O(ram_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_46__0
       (.I0(tmp6_reg_1414[13]),
        .I1(tmp2_reg_1434[13]),
        .I2(tmp8_reg_1439[13]),
        .I3(tmp6_reg_1414[14]),
        .I4(tmp2_reg_1434[14]),
        .I5(tmp8_reg_1439[14]),
        .O(ram_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_47__0
       (.I0(tmp6_reg_1414[12]),
        .I1(tmp2_reg_1434[12]),
        .I2(tmp8_reg_1439[12]),
        .I3(tmp6_reg_1414[13]),
        .I4(tmp2_reg_1434[13]),
        .I5(tmp8_reg_1439[13]),
        .O(ram_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_48__0
       (.I0(tmp6_reg_1414[11]),
        .I1(tmp2_reg_1434[11]),
        .I2(tmp8_reg_1439[11]),
        .I3(tmp6_reg_1414[12]),
        .I4(tmp2_reg_1434[12]),
        .I5(tmp8_reg_1439[12]),
        .O(ram_reg_i_48__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_49__0
       (.I0(tmp8_reg_1439[10]),
        .I1(tmp2_reg_1434[10]),
        .I2(tmp6_reg_1414[10]),
        .O(ram_reg_i_49__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[8]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[8]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_97),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_50__0
       (.I0(tmp8_reg_1439[9]),
        .I1(tmp2_reg_1434[9]),
        .I2(tmp6_reg_1414[9]),
        .O(ram_reg_i_50__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_51__0
       (.I0(tmp8_reg_1439[8]),
        .I1(tmp2_reg_1434[8]),
        .I2(tmp6_reg_1414[8]),
        .O(ram_reg_i_51__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_52__0
       (.I0(tmp8_reg_1439[7]),
        .I1(tmp2_reg_1434[7]),
        .I2(tmp6_reg_1414[7]),
        .O(ram_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_53__0
       (.I0(tmp6_reg_1414[10]),
        .I1(tmp2_reg_1434[10]),
        .I2(tmp8_reg_1439[10]),
        .I3(tmp6_reg_1414[11]),
        .I4(tmp2_reg_1434[11]),
        .I5(tmp8_reg_1439[11]),
        .O(ram_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_54__0
       (.I0(tmp6_reg_1414[9]),
        .I1(tmp2_reg_1434[9]),
        .I2(tmp8_reg_1439[9]),
        .I3(tmp6_reg_1414[10]),
        .I4(tmp2_reg_1434[10]),
        .I5(tmp8_reg_1439[10]),
        .O(ram_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_55__0
       (.I0(tmp6_reg_1414[8]),
        .I1(tmp2_reg_1434[8]),
        .I2(tmp8_reg_1439[8]),
        .I3(tmp6_reg_1414[9]),
        .I4(tmp2_reg_1434[9]),
        .I5(tmp8_reg_1439[9]),
        .O(ram_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_56__0
       (.I0(tmp6_reg_1414[7]),
        .I1(tmp2_reg_1434[7]),
        .I2(tmp8_reg_1439[7]),
        .I3(tmp6_reg_1414[8]),
        .I4(tmp2_reg_1434[8]),
        .I5(tmp8_reg_1439[8]),
        .O(ram_reg_i_56__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_57__0
       (.I0(tmp8_reg_1439[6]),
        .I1(tmp2_reg_1434[6]),
        .I2(tmp6_reg_1414[6]),
        .O(ram_reg_i_57__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_58__0
       (.I0(tmp8_reg_1439[5]),
        .I1(tmp2_reg_1434[5]),
        .I2(tmp6_reg_1414[5]),
        .O(ram_reg_i_58__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_59__0
       (.I0(tmp8_reg_1439[4]),
        .I1(tmp2_reg_1434[4]),
        .I2(tmp6_reg_1414[4]),
        .O(ram_reg_i_59__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[7]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[7]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_98),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_60__0
       (.I0(tmp8_reg_1439[3]),
        .I1(tmp2_reg_1434[3]),
        .I2(tmp6_reg_1414[3]),
        .O(ram_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_61__0
       (.I0(tmp6_reg_1414[6]),
        .I1(tmp2_reg_1434[6]),
        .I2(tmp8_reg_1439[6]),
        .I3(tmp6_reg_1414[7]),
        .I4(tmp2_reg_1434[7]),
        .I5(tmp8_reg_1439[7]),
        .O(ram_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_62__1
       (.I0(tmp6_reg_1414[5]),
        .I1(tmp2_reg_1434[5]),
        .I2(tmp8_reg_1439[5]),
        .I3(tmp6_reg_1414[6]),
        .I4(tmp2_reg_1434[6]),
        .I5(tmp8_reg_1439[6]),
        .O(ram_reg_i_62__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_63__1
       (.I0(tmp6_reg_1414[4]),
        .I1(tmp2_reg_1434[4]),
        .I2(tmp8_reg_1439[4]),
        .I3(tmp6_reg_1414[5]),
        .I4(tmp2_reg_1434[5]),
        .I5(tmp8_reg_1439[5]),
        .O(ram_reg_i_63__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_64__0
       (.I0(tmp6_reg_1414[3]),
        .I1(tmp2_reg_1434[3]),
        .I2(tmp8_reg_1439[3]),
        .I3(tmp6_reg_1414[4]),
        .I4(tmp2_reg_1434[4]),
        .I5(tmp8_reg_1439[4]),
        .O(ram_reg_i_64__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_65__0
       (.I0(tmp8_reg_1439[2]),
        .I1(tmp2_reg_1434[2]),
        .I2(tmp6_reg_1414[2]),
        .O(ram_reg_i_65__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_66__0
       (.I0(tmp8_reg_1439[1]),
        .I1(tmp2_reg_1434[1]),
        .I2(tmp6_reg_1414[1]),
        .O(ram_reg_i_66__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_67
       (.I0(tmp2_reg_1434[0]),
        .I1(tmp6_reg_1414[0]),
        .I2(tmp8_reg_1439[0]),
        .O(ram_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_68
       (.I0(tmp6_reg_1414[2]),
        .I1(tmp2_reg_1434[2]),
        .I2(tmp8_reg_1439[2]),
        .I3(tmp6_reg_1414[3]),
        .I4(tmp2_reg_1434[3]),
        .I5(tmp8_reg_1439[3]),
        .O(ram_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_69
       (.I0(tmp6_reg_1414[1]),
        .I1(tmp2_reg_1434[1]),
        .I2(tmp8_reg_1439[1]),
        .I3(tmp6_reg_1414[2]),
        .I4(tmp2_reg_1434[2]),
        .I5(tmp8_reg_1439[2]),
        .O(ram_reg_i_69_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[6]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[6]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_99),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_70__0
       (.I0(tmp8_reg_1439[0]),
        .I1(tmp6_reg_1414[0]),
        .I2(tmp2_reg_1434[0]),
        .I3(tmp6_reg_1414[1]),
        .I4(tmp2_reg_1434[1]),
        .I5(tmp8_reg_1439[1]),
        .O(ram_reg_i_70__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_71__0
       (.I0(tmp8_reg_1439[0]),
        .I1(tmp2_reg_1434[0]),
        .I2(tmp6_reg_1414[0]),
        .O(ram_reg_i_71__0_n_0));
  CARRY4 ram_reg_i_72
       (.CI(1'b0),
        .CO({ram_reg_i_72_n_0,ram_reg_i_72_n_1,ram_reg_i_72_n_2,ram_reg_i_72_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_72_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_75_n_0,ram_reg_i_76_n_0,ram_reg_i_77_n_0,ram_reg_i_78__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_73
       (.I0(out_w_reg_337[15]),
        .O(ram_reg_i_73_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_74
       (.I0(out_w_reg_337[14]),
        .I1(out_w_reg_337[13]),
        .I2(out_w_reg_337[12]),
        .O(ram_reg_i_74_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_75
       (.I0(out_w_reg_337[11]),
        .I1(out_w_reg_337[10]),
        .I2(out_w_reg_337[9]),
        .O(ram_reg_i_75_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_76
       (.I0(out_w_reg_337[8]),
        .I1(out_w_reg_337[7]),
        .I2(out_w_reg_337[6]),
        .O(ram_reg_i_76_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_i_77
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[4]),
        .I2(out_w_reg_337[3]),
        .O(ram_reg_i_77_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_78__1
       (.I0(out_w_reg_337[2]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[0]),
        .O(ram_reg_i_78__1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[5]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[5]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[4]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[4]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9__2
       (.I0(grp_max_pooling2d_fix16_fu_639_input_r_address0[3]),
        .I1(ram_reg[3]),
        .I2(Conv2D_1_array_addr_reg_1187[3]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(tmp_115_fu_484_p2_n_102),
        .O(ADDRARDADDR[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_2 
       (.I0(\tmp_40_reg_1314_reg[14]_0 [14]),
        .I1(DOADO[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_3 
       (.I0(\tmp_40_reg_1314_reg[14]_0 [14]),
        .I1(DOADO[13]),
        .O(S[0]));
  FDRE \tmp2_reg_1434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [0]),
        .Q(tmp2_reg_1434[0]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [10]),
        .Q(tmp2_reg_1434[10]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [11]),
        .Q(tmp2_reg_1434[11]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [12]),
        .Q(tmp2_reg_1434[12]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [13]),
        .Q(tmp2_reg_1434[13]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [14]),
        .Q(tmp2_reg_1434[14]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [15]),
        .Q(tmp2_reg_1434[15]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [1]),
        .Q(tmp2_reg_1434[1]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [2]),
        .Q(tmp2_reg_1434[2]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [3]),
        .Q(tmp2_reg_1434[3]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [4]),
        .Q(tmp2_reg_1434[4]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [5]),
        .Q(tmp2_reg_1434[5]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [6]),
        .Q(tmp2_reg_1434[6]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [7]),
        .Q(tmp2_reg_1434[7]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [8]),
        .Q(tmp2_reg_1434[8]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [9]),
        .Q(tmp2_reg_1434[9]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_3_n_7),
        .Q(tmp4_reg_1225[0]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_1_n_5),
        .Q(tmp4_reg_1225[10]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_1_n_4),
        .Q(tmp4_reg_1225[11]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_3_n_6),
        .Q(tmp4_reg_1225[1]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_3_n_5),
        .Q(tmp4_reg_1225[2]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_3_n_4),
        .Q(tmp4_reg_1225[3]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_2_n_7),
        .Q(tmp4_reg_1225[4]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_2_n_6),
        .Q(tmp4_reg_1225[5]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_2_n_5),
        .Q(tmp4_reg_1225[6]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_2_n_4),
        .Q(tmp4_reg_1225[7]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_1_n_7),
        .Q(tmp4_reg_1225[8]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp5_reg_1232_reg_i_1_n_6),
        .Q(tmp4_reg_1225[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_1_reg_1280_reg
       (.A({tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_6,tmp5_1_reg_1280_reg_i_1_n_7,tmp5_1_reg_1280_reg_i_2_n_4,tmp5_1_reg_1280_reg_i_2_n_5,tmp5_1_reg_1280_reg_i_2_n_6,tmp5_1_reg_1280_reg_i_2_n_7,tmp5_1_reg_1280_reg_i_3_n_4,tmp5_1_reg_1280_reg_i_3_n_5,tmp5_1_reg_1280_reg_i_3_n_6,tmp5_1_reg_1280_reg_i_3_n_7,tmp5_1_reg_1280_reg_i_4_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_1_reg_1280_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_1_reg_1280_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_1_reg_1280_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_1_reg_1280_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_1_reg_1280_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_1_reg_1280_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_1_reg_1280_reg_P_UNCONNECTED[47:12],tmp5_1_reg_1280_reg_n_94,tmp5_1_reg_1280_reg_n_95,tmp5_1_reg_1280_reg_n_96,tmp5_1_reg_1280_reg_n_97,tmp5_1_reg_1280_reg_n_98,tmp5_1_reg_1280_reg_n_99,tmp5_1_reg_1280_reg_n_100,tmp5_1_reg_1280_reg_n_101,tmp5_1_reg_1280_reg_n_102,tmp5_1_reg_1280_reg_n_103,tmp5_1_reg_1280_reg_n_104,tmp5_1_reg_1280_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_1_reg_1280_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_1_reg_1280_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_1_reg_1280_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_1_reg_1280_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_1_reg_1280_reg_i_1
       (.CI(tmp5_1_reg_1280_reg_i_2_n_0),
        .CO({NLW_tmp5_1_reg_1280_reg_i_1_CO_UNCONNECTED[3:2],tmp5_1_reg_1280_reg_i_1_n_2,tmp5_1_reg_1280_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp5_1_reg_1280_reg_i_1_O_UNCONNECTED[3],tmp5_1_reg_1280_reg_i_1_n_5,tmp5_1_reg_1280_reg_i_1_n_6,tmp5_1_reg_1280_reg_i_1_n_7}),
        .S({1'b0,tmp4_reg_1225[11:9]}));
  CARRY4 tmp5_1_reg_1280_reg_i_2
       (.CI(tmp5_1_reg_1280_reg_i_3_n_0),
        .CO({tmp5_1_reg_1280_reg_i_2_n_0,tmp5_1_reg_1280_reg_i_2_n_1,tmp5_1_reg_1280_reg_i_2_n_2,tmp5_1_reg_1280_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1280_reg_i_2_n_4,tmp5_1_reg_1280_reg_i_2_n_5,tmp5_1_reg_1280_reg_i_2_n_6,tmp5_1_reg_1280_reg_i_2_n_7}),
        .S(tmp4_reg_1225[8:5]));
  CARRY4 tmp5_1_reg_1280_reg_i_3
       (.CI(1'b0),
        .CO({tmp5_1_reg_1280_reg_i_3_n_0,tmp5_1_reg_1280_reg_i_3_n_1,tmp5_1_reg_1280_reg_i_3_n_2,tmp5_1_reg_1280_reg_i_3_n_3}),
        .CYINIT(tmp4_reg_1225[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1280_reg_i_3_n_4,tmp5_1_reg_1280_reg_i_3_n_5,tmp5_1_reg_1280_reg_i_3_n_6,tmp5_1_reg_1280_reg_i_3_n_7}),
        .S(tmp4_reg_1225[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_1_reg_1280_reg_i_4
       (.I0(tmp4_reg_1225[0]),
        .O(tmp5_1_reg_1280_reg_i_4_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_reg_1232_reg
       (.A({tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_5,tmp5_reg_1232_reg_i_1_n_6,tmp5_reg_1232_reg_i_1_n_7,tmp5_reg_1232_reg_i_2_n_4,tmp5_reg_1232_reg_i_2_n_5,tmp5_reg_1232_reg_i_2_n_6,tmp5_reg_1232_reg_i_2_n_7,tmp5_reg_1232_reg_i_3_n_4,tmp5_reg_1232_reg_i_3_n_5,tmp5_reg_1232_reg_i_3_n_6,tmp5_reg_1232_reg_i_3_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_reg_1232_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_reg_1232_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_reg_1232_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_reg_1232_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_reg_1232_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_reg_1232_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_reg_1232_reg_P_UNCONNECTED[47:12],tmp5_reg_1232_reg_n_94,tmp5_reg_1232_reg_n_95,tmp5_reg_1232_reg_n_96,tmp5_reg_1232_reg_n_97,tmp5_reg_1232_reg_n_98,tmp5_reg_1232_reg_n_99,tmp5_reg_1232_reg_n_100,tmp5_reg_1232_reg_n_101,tmp5_reg_1232_reg_n_102,tmp5_reg_1232_reg_n_103,tmp5_reg_1232_reg_n_104,tmp5_reg_1232_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_reg_1232_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_reg_1232_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_reg_1232_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_reg_1232_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_reg_1232_reg_i_1
       (.CI(tmp5_reg_1232_reg_i_2_n_0),
        .CO({NLW_tmp5_reg_1232_reg_i_1_CO_UNCONNECTED[3],tmp5_reg_1232_reg_i_1_n_1,tmp5_reg_1232_reg_i_1_n_2,tmp5_reg_1232_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_359[10:8]}),
        .O({tmp5_reg_1232_reg_i_1_n_4,tmp5_reg_1232_reg_i_1_n_5,tmp5_reg_1232_reg_i_1_n_6,tmp5_reg_1232_reg_i_1_n_7}),
        .S({tmp5_reg_1232_reg_i_4_n_0,tmp5_reg_1232_reg_i_5_n_0,tmp5_reg_1232_reg_i_6_n_0,tmp5_reg_1232_reg_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_10
       (.I0(phi_mul_reg_359[5]),
        .I1(tmp_113_reg_1157[5]),
        .O(tmp5_reg_1232_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_11
       (.I0(phi_mul_reg_359[4]),
        .I1(tmp_113_reg_1157[4]),
        .O(tmp5_reg_1232_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_12
       (.I0(tmp_113_reg_1157[3]),
        .O(tmp5_reg_1232_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_13
       (.I0(tmp_113_reg_1157[2]),
        .O(tmp5_reg_1232_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_14
       (.I0(tmp_113_reg_1157[1]),
        .O(tmp5_reg_1232_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_15
       (.I0(tmp_113_reg_1157[0]),
        .O(tmp5_reg_1232_reg_i_15_n_0));
  CARRY4 tmp5_reg_1232_reg_i_2
       (.CI(tmp5_reg_1232_reg_i_3_n_0),
        .CO({tmp5_reg_1232_reg_i_2_n_0,tmp5_reg_1232_reg_i_2_n_1,tmp5_reg_1232_reg_i_2_n_2,tmp5_reg_1232_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_359[7:4]),
        .O({tmp5_reg_1232_reg_i_2_n_4,tmp5_reg_1232_reg_i_2_n_5,tmp5_reg_1232_reg_i_2_n_6,tmp5_reg_1232_reg_i_2_n_7}),
        .S({tmp5_reg_1232_reg_i_8_n_0,tmp5_reg_1232_reg_i_9_n_0,tmp5_reg_1232_reg_i_10_n_0,tmp5_reg_1232_reg_i_11_n_0}));
  CARRY4 tmp5_reg_1232_reg_i_3
       (.CI(1'b0),
        .CO({tmp5_reg_1232_reg_i_3_n_0,tmp5_reg_1232_reg_i_3_n_1,tmp5_reg_1232_reg_i_3_n_2,tmp5_reg_1232_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_reg_1232_reg_i_3_n_4,tmp5_reg_1232_reg_i_3_n_5,tmp5_reg_1232_reg_i_3_n_6,tmp5_reg_1232_reg_i_3_n_7}),
        .S({tmp5_reg_1232_reg_i_12_n_0,tmp5_reg_1232_reg_i_13_n_0,tmp5_reg_1232_reg_i_14_n_0,tmp5_reg_1232_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_4
       (.I0(phi_mul_reg_359[11]),
        .I1(tmp_113_reg_1157[11]),
        .O(tmp5_reg_1232_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_5
       (.I0(phi_mul_reg_359[10]),
        .I1(tmp_113_reg_1157[10]),
        .O(tmp5_reg_1232_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_6
       (.I0(phi_mul_reg_359[9]),
        .I1(tmp_113_reg_1157[9]),
        .O(tmp5_reg_1232_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_7
       (.I0(phi_mul_reg_359[8]),
        .I1(tmp_113_reg_1157[8]),
        .O(tmp5_reg_1232_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_8
       (.I0(phi_mul_reg_359[7]),
        .I1(tmp_113_reg_1157[7]),
        .O(tmp5_reg_1232_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_9
       (.I0(phi_mul_reg_359[6]),
        .I1(tmp_113_reg_1157[6]),
        .O(tmp5_reg_1232_reg_i_9_n_0));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_2 
       (.I0(tmp_43_reg_1364[10]),
        .I1(tmp_41_reg_1319[10]),
        .I2(tmp_42_reg_1359[10]),
        .O(\tmp6_reg_1414[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_3 
       (.I0(tmp_43_reg_1364[9]),
        .I1(tmp_41_reg_1319[9]),
        .I2(tmp_42_reg_1359[9]),
        .O(\tmp6_reg_1414[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_4 
       (.I0(tmp_43_reg_1364[8]),
        .I1(tmp_41_reg_1319[8]),
        .I2(tmp_42_reg_1359[8]),
        .O(\tmp6_reg_1414[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_5 
       (.I0(tmp_43_reg_1364[7]),
        .I1(tmp_41_reg_1319[7]),
        .I2(tmp_42_reg_1359[7]),
        .O(\tmp6_reg_1414[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_6 
       (.I0(tmp_43_reg_1364[11]),
        .I1(tmp_41_reg_1319[11]),
        .I2(tmp_42_reg_1359[11]),
        .I3(\tmp6_reg_1414[11]_i_2_n_0 ),
        .O(\tmp6_reg_1414[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_7 
       (.I0(tmp_43_reg_1364[10]),
        .I1(tmp_41_reg_1319[10]),
        .I2(tmp_42_reg_1359[10]),
        .I3(\tmp6_reg_1414[11]_i_3_n_0 ),
        .O(\tmp6_reg_1414[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_8 
       (.I0(tmp_43_reg_1364[9]),
        .I1(tmp_41_reg_1319[9]),
        .I2(tmp_42_reg_1359[9]),
        .I3(\tmp6_reg_1414[11]_i_4_n_0 ),
        .O(\tmp6_reg_1414[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_9 
       (.I0(tmp_43_reg_1364[8]),
        .I1(tmp_41_reg_1319[8]),
        .I2(tmp_42_reg_1359[8]),
        .I3(\tmp6_reg_1414[11]_i_5_n_0 ),
        .O(\tmp6_reg_1414[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_1414[15]_i_2 
       (.I0(tmp_42_reg_1359[14]),
        .I1(tmp_41_reg_1319[14]),
        .I2(tmp_43_reg_1364[14]),
        .O(\tmp6_reg_1414[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[15]_i_3 
       (.I0(tmp_43_reg_1364[12]),
        .I1(tmp_41_reg_1319[12]),
        .I2(tmp_42_reg_1359[12]),
        .O(\tmp6_reg_1414[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[15]_i_4 
       (.I0(tmp_43_reg_1364[11]),
        .I1(tmp_41_reg_1319[11]),
        .I2(tmp_42_reg_1359[11]),
        .O(\tmp6_reg_1414[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \tmp6_reg_1414[15]_i_5 
       (.I0(tmp_42_reg_1359[14]),
        .I1(tmp_43_reg_1364[14]),
        .I2(tmp_41_reg_1319[14]),
        .O(\tmp6_reg_1414[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp6_reg_1414[15]_i_6 
       (.I0(tmp_42_reg_1359[14]),
        .I1(tmp_41_reg_1319[14]),
        .I2(tmp_43_reg_1364[14]),
        .I3(tmp_42_reg_1359[13]),
        .I4(tmp_41_reg_1319[13]),
        .I5(tmp_43_reg_1364[13]),
        .O(\tmp6_reg_1414[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[15]_i_7 
       (.I0(\tmp6_reg_1414[15]_i_3_n_0 ),
        .I1(tmp_41_reg_1319[13]),
        .I2(tmp_43_reg_1364[13]),
        .I3(tmp_42_reg_1359[13]),
        .O(\tmp6_reg_1414[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[15]_i_8 
       (.I0(tmp_43_reg_1364[12]),
        .I1(tmp_41_reg_1319[12]),
        .I2(tmp_42_reg_1359[12]),
        .I3(\tmp6_reg_1414[15]_i_4_n_0 ),
        .O(\tmp6_reg_1414[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[3]_i_2 
       (.I0(tmp_43_reg_1364[2]),
        .I1(tmp_41_reg_1319[2]),
        .I2(tmp_42_reg_1359[2]),
        .O(\tmp6_reg_1414[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[3]_i_3 
       (.I0(tmp_43_reg_1364[1]),
        .I1(tmp_41_reg_1319[1]),
        .I2(tmp_42_reg_1359[1]),
        .O(\tmp6_reg_1414[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[3]_i_4 
       (.I0(tmp_43_reg_1364[0]),
        .I1(tmp_41_reg_1319[0]),
        .I2(tmp_42_reg_1359[0]),
        .O(\tmp6_reg_1414[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[3]_i_5 
       (.I0(tmp_43_reg_1364[3]),
        .I1(tmp_41_reg_1319[3]),
        .I2(tmp_42_reg_1359[3]),
        .I3(\tmp6_reg_1414[3]_i_2_n_0 ),
        .O(\tmp6_reg_1414[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[3]_i_6 
       (.I0(tmp_43_reg_1364[2]),
        .I1(tmp_41_reg_1319[2]),
        .I2(tmp_42_reg_1359[2]),
        .I3(\tmp6_reg_1414[3]_i_3_n_0 ),
        .O(\tmp6_reg_1414[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[3]_i_7 
       (.I0(tmp_43_reg_1364[1]),
        .I1(tmp_41_reg_1319[1]),
        .I2(tmp_42_reg_1359[1]),
        .I3(\tmp6_reg_1414[3]_i_4_n_0 ),
        .O(\tmp6_reg_1414[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_1414[3]_i_8 
       (.I0(tmp_43_reg_1364[0]),
        .I1(tmp_41_reg_1319[0]),
        .I2(tmp_42_reg_1359[0]),
        .O(\tmp6_reg_1414[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_2 
       (.I0(tmp_43_reg_1364[6]),
        .I1(tmp_41_reg_1319[6]),
        .I2(tmp_42_reg_1359[6]),
        .O(\tmp6_reg_1414[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_3 
       (.I0(tmp_43_reg_1364[5]),
        .I1(tmp_41_reg_1319[5]),
        .I2(tmp_42_reg_1359[5]),
        .O(\tmp6_reg_1414[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_4 
       (.I0(tmp_43_reg_1364[4]),
        .I1(tmp_41_reg_1319[4]),
        .I2(tmp_42_reg_1359[4]),
        .O(\tmp6_reg_1414[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_5 
       (.I0(tmp_43_reg_1364[3]),
        .I1(tmp_41_reg_1319[3]),
        .I2(tmp_42_reg_1359[3]),
        .O(\tmp6_reg_1414[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_6 
       (.I0(tmp_43_reg_1364[7]),
        .I1(tmp_41_reg_1319[7]),
        .I2(tmp_42_reg_1359[7]),
        .I3(\tmp6_reg_1414[7]_i_2_n_0 ),
        .O(\tmp6_reg_1414[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_7 
       (.I0(tmp_43_reg_1364[6]),
        .I1(tmp_41_reg_1319[6]),
        .I2(tmp_42_reg_1359[6]),
        .I3(\tmp6_reg_1414[7]_i_3_n_0 ),
        .O(\tmp6_reg_1414[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_8 
       (.I0(tmp_43_reg_1364[5]),
        .I1(tmp_41_reg_1319[5]),
        .I2(tmp_42_reg_1359[5]),
        .I3(\tmp6_reg_1414[7]_i_4_n_0 ),
        .O(\tmp6_reg_1414[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_9 
       (.I0(tmp_43_reg_1364[4]),
        .I1(tmp_41_reg_1319[4]),
        .I2(tmp_42_reg_1359[4]),
        .I3(\tmp6_reg_1414[7]_i_5_n_0 ),
        .O(\tmp6_reg_1414[7]_i_9_n_0 ));
  FDRE \tmp6_reg_1414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[0]),
        .Q(tmp6_reg_1414[0]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[10]),
        .Q(tmp6_reg_1414[10]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[11]),
        .Q(tmp6_reg_1414[11]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[11]_i_1 
       (.CI(\tmp6_reg_1414_reg[7]_i_1_n_0 ),
        .CO({\tmp6_reg_1414_reg[11]_i_1_n_0 ,\tmp6_reg_1414_reg[11]_i_1_n_1 ,\tmp6_reg_1414_reg[11]_i_1_n_2 ,\tmp6_reg_1414_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1414[11]_i_2_n_0 ,\tmp6_reg_1414[11]_i_3_n_0 ,\tmp6_reg_1414[11]_i_4_n_0 ,\tmp6_reg_1414[11]_i_5_n_0 }),
        .O(tmp6_fu_858_p2[11:8]),
        .S({\tmp6_reg_1414[11]_i_6_n_0 ,\tmp6_reg_1414[11]_i_7_n_0 ,\tmp6_reg_1414[11]_i_8_n_0 ,\tmp6_reg_1414[11]_i_9_n_0 }));
  FDRE \tmp6_reg_1414_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[12]),
        .Q(tmp6_reg_1414[12]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[13]),
        .Q(tmp6_reg_1414[13]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[14]),
        .Q(tmp6_reg_1414[14]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[15]),
        .Q(tmp6_reg_1414[15]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[15]_i_1 
       (.CI(\tmp6_reg_1414_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_1414_reg[15]_i_1_CO_UNCONNECTED [3],\tmp6_reg_1414_reg[15]_i_1_n_1 ,\tmp6_reg_1414_reg[15]_i_1_n_2 ,\tmp6_reg_1414_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp6_reg_1414[15]_i_2_n_0 ,\tmp6_reg_1414[15]_i_3_n_0 ,\tmp6_reg_1414[15]_i_4_n_0 }),
        .O(tmp6_fu_858_p2[15:12]),
        .S({\tmp6_reg_1414[15]_i_5_n_0 ,\tmp6_reg_1414[15]_i_6_n_0 ,\tmp6_reg_1414[15]_i_7_n_0 ,\tmp6_reg_1414[15]_i_8_n_0 }));
  FDRE \tmp6_reg_1414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[1]),
        .Q(tmp6_reg_1414[1]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[2]),
        .Q(tmp6_reg_1414[2]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[3]),
        .Q(tmp6_reg_1414[3]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_1414_reg[3]_i_1_n_0 ,\tmp6_reg_1414_reg[3]_i_1_n_1 ,\tmp6_reg_1414_reg[3]_i_1_n_2 ,\tmp6_reg_1414_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1414[3]_i_2_n_0 ,\tmp6_reg_1414[3]_i_3_n_0 ,\tmp6_reg_1414[3]_i_4_n_0 ,1'b0}),
        .O(tmp6_fu_858_p2[3:0]),
        .S({\tmp6_reg_1414[3]_i_5_n_0 ,\tmp6_reg_1414[3]_i_6_n_0 ,\tmp6_reg_1414[3]_i_7_n_0 ,\tmp6_reg_1414[3]_i_8_n_0 }));
  FDRE \tmp6_reg_1414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[4]),
        .Q(tmp6_reg_1414[4]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[5]),
        .Q(tmp6_reg_1414[5]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[6]),
        .Q(tmp6_reg_1414[6]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[7]),
        .Q(tmp6_reg_1414[7]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[7]_i_1 
       (.CI(\tmp6_reg_1414_reg[3]_i_1_n_0 ),
        .CO({\tmp6_reg_1414_reg[7]_i_1_n_0 ,\tmp6_reg_1414_reg[7]_i_1_n_1 ,\tmp6_reg_1414_reg[7]_i_1_n_2 ,\tmp6_reg_1414_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1414[7]_i_2_n_0 ,\tmp6_reg_1414[7]_i_3_n_0 ,\tmp6_reg_1414[7]_i_4_n_0 ,\tmp6_reg_1414[7]_i_5_n_0 }),
        .O(tmp6_fu_858_p2[7:4]),
        .S({\tmp6_reg_1414[7]_i_6_n_0 ,\tmp6_reg_1414[7]_i_7_n_0 ,\tmp6_reg_1414[7]_i_8_n_0 ,\tmp6_reg_1414[7]_i_9_n_0 }));
  FDRE \tmp6_reg_1414_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[8]),
        .Q(tmp6_reg_1414[8]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[9]),
        .Q(tmp6_reg_1414[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_11 
       (.I0(tmp_46_reg_1419[6]),
        .I1(tmp_44_reg_1394[6]),
        .I2(tmp_47_reg_1424[6]),
        .O(\tmp8_reg_1439[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_12 
       (.I0(tmp_46_reg_1419[5]),
        .I1(tmp_44_reg_1394[5]),
        .I2(tmp_47_reg_1424[5]),
        .O(\tmp8_reg_1439[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_13 
       (.I0(tmp_46_reg_1419[4]),
        .I1(tmp_44_reg_1394[4]),
        .I2(tmp_47_reg_1424[4]),
        .O(\tmp8_reg_1439[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_14 
       (.I0(tmp_46_reg_1419[3]),
        .I1(tmp_44_reg_1394[3]),
        .I2(tmp_47_reg_1424[3]),
        .O(\tmp8_reg_1439[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_15 
       (.I0(tmp_46_reg_1419[7]),
        .I1(tmp_44_reg_1394[7]),
        .I2(tmp_47_reg_1424[7]),
        .I3(\tmp8_reg_1439[11]_i_11_n_0 ),
        .O(\tmp8_reg_1439[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_16 
       (.I0(tmp_46_reg_1419[6]),
        .I1(tmp_44_reg_1394[6]),
        .I2(tmp_47_reg_1424[6]),
        .I3(\tmp8_reg_1439[11]_i_12_n_0 ),
        .O(\tmp8_reg_1439[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_17 
       (.I0(tmp_46_reg_1419[5]),
        .I1(tmp_44_reg_1394[5]),
        .I2(tmp_47_reg_1424[5]),
        .I3(\tmp8_reg_1439[11]_i_13_n_0 ),
        .O(\tmp8_reg_1439[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_18 
       (.I0(tmp_46_reg_1419[4]),
        .I1(tmp_44_reg_1394[4]),
        .I2(tmp_47_reg_1424[4]),
        .I3(\tmp8_reg_1439[11]_i_14_n_0 ),
        .O(\tmp8_reg_1439[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_2 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_5 ),
        .I1(tmp_45_reg_1399[10]),
        .I2(tmp_48_reg_1429[10]),
        .O(\tmp8_reg_1439[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_3 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_6 ),
        .I1(tmp_45_reg_1399[9]),
        .I2(tmp_48_reg_1429[9]),
        .O(\tmp8_reg_1439[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_4 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_7 ),
        .I1(tmp_45_reg_1399[8]),
        .I2(tmp_48_reg_1429[8]),
        .O(\tmp8_reg_1439[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_5 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_4 ),
        .I1(tmp_45_reg_1399[7]),
        .I2(tmp_48_reg_1429[7]),
        .O(\tmp8_reg_1439[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_6 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_4 ),
        .I1(tmp_45_reg_1399[11]),
        .I2(tmp_48_reg_1429[11]),
        .I3(\tmp8_reg_1439[11]_i_2_n_0 ),
        .O(\tmp8_reg_1439[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_7 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_5 ),
        .I1(tmp_45_reg_1399[10]),
        .I2(tmp_48_reg_1429[10]),
        .I3(\tmp8_reg_1439[11]_i_3_n_0 ),
        .O(\tmp8_reg_1439[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_8 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_6 ),
        .I1(tmp_45_reg_1399[9]),
        .I2(tmp_48_reg_1429[9]),
        .I3(\tmp8_reg_1439[11]_i_4_n_0 ),
        .O(\tmp8_reg_1439[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_9 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_7 ),
        .I1(tmp_45_reg_1399[8]),
        .I2(tmp_48_reg_1429[8]),
        .I3(\tmp8_reg_1439[11]_i_5_n_0 ),
        .O(\tmp8_reg_1439[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1439[15]_i_11 
       (.I0(tmp_47_reg_1424[14]),
        .I1(tmp_44_reg_1394[14]),
        .I2(tmp_46_reg_1419[14]),
        .O(\tmp8_reg_1439[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_12 
       (.I0(tmp_46_reg_1419[12]),
        .I1(tmp_44_reg_1394[12]),
        .I2(tmp_47_reg_1424[12]),
        .O(\tmp8_reg_1439[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_13 
       (.I0(tmp_46_reg_1419[11]),
        .I1(tmp_44_reg_1394[11]),
        .I2(tmp_47_reg_1424[11]),
        .O(\tmp8_reg_1439[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \tmp8_reg_1439[15]_i_14 
       (.I0(tmp_47_reg_1424[14]),
        .I1(tmp_46_reg_1419[14]),
        .I2(tmp_44_reg_1394[14]),
        .O(\tmp8_reg_1439[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp8_reg_1439[15]_i_15 
       (.I0(tmp_47_reg_1424[14]),
        .I1(tmp_44_reg_1394[14]),
        .I2(tmp_46_reg_1419[14]),
        .I3(tmp_47_reg_1424[13]),
        .I4(tmp_44_reg_1394[13]),
        .I5(tmp_46_reg_1419[13]),
        .O(\tmp8_reg_1439[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_16 
       (.I0(\tmp8_reg_1439[15]_i_12_n_0 ),
        .I1(tmp_44_reg_1394[13]),
        .I2(tmp_46_reg_1419[13]),
        .I3(tmp_47_reg_1424[13]),
        .O(\tmp8_reg_1439[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_17 
       (.I0(tmp_46_reg_1419[12]),
        .I1(tmp_44_reg_1394[12]),
        .I2(tmp_47_reg_1424[12]),
        .I3(\tmp8_reg_1439[15]_i_13_n_0 ),
        .O(\tmp8_reg_1439[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_18 
       (.I0(tmp_46_reg_1419[10]),
        .I1(tmp_44_reg_1394[10]),
        .I2(tmp_47_reg_1424[10]),
        .O(\tmp8_reg_1439[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_19 
       (.I0(tmp_46_reg_1419[9]),
        .I1(tmp_44_reg_1394[9]),
        .I2(tmp_47_reg_1424[9]),
        .O(\tmp8_reg_1439[15]_i_19_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_2 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_6 ),
        .I1(tmp_45_reg_1399[13]),
        .I2(tmp_48_reg_1429[13]),
        .O(\tmp8_reg_1439[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_20 
       (.I0(tmp_46_reg_1419[8]),
        .I1(tmp_44_reg_1394[8]),
        .I2(tmp_47_reg_1424[8]),
        .O(\tmp8_reg_1439[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_21 
       (.I0(tmp_46_reg_1419[7]),
        .I1(tmp_44_reg_1394[7]),
        .I2(tmp_47_reg_1424[7]),
        .O(\tmp8_reg_1439[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_22 
       (.I0(tmp_46_reg_1419[11]),
        .I1(tmp_44_reg_1394[11]),
        .I2(tmp_47_reg_1424[11]),
        .I3(\tmp8_reg_1439[15]_i_18_n_0 ),
        .O(\tmp8_reg_1439[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_23 
       (.I0(tmp_46_reg_1419[10]),
        .I1(tmp_44_reg_1394[10]),
        .I2(tmp_47_reg_1424[10]),
        .I3(\tmp8_reg_1439[15]_i_19_n_0 ),
        .O(\tmp8_reg_1439[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_24 
       (.I0(tmp_46_reg_1419[9]),
        .I1(tmp_44_reg_1394[9]),
        .I2(tmp_47_reg_1424[9]),
        .I3(\tmp8_reg_1439[15]_i_20_n_0 ),
        .O(\tmp8_reg_1439[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_25 
       (.I0(tmp_46_reg_1419[8]),
        .I1(tmp_44_reg_1394[8]),
        .I2(tmp_47_reg_1424[8]),
        .I3(\tmp8_reg_1439[15]_i_21_n_0 ),
        .O(\tmp8_reg_1439[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_3 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_7 ),
        .I1(tmp_45_reg_1399[12]),
        .I2(tmp_48_reg_1429[12]),
        .O(\tmp8_reg_1439[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_4 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_4 ),
        .I1(tmp_45_reg_1399[11]),
        .I2(tmp_48_reg_1429[11]),
        .O(\tmp8_reg_1439[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_6 
       (.I0(\tmp8_reg_1439[15]_i_2_n_0 ),
        .I1(tmp_45_reg_1399[14]),
        .I2(\tmp8_reg_1439_reg[15]_i_9_n_5 ),
        .I3(tmp_48_reg_1429[14]),
        .O(\tmp8_reg_1439[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_7 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_6 ),
        .I1(tmp_45_reg_1399[13]),
        .I2(tmp_48_reg_1429[13]),
        .I3(\tmp8_reg_1439[15]_i_3_n_0 ),
        .O(\tmp8_reg_1439[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_8 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_7 ),
        .I1(tmp_45_reg_1399[12]),
        .I2(tmp_48_reg_1429[12]),
        .I3(\tmp8_reg_1439[15]_i_4_n_0 ),
        .O(\tmp8_reg_1439[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[3]_i_2 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_5 ),
        .I1(tmp_45_reg_1399[2]),
        .I2(tmp_48_reg_1429[2]),
        .O(\tmp8_reg_1439[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[3]_i_3 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_6 ),
        .I1(tmp_45_reg_1399[1]),
        .I2(tmp_48_reg_1429[1]),
        .O(\tmp8_reg_1439[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[3]_i_4 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_7 ),
        .I1(tmp_45_reg_1399[0]),
        .I2(tmp_48_reg_1429[0]),
        .O(\tmp8_reg_1439[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[3]_i_5 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_4 ),
        .I1(tmp_45_reg_1399[3]),
        .I2(tmp_48_reg_1429[3]),
        .I3(\tmp8_reg_1439[3]_i_2_n_0 ),
        .O(\tmp8_reg_1439[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[3]_i_6 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_5 ),
        .I1(tmp_45_reg_1399[2]),
        .I2(tmp_48_reg_1429[2]),
        .I3(\tmp8_reg_1439[3]_i_3_n_0 ),
        .O(\tmp8_reg_1439[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[3]_i_7 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_6 ),
        .I1(tmp_45_reg_1399[1]),
        .I2(tmp_48_reg_1429[1]),
        .I3(\tmp8_reg_1439[3]_i_4_n_0 ),
        .O(\tmp8_reg_1439[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1439[3]_i_8 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_7 ),
        .I1(tmp_45_reg_1399[0]),
        .I2(tmp_48_reg_1429[0]),
        .O(\tmp8_reg_1439[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_11 
       (.I0(tmp_46_reg_1419[2]),
        .I1(tmp_44_reg_1394[2]),
        .I2(tmp_47_reg_1424[2]),
        .O(\tmp8_reg_1439[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_12 
       (.I0(tmp_46_reg_1419[1]),
        .I1(tmp_44_reg_1394[1]),
        .I2(tmp_47_reg_1424[1]),
        .O(\tmp8_reg_1439[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_13 
       (.I0(tmp_46_reg_1419[0]),
        .I1(tmp_44_reg_1394[0]),
        .I2(tmp_47_reg_1424[0]),
        .O(\tmp8_reg_1439[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_14 
       (.I0(tmp_46_reg_1419[3]),
        .I1(tmp_44_reg_1394[3]),
        .I2(tmp_47_reg_1424[3]),
        .I3(\tmp8_reg_1439[7]_i_11_n_0 ),
        .O(\tmp8_reg_1439[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_15 
       (.I0(tmp_46_reg_1419[2]),
        .I1(tmp_44_reg_1394[2]),
        .I2(tmp_47_reg_1424[2]),
        .I3(\tmp8_reg_1439[7]_i_12_n_0 ),
        .O(\tmp8_reg_1439[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_16 
       (.I0(tmp_46_reg_1419[1]),
        .I1(tmp_44_reg_1394[1]),
        .I2(tmp_47_reg_1424[1]),
        .I3(\tmp8_reg_1439[7]_i_13_n_0 ),
        .O(\tmp8_reg_1439[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1439[7]_i_17 
       (.I0(tmp_46_reg_1419[0]),
        .I1(tmp_44_reg_1394[0]),
        .I2(tmp_47_reg_1424[0]),
        .O(\tmp8_reg_1439[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_2 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_5 ),
        .I1(tmp_45_reg_1399[6]),
        .I2(tmp_48_reg_1429[6]),
        .O(\tmp8_reg_1439[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_3 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_6 ),
        .I1(tmp_45_reg_1399[5]),
        .I2(tmp_48_reg_1429[5]),
        .O(\tmp8_reg_1439[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_4 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_7 ),
        .I1(tmp_45_reg_1399[4]),
        .I2(tmp_48_reg_1429[4]),
        .O(\tmp8_reg_1439[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_5 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_4 ),
        .I1(tmp_45_reg_1399[3]),
        .I2(tmp_48_reg_1429[3]),
        .O(\tmp8_reg_1439[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_6 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_4 ),
        .I1(tmp_45_reg_1399[7]),
        .I2(tmp_48_reg_1429[7]),
        .I3(\tmp8_reg_1439[7]_i_2_n_0 ),
        .O(\tmp8_reg_1439[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_7 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_5 ),
        .I1(tmp_45_reg_1399[6]),
        .I2(tmp_48_reg_1429[6]),
        .I3(\tmp8_reg_1439[7]_i_3_n_0 ),
        .O(\tmp8_reg_1439[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_8 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_6 ),
        .I1(tmp_45_reg_1399[5]),
        .I2(tmp_48_reg_1429[5]),
        .I3(\tmp8_reg_1439[7]_i_4_n_0 ),
        .O(\tmp8_reg_1439[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_9 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_7 ),
        .I1(tmp_45_reg_1399[4]),
        .I2(tmp_48_reg_1429[4]),
        .I3(\tmp8_reg_1439[7]_i_5_n_0 ),
        .O(\tmp8_reg_1439[7]_i_9_n_0 ));
  FDRE \tmp8_reg_1439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[0]),
        .Q(tmp8_reg_1439[0]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[10]),
        .Q(tmp8_reg_1439[10]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[11]),
        .Q(tmp8_reg_1439[11]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[11]_i_1 
       (.CI(\tmp8_reg_1439_reg[7]_i_1_n_0 ),
        .CO({\tmp8_reg_1439_reg[11]_i_1_n_0 ,\tmp8_reg_1439_reg[11]_i_1_n_1 ,\tmp8_reg_1439_reg[11]_i_1_n_2 ,\tmp8_reg_1439_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[11]_i_2_n_0 ,\tmp8_reg_1439[11]_i_3_n_0 ,\tmp8_reg_1439[11]_i_4_n_0 ,\tmp8_reg_1439[11]_i_5_n_0 }),
        .O(tmp8_fu_956_p2[11:8]),
        .S({\tmp8_reg_1439[11]_i_6_n_0 ,\tmp8_reg_1439[11]_i_7_n_0 ,\tmp8_reg_1439[11]_i_8_n_0 ,\tmp8_reg_1439[11]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[11]_i_10 
       (.CI(\tmp8_reg_1439_reg[7]_i_10_n_0 ),
        .CO({\tmp8_reg_1439_reg[11]_i_10_n_0 ,\tmp8_reg_1439_reg[11]_i_10_n_1 ,\tmp8_reg_1439_reg[11]_i_10_n_2 ,\tmp8_reg_1439_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[11]_i_11_n_0 ,\tmp8_reg_1439[11]_i_12_n_0 ,\tmp8_reg_1439[11]_i_13_n_0 ,\tmp8_reg_1439[11]_i_14_n_0 }),
        .O({\tmp8_reg_1439_reg[11]_i_10_n_4 ,\tmp8_reg_1439_reg[11]_i_10_n_5 ,\tmp8_reg_1439_reg[11]_i_10_n_6 ,\tmp8_reg_1439_reg[11]_i_10_n_7 }),
        .S({\tmp8_reg_1439[11]_i_15_n_0 ,\tmp8_reg_1439[11]_i_16_n_0 ,\tmp8_reg_1439[11]_i_17_n_0 ,\tmp8_reg_1439[11]_i_18_n_0 }));
  FDRE \tmp8_reg_1439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[12]),
        .Q(tmp8_reg_1439[12]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[13]),
        .Q(tmp8_reg_1439[13]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[14]),
        .Q(tmp8_reg_1439[14]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[15]),
        .Q(tmp8_reg_1439[15]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[15]_i_1 
       (.CI(\tmp8_reg_1439_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp8_reg_1439_reg[15]_i_1_CO_UNCONNECTED [3],\tmp8_reg_1439_reg[15]_i_1_n_1 ,\tmp8_reg_1439_reg[15]_i_1_n_2 ,\tmp8_reg_1439_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp8_reg_1439[15]_i_2_n_0 ,\tmp8_reg_1439[15]_i_3_n_0 ,\tmp8_reg_1439[15]_i_4_n_0 }),
        .O(tmp8_fu_956_p2[15:12]),
        .S({network_mul_mul_13s_16s_29_1_1_U51_n_16,\tmp8_reg_1439[15]_i_6_n_0 ,\tmp8_reg_1439[15]_i_7_n_0 ,\tmp8_reg_1439[15]_i_8_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[15]_i_10 
       (.CI(\tmp8_reg_1439_reg[11]_i_10_n_0 ),
        .CO({\tmp8_reg_1439_reg[15]_i_10_n_0 ,\tmp8_reg_1439_reg[15]_i_10_n_1 ,\tmp8_reg_1439_reg[15]_i_10_n_2 ,\tmp8_reg_1439_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[15]_i_18_n_0 ,\tmp8_reg_1439[15]_i_19_n_0 ,\tmp8_reg_1439[15]_i_20_n_0 ,\tmp8_reg_1439[15]_i_21_n_0 }),
        .O({\tmp8_reg_1439_reg[15]_i_10_n_4 ,\tmp8_reg_1439_reg[15]_i_10_n_5 ,\tmp8_reg_1439_reg[15]_i_10_n_6 ,\tmp8_reg_1439_reg[15]_i_10_n_7 }),
        .S({\tmp8_reg_1439[15]_i_22_n_0 ,\tmp8_reg_1439[15]_i_23_n_0 ,\tmp8_reg_1439[15]_i_24_n_0 ,\tmp8_reg_1439[15]_i_25_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[15]_i_9 
       (.CI(\tmp8_reg_1439_reg[15]_i_10_n_0 ),
        .CO({\NLW_tmp8_reg_1439_reg[15]_i_9_CO_UNCONNECTED [3],\tmp8_reg_1439_reg[15]_i_9_n_1 ,\tmp8_reg_1439_reg[15]_i_9_n_2 ,\tmp8_reg_1439_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp8_reg_1439[15]_i_11_n_0 ,\tmp8_reg_1439[15]_i_12_n_0 ,\tmp8_reg_1439[15]_i_13_n_0 }),
        .O({\tmp8_reg_1439_reg[15]_i_9_n_4 ,\tmp8_reg_1439_reg[15]_i_9_n_5 ,\tmp8_reg_1439_reg[15]_i_9_n_6 ,\tmp8_reg_1439_reg[15]_i_9_n_7 }),
        .S({\tmp8_reg_1439[15]_i_14_n_0 ,\tmp8_reg_1439[15]_i_15_n_0 ,\tmp8_reg_1439[15]_i_16_n_0 ,\tmp8_reg_1439[15]_i_17_n_0 }));
  FDRE \tmp8_reg_1439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[1]),
        .Q(tmp8_reg_1439[1]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[2]),
        .Q(tmp8_reg_1439[2]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[3]),
        .Q(tmp8_reg_1439[3]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp8_reg_1439_reg[3]_i_1_n_0 ,\tmp8_reg_1439_reg[3]_i_1_n_1 ,\tmp8_reg_1439_reg[3]_i_1_n_2 ,\tmp8_reg_1439_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[3]_i_2_n_0 ,\tmp8_reg_1439[3]_i_3_n_0 ,\tmp8_reg_1439[3]_i_4_n_0 ,1'b0}),
        .O(tmp8_fu_956_p2[3:0]),
        .S({\tmp8_reg_1439[3]_i_5_n_0 ,\tmp8_reg_1439[3]_i_6_n_0 ,\tmp8_reg_1439[3]_i_7_n_0 ,\tmp8_reg_1439[3]_i_8_n_0 }));
  FDRE \tmp8_reg_1439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[4]),
        .Q(tmp8_reg_1439[4]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[5]),
        .Q(tmp8_reg_1439[5]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[6]),
        .Q(tmp8_reg_1439[6]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[7]),
        .Q(tmp8_reg_1439[7]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[7]_i_1 
       (.CI(\tmp8_reg_1439_reg[3]_i_1_n_0 ),
        .CO({\tmp8_reg_1439_reg[7]_i_1_n_0 ,\tmp8_reg_1439_reg[7]_i_1_n_1 ,\tmp8_reg_1439_reg[7]_i_1_n_2 ,\tmp8_reg_1439_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[7]_i_2_n_0 ,\tmp8_reg_1439[7]_i_3_n_0 ,\tmp8_reg_1439[7]_i_4_n_0 ,\tmp8_reg_1439[7]_i_5_n_0 }),
        .O(tmp8_fu_956_p2[7:4]),
        .S({\tmp8_reg_1439[7]_i_6_n_0 ,\tmp8_reg_1439[7]_i_7_n_0 ,\tmp8_reg_1439[7]_i_8_n_0 ,\tmp8_reg_1439[7]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\tmp8_reg_1439_reg[7]_i_10_n_0 ,\tmp8_reg_1439_reg[7]_i_10_n_1 ,\tmp8_reg_1439_reg[7]_i_10_n_2 ,\tmp8_reg_1439_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[7]_i_11_n_0 ,\tmp8_reg_1439[7]_i_12_n_0 ,\tmp8_reg_1439[7]_i_13_n_0 ,1'b0}),
        .O({\tmp8_reg_1439_reg[7]_i_10_n_4 ,\tmp8_reg_1439_reg[7]_i_10_n_5 ,\tmp8_reg_1439_reg[7]_i_10_n_6 ,\tmp8_reg_1439_reg[7]_i_10_n_7 }),
        .S({\tmp8_reg_1439[7]_i_14_n_0 ,\tmp8_reg_1439[7]_i_15_n_0 ,\tmp8_reg_1439[7]_i_16_n_0 ,\tmp8_reg_1439[7]_i_17_n_0 }));
  FDRE \tmp8_reg_1439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[8]),
        .Q(tmp8_reg_1439[8]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[9]),
        .Q(tmp8_reg_1439[9]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[0] ),
        .Q(tmp_113_reg_1157[0]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[10] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[10] ),
        .Q(tmp_113_reg_1157[10]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[11] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[11] ),
        .Q(tmp_113_reg_1157[11]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[1] ),
        .Q(tmp_113_reg_1157[1]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[2] ),
        .Q(tmp_113_reg_1157[2]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[3] ),
        .Q(tmp_113_reg_1157[3]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[4] ),
        .Q(tmp_113_reg_1157[4]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[5] ),
        .Q(tmp_113_reg_1157[5]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[6] ),
        .Q(tmp_113_reg_1157[6]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[7] ),
        .Q(tmp_113_reg_1157[7]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[8] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[8] ),
        .Q(tmp_113_reg_1157[8]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[9] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[9] ),
        .Q(tmp_113_reg_1157[9]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[0]),
        .Q(tmp_114_reg_1180_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[10]),
        .Q(tmp_114_reg_1180_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[11]),
        .Q(tmp_114_reg_1180_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[1]),
        .Q(tmp_114_reg_1180_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[2]),
        .Q(tmp_114_reg_1180_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[3]),
        .Q(tmp_114_reg_1180_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[4]),
        .Q(tmp_114_reg_1180_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[5]),
        .Q(tmp_114_reg_1180_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[6]),
        .Q(tmp_114_reg_1180_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[7]),
        .Q(tmp_114_reg_1180_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[8]),
        .Q(tmp_114_reg_1180_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[9]),
        .Q(tmp_114_reg_1180_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_115_fu_484_p2
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_115_fu_484_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_115_fu_484_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_1175[10:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_115_fu_484_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_115_fu_484_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_11620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state19),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_115_fu_484_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_115_fu_484_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_115_fu_484_p2_P_UNCONNECTED[47:11],tmp_115_fu_484_p2_n_95,tmp_115_fu_484_p2_n_96,tmp_115_fu_484_p2_n_97,tmp_115_fu_484_p2_n_98,tmp_115_fu_484_p2_n_99,tmp_115_fu_484_p2_n_100,tmp_115_fu_484_p2_n_101,tmp_115_fu_484_p2_n_102,tmp_115_fu_484_p2_n_103,tmp_115_fu_484_p2_n_104,tmp_115_fu_484_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_115_fu_484_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_115_fu_484_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_115_fu_484_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_115_fu_484_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_115_fu_484_p2_i_1
       (.CI(tmp_115_fu_484_p2_i_2_n_0),
        .CO({NLW_tmp_115_fu_484_p2_i_1_CO_UNCONNECTED[3:2],tmp_115_fu_484_p2_i_1_n_2,tmp_115_fu_484_p2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul1_reg_302[9:8]}),
        .O({NLW_tmp_115_fu_484_p2_i_1_O_UNCONNECTED[3],A[10:8]}),
        .S({1'b0,tmp_115_fu_484_p2_i_4_n_0,tmp_115_fu_484_p2_i_5_n_0,tmp_115_fu_484_p2_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_10
       (.I0(phi_mul1_reg_302[4]),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .O(tmp_115_fu_484_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_11
       (.I0(phi_mul1_reg_302[3]),
        .I1(\out_h_reg_326_reg_n_0_[3] ),
        .O(tmp_115_fu_484_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_12
       (.I0(phi_mul1_reg_302[2]),
        .I1(\out_h_reg_326_reg_n_0_[2] ),
        .O(tmp_115_fu_484_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_13
       (.I0(phi_mul1_reg_302[1]),
        .I1(\out_h_reg_326_reg_n_0_[1] ),
        .O(tmp_115_fu_484_p2_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_115_fu_484_p2_i_14
       (.I0(\out_h_reg_326_reg_n_0_[0] ),
        .O(tmp_115_fu_484_p2_i_14_n_0));
  CARRY4 tmp_115_fu_484_p2_i_2
       (.CI(tmp_115_fu_484_p2_i_3_n_0),
        .CO({tmp_115_fu_484_p2_i_2_n_0,tmp_115_fu_484_p2_i_2_n_1,tmp_115_fu_484_p2_i_2_n_2,tmp_115_fu_484_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[7:4]),
        .O(A[7:4]),
        .S({tmp_115_fu_484_p2_i_7_n_0,tmp_115_fu_484_p2_i_8_n_0,tmp_115_fu_484_p2_i_9_n_0,tmp_115_fu_484_p2_i_10_n_0}));
  CARRY4 tmp_115_fu_484_p2_i_3
       (.CI(1'b0),
        .CO({tmp_115_fu_484_p2_i_3_n_0,tmp_115_fu_484_p2_i_3_n_1,tmp_115_fu_484_p2_i_3_n_2,tmp_115_fu_484_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul1_reg_302[3:1],1'b0}),
        .O(A[3:0]),
        .S({tmp_115_fu_484_p2_i_11_n_0,tmp_115_fu_484_p2_i_12_n_0,tmp_115_fu_484_p2_i_13_n_0,tmp_115_fu_484_p2_i_14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_4
       (.I0(phi_mul1_reg_302[10]),
        .I1(\out_h_reg_326_reg_n_0_[10] ),
        .O(tmp_115_fu_484_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_5
       (.I0(phi_mul1_reg_302[9]),
        .I1(\out_h_reg_326_reg_n_0_[9] ),
        .O(tmp_115_fu_484_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_6
       (.I0(phi_mul1_reg_302[8]),
        .I1(\out_h_reg_326_reg_n_0_[8] ),
        .O(tmp_115_fu_484_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_7
       (.I0(phi_mul1_reg_302[7]),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .O(tmp_115_fu_484_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_8
       (.I0(phi_mul1_reg_302[6]),
        .I1(\out_h_reg_326_reg_n_0_[6] ),
        .O(tmp_115_fu_484_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_9
       (.I0(phi_mul1_reg_302[5]),
        .I1(\out_h_reg_326_reg_n_0_[5] ),
        .O(tmp_115_fu_484_p2_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[10]_i_2 
       (.I0(phi_mul4_reg_314[10]),
        .I1(\in_d_reg_348_reg_n_0_[10] ),
        .O(\tmp_121_reg_1219[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[10]_i_3 
       (.I0(phi_mul4_reg_314[9]),
        .I1(\in_d_reg_348_reg_n_0_[9] ),
        .O(\tmp_121_reg_1219[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[10]_i_4 
       (.I0(phi_mul4_reg_314[8]),
        .I1(\in_d_reg_348_reg_n_0_[8] ),
        .O(\tmp_121_reg_1219[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1219[3]_i_2 
       (.I0(\in_d_reg_348_reg_n_0_[3] ),
        .O(\tmp_121_reg_1219[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1219[3]_i_3 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .O(\tmp_121_reg_1219[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1219[3]_i_4 
       (.I0(\in_d_reg_348_reg_n_0_[1] ),
        .O(\tmp_121_reg_1219[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1219[3]_i_5 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .O(\tmp_121_reg_1219[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_2 
       (.I0(phi_mul4_reg_314[7]),
        .I1(\in_d_reg_348_reg_n_0_[7] ),
        .O(\tmp_121_reg_1219[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_3 
       (.I0(phi_mul4_reg_314[6]),
        .I1(\in_d_reg_348_reg_n_0_[6] ),
        .O(\tmp_121_reg_1219[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_4 
       (.I0(phi_mul4_reg_314[5]),
        .I1(\in_d_reg_348_reg_n_0_[5] ),
        .O(\tmp_121_reg_1219[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_5 
       (.I0(phi_mul4_reg_314[4]),
        .I1(\in_d_reg_348_reg_n_0_[4] ),
        .O(\tmp_121_reg_1219[7]_i_5_n_0 ));
  FDRE \tmp_121_reg_1219_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[0]),
        .Q(tmp_39_fu_559_p2[3]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[10]),
        .Q(\tmp_121_reg_1219_reg_n_0_[10] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1219_reg[10]_i_1 
       (.CI(\tmp_121_reg_1219_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_121_reg_1219_reg[10]_i_1_CO_UNCONNECTED [3:2],\tmp_121_reg_1219_reg[10]_i_1_n_2 ,\tmp_121_reg_1219_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul4_reg_314[9:8]}),
        .O({\NLW_tmp_121_reg_1219_reg[10]_i_1_O_UNCONNECTED [3],tmp_121_fu_534_p2[10:8]}),
        .S({1'b0,\tmp_121_reg_1219[10]_i_2_n_0 ,\tmp_121_reg_1219[10]_i_3_n_0 ,\tmp_121_reg_1219[10]_i_4_n_0 }));
  FDRE \tmp_121_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[1]),
        .Q(tmp_39_fu_559_p2[4]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[2]),
        .Q(tmp_39_fu_559_p2[5]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[3]),
        .Q(tmp_39_fu_559_p2[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1219_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_121_reg_1219_reg[3]_i_1_n_0 ,\tmp_121_reg_1219_reg[3]_i_1_n_1 ,\tmp_121_reg_1219_reg[3]_i_1_n_2 ,\tmp_121_reg_1219_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_121_fu_534_p2[3:0]),
        .S({\tmp_121_reg_1219[3]_i_2_n_0 ,\tmp_121_reg_1219[3]_i_3_n_0 ,\tmp_121_reg_1219[3]_i_4_n_0 ,\tmp_121_reg_1219[3]_i_5_n_0 }));
  FDRE \tmp_121_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[4]),
        .Q(tmp_39_fu_559_p2[7]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[5]),
        .Q(tmp_39_fu_559_p2[8]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[6]),
        .Q(tmp_39_fu_559_p2[9]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[7]),
        .Q(tmp_39_fu_559_p2[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1219_reg[7]_i_1 
       (.CI(\tmp_121_reg_1219_reg[3]_i_1_n_0 ),
        .CO({\tmp_121_reg_1219_reg[7]_i_1_n_0 ,\tmp_121_reg_1219_reg[7]_i_1_n_1 ,\tmp_121_reg_1219_reg[7]_i_1_n_2 ,\tmp_121_reg_1219_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul4_reg_314[7:4]),
        .O(tmp_121_fu_534_p2[7:4]),
        .S({\tmp_121_reg_1219[7]_i_2_n_0 ,\tmp_121_reg_1219[7]_i_3_n_0 ,\tmp_121_reg_1219[7]_i_4_n_0 ,\tmp_121_reg_1219[7]_i_5_n_0 }));
  FDRE \tmp_121_reg_1219_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[8]),
        .Q(\tmp_121_reg_1219_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__3_n_0 ),
        .D(tmp_121_fu_534_p2[9]),
        .Q(\tmp_121_reg_1219_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_39_fu_559_p2[3]),
        .Q(tmp_122_reg_1249[0]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[10]),
        .Q(tmp_122_reg_1249[10]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_39_fu_559_p2[4]),
        .Q(tmp_122_reg_1249[1]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[2]),
        .Q(tmp_122_reg_1249[2]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[3]),
        .Q(tmp_122_reg_1249[3]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[4]),
        .Q(tmp_122_reg_1249[4]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[5]),
        .Q(tmp_122_reg_1249[5]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[6]),
        .Q(tmp_122_reg_1249[6]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[7]),
        .Q(tmp_122_reg_1249[7]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[8]),
        .Q(tmp_122_reg_1249[8]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_130_fu_578_p1[9]),
        .Q(tmp_122_reg_1249[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_1_cast_reg_1192[1]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .O(\tmp_127_0_1_cast_reg_1192[1]_i_1_n_0 ));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_3_fu_470_p2[0]),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_6 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_5 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[11]),
        .R(1'b0));
  CARRY4 \tmp_127_0_1_cast_reg_1192_reg[11]_i_1 
       (.CI(\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_0 ),
        .CO({\NLW_tmp_127_0_1_cast_reg_1192_reg[11]_i_1_CO_UNCONNECTED [3:2],\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_2 ,\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_127_0_1_cast_reg_1192_reg[11]_i_1_O_UNCONNECTED [3],\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_7 }),
        .S({1'b0,out_w_reg_337[11:9]}));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[1]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_6 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_5 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_4 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[4]),
        .R(1'b0));
  CARRY4 \tmp_127_0_1_cast_reg_1192_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_1 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_2 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_337[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_6 ,\NLW_tmp_127_0_1_cast_reg_1192_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(out_w_reg_337[4:1]));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_7 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_6 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_5 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_4 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[8]),
        .R(1'b0));
  CARRY4 \tmp_127_0_1_cast_reg_1192_reg[8]_i_1 
       (.CI(\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_0 ),
        .CO({\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_1 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_2 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_7 }),
        .S(out_w_reg_337[8:5]));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_7 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_127_0_2_cast_reg_1199[3]_i_2 
       (.I0(out_w_reg_337[1]),
        .O(\tmp_127_0_2_cast_reg_1199[3]_i_2_n_0 ));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[0]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[10]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[11]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[11]),
        .R(1'b0));
  CARRY4 \tmp_127_0_2_cast_reg_1199_reg[11]_i_1 
       (.CI(\tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_127_0_2_cast_reg_1199_reg[11]_i_1_CO_UNCONNECTED [3],\tmp_127_0_2_cast_reg_1199_reg[11]_i_1_n_1 ,\tmp_127_0_2_cast_reg_1199_reg[11]_i_1_n_2 ,\tmp_127_0_2_cast_reg_1199_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(C[11:8]),
        .S(out_w_reg_337[11:8]));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[1]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[2]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[3]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[3]),
        .R(1'b0));
  CARRY4 \tmp_127_0_2_cast_reg_1199_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_0 ,\tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_1 ,\tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_2 ,\tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_w_reg_337[1],1'b0}),
        .O(C[3:0]),
        .S({out_w_reg_337[3:2],\tmp_127_0_2_cast_reg_1199[3]_i_2_n_0 ,out_w_reg_337[0]}));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[4]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[5]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[6]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[7]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[7]),
        .R(1'b0));
  CARRY4 \tmp_127_0_2_cast_reg_1199_reg[7]_i_1 
       (.CI(\tmp_127_0_2_cast_reg_1199_reg[3]_i_1_n_0 ),
        .CO({\tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_0 ,\tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_1 ,\tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_2 ,\tmp_127_0_2_cast_reg_1199_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(C[7:4]),
        .S(out_w_reg_337[7:4]));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[8]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[9]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_1_reg_1349_reg
       (.A({tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_5,tmp_128_2_reg_1344_reg_i_1_n_6,tmp_128_2_reg_1344_reg_i_1_n_7,tmp_128_2_reg_1344_reg_i_2_n_4,tmp_128_2_reg_1344_reg_i_2_n_5,tmp_128_2_reg_1344_reg_i_2_n_6,tmp_128_2_reg_1344_reg_i_2_n_7,tmp_128_2_reg_1344_reg_i_3_n_4,tmp_128_2_reg_1344_reg_i_3_n_5,tmp_128_2_reg_1344_reg_i_3_n_6,tmp_128_2_reg_1344_reg_i_3_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_1_reg_1349_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_1_reg_1349_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1192_reg[11]_i_1_n_7 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1192_reg[8]_i_1_n_7 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_4 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_5 ,\tmp_127_0_1_cast_reg_1192_reg[4]_i_1_n_6 ,\tmp_127_0_1_cast_reg_1192[1]_i_1_n_0 ,out_w_3_fu_470_p2[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_1_reg_1349_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_1_reg_1349_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_465_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_1_reg_1349_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_1_reg_1349_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_1_reg_1349_reg_P_UNCONNECTED[47:12],tmp_128_2_1_reg_1349_reg_n_94,tmp_128_2_1_reg_1349_reg_n_95,tmp_128_2_1_reg_1349_reg_n_96,tmp_128_2_1_reg_1349_reg_n_97,tmp_128_2_1_reg_1349_reg_n_98,tmp_128_2_1_reg_1349_reg_n_99,tmp_128_2_1_reg_1349_reg_n_100,tmp_128_2_1_reg_1349_reg_n_101,tmp_128_2_1_reg_1349_reg_n_102,tmp_128_2_1_reg_1349_reg_n_103,tmp_128_2_1_reg_1349_reg_n_104,tmp_128_2_1_reg_1349_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_1_reg_1349_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_1_reg_1349_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_1_reg_1349_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_1_reg_1349_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_2_reg_1354_reg
       (.A({tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_5,tmp_128_2_reg_1344_reg_i_1_n_6,tmp_128_2_reg_1344_reg_i_1_n_7,tmp_128_2_reg_1344_reg_i_2_n_4,tmp_128_2_reg_1344_reg_i_2_n_5,tmp_128_2_reg_1344_reg_i_2_n_6,tmp_128_2_reg_1344_reg_i_2_n_7,tmp_128_2_reg_1344_reg_i_3_n_4,tmp_128_2_reg_1344_reg_i_3_n_5,tmp_128_2_reg_1344_reg_i_3_n_6,tmp_128_2_reg_1344_reg_i_3_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_2_reg_1354_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_2_reg_1354_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_2_reg_1354_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_2_reg_1354_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_465_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_2_reg_1354_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_2_reg_1354_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_2_reg_1354_reg_P_UNCONNECTED[47:12],tmp_128_2_2_reg_1354_reg_n_94,tmp_128_2_2_reg_1354_reg_n_95,tmp_128_2_2_reg_1354_reg_n_96,tmp_128_2_2_reg_1354_reg_n_97,tmp_128_2_2_reg_1354_reg_n_98,tmp_128_2_2_reg_1354_reg_n_99,tmp_128_2_2_reg_1354_reg_n_100,tmp_128_2_2_reg_1354_reg_n_101,tmp_128_2_2_reg_1354_reg_n_102,tmp_128_2_2_reg_1354_reg_n_103,tmp_128_2_2_reg_1354_reg_n_104,tmp_128_2_2_reg_1354_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_2_reg_1354_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_2_reg_1354_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_2_reg_1354_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_2_reg_1354_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_reg_1344_reg
       (.A({tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_5,tmp_128_2_reg_1344_reg_i_1_n_6,tmp_128_2_reg_1344_reg_i_1_n_7,tmp_128_2_reg_1344_reg_i_2_n_4,tmp_128_2_reg_1344_reg_i_2_n_5,tmp_128_2_reg_1344_reg_i_2_n_6,tmp_128_2_reg_1344_reg_i_2_n_7,tmp_128_2_reg_1344_reg_i_3_n_4,tmp_128_2_reg_1344_reg_i_3_n_5,tmp_128_2_reg_1344_reg_i_3_n_6,tmp_128_2_reg_1344_reg_i_3_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_reg_1344_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_reg_1344_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_337[11:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_reg_1344_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_reg_1344_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_465_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_reg_1344_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_reg_1344_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_reg_1344_reg_P_UNCONNECTED[47:12],tmp_128_2_reg_1344_reg_n_94,tmp_128_2_reg_1344_reg_n_95,tmp_128_2_reg_1344_reg_n_96,tmp_128_2_reg_1344_reg_n_97,tmp_128_2_reg_1344_reg_n_98,tmp_128_2_reg_1344_reg_n_99,tmp_128_2_reg_1344_reg_n_100,tmp_128_2_reg_1344_reg_n_101,tmp_128_2_reg_1344_reg_n_102,tmp_128_2_reg_1344_reg_n_103,tmp_128_2_reg_1344_reg_n_104,tmp_128_2_reg_1344_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_reg_1344_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_reg_1344_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_reg_1344_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_reg_1344_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_128_2_reg_1344_reg_i_1
       (.CI(tmp_128_2_reg_1344_reg_i_2_n_0),
        .CO({NLW_tmp_128_2_reg_1344_reg_i_1_CO_UNCONNECTED[3],tmp_128_2_reg_1344_reg_i_1_n_1,tmp_128_2_reg_1344_reg_i_1_n_2,tmp_128_2_reg_1344_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_128_2_reg_1344_reg_i_1_n_4,tmp_128_2_reg_1344_reg_i_1_n_5,tmp_128_2_reg_1344_reg_i_1_n_6,tmp_128_2_reg_1344_reg_i_1_n_7}),
        .S(tmp4_reg_1225[11:8]));
  CARRY4 tmp_128_2_reg_1344_reg_i_2
       (.CI(tmp_128_2_reg_1344_reg_i_3_n_0),
        .CO({tmp_128_2_reg_1344_reg_i_2_n_0,tmp_128_2_reg_1344_reg_i_2_n_1,tmp_128_2_reg_1344_reg_i_2_n_2,tmp_128_2_reg_1344_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_128_2_reg_1344_reg_i_2_n_4,tmp_128_2_reg_1344_reg_i_2_n_5,tmp_128_2_reg_1344_reg_i_2_n_6,tmp_128_2_reg_1344_reg_i_2_n_7}),
        .S(tmp4_reg_1225[7:4]));
  CARRY4 tmp_128_2_reg_1344_reg_i_3
       (.CI(1'b0),
        .CO({tmp_128_2_reg_1344_reg_i_3_n_0,tmp_128_2_reg_1344_reg_i_3_n_1,tmp_128_2_reg_1344_reg_i_3_n_2,tmp_128_2_reg_1344_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp4_reg_1225[1],1'b0}),
        .O({tmp_128_2_reg_1344_reg_i_3_n_4,tmp_128_2_reg_1344_reg_i_3_n_5,tmp_128_2_reg_1344_reg_i_3_n_6,tmp_128_2_reg_1344_reg_i_3_n_7}),
        .S({tmp4_reg_1225[3:2],tmp_128_2_reg_1344_reg_i_4_n_0,tmp4_reg_1225[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_128_2_reg_1344_reg_i_4
       (.I0(tmp4_reg_1225[1]),
        .O(tmp_128_2_reg_1344_reg_i_4_n_0));
  FDRE \tmp_40_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[0]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[10]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[11]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[12]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[13]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[14]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[1]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[2]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[3]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[4]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[5]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[6]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[7]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[8]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \tmp_40_reg_1314_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[9]),
        .Q(\tmp_40_reg_1314_reg[14]_0 [9]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_14),
        .Q(tmp_41_reg_1319[0]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_4),
        .Q(tmp_41_reg_1319[10]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_3),
        .Q(tmp_41_reg_1319[11]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_2),
        .Q(tmp_41_reg_1319[12]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_1),
        .Q(tmp_41_reg_1319[13]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_0),
        .Q(tmp_41_reg_1319[14]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_13),
        .Q(tmp_41_reg_1319[1]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_12),
        .Q(tmp_41_reg_1319[2]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_11),
        .Q(tmp_41_reg_1319[3]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_10),
        .Q(tmp_41_reg_1319[4]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_9),
        .Q(tmp_41_reg_1319[5]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_8),
        .Q(tmp_41_reg_1319[6]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_7),
        .Q(tmp_41_reg_1319[7]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_6),
        .Q(tmp_41_reg_1319[8]),
        .R(1'b0));
  FDRE \tmp_41_reg_1319_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_5),
        .Q(tmp_41_reg_1319[9]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[0]),
        .Q(tmp_42_reg_1359[0]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[10]),
        .Q(tmp_42_reg_1359[10]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[11]),
        .Q(tmp_42_reg_1359[11]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[12]),
        .Q(tmp_42_reg_1359[12]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[13]),
        .Q(tmp_42_reg_1359[13]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[14]),
        .Q(tmp_42_reg_1359[14]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[1]),
        .Q(tmp_42_reg_1359[1]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[2]),
        .Q(tmp_42_reg_1359[2]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[3]),
        .Q(tmp_42_reg_1359[3]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[4]),
        .Q(tmp_42_reg_1359[4]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[5]),
        .Q(tmp_42_reg_1359[5]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[6]),
        .Q(tmp_42_reg_1359[6]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[7]),
        .Q(tmp_42_reg_1359[7]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[8]),
        .Q(tmp_42_reg_1359[8]),
        .R(1'b0));
  FDRE \tmp_42_reg_1359_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[9]),
        .Q(tmp_42_reg_1359[9]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_14),
        .Q(tmp_43_reg_1364[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_4),
        .Q(tmp_43_reg_1364[10]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_3),
        .Q(tmp_43_reg_1364[11]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_2),
        .Q(tmp_43_reg_1364[12]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_1),
        .Q(tmp_43_reg_1364[13]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_0),
        .Q(tmp_43_reg_1364[14]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_13),
        .Q(tmp_43_reg_1364[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_12),
        .Q(tmp_43_reg_1364[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_11),
        .Q(tmp_43_reg_1364[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_10),
        .Q(tmp_43_reg_1364[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_9),
        .Q(tmp_43_reg_1364[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_8),
        .Q(tmp_43_reg_1364[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_7),
        .Q(tmp_43_reg_1364[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_6),
        .Q(tmp_43_reg_1364[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_1364_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_5),
        .Q(tmp_43_reg_1364[9]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[0]),
        .Q(tmp_44_reg_1394[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[10]),
        .Q(tmp_44_reg_1394[10]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[11]),
        .Q(tmp_44_reg_1394[11]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[12]),
        .Q(tmp_44_reg_1394[12]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[13]),
        .Q(tmp_44_reg_1394[13]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[14]),
        .Q(tmp_44_reg_1394[14]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[1]),
        .Q(tmp_44_reg_1394[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[2]),
        .Q(tmp_44_reg_1394[2]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[3]),
        .Q(tmp_44_reg_1394[3]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[4]),
        .Q(tmp_44_reg_1394[4]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[5]),
        .Q(tmp_44_reg_1394[5]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[6]),
        .Q(tmp_44_reg_1394[6]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[7]),
        .Q(tmp_44_reg_1394[7]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[8]),
        .Q(tmp_44_reg_1394[8]),
        .R(1'b0));
  FDRE \tmp_44_reg_1394_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[9]),
        .Q(tmp_44_reg_1394[9]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_14),
        .Q(tmp_45_reg_1399[0]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_4),
        .Q(tmp_45_reg_1399[10]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_3),
        .Q(tmp_45_reg_1399[11]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_2),
        .Q(tmp_45_reg_1399[12]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_1),
        .Q(tmp_45_reg_1399[13]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_0),
        .Q(tmp_45_reg_1399[14]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_13),
        .Q(tmp_45_reg_1399[1]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_12),
        .Q(tmp_45_reg_1399[2]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_11),
        .Q(tmp_45_reg_1399[3]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_10),
        .Q(tmp_45_reg_1399[4]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_9),
        .Q(tmp_45_reg_1399[5]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_8),
        .Q(tmp_45_reg_1399[6]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_7),
        .Q(tmp_45_reg_1399[7]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_6),
        .Q(tmp_45_reg_1399[8]),
        .R(1'b0));
  FDRE \tmp_45_reg_1399_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_5),
        .Q(tmp_45_reg_1399[9]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[0]),
        .Q(tmp_46_reg_1419[0]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[10]),
        .Q(tmp_46_reg_1419[10]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[11]),
        .Q(tmp_46_reg_1419[11]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[12]),
        .Q(tmp_46_reg_1419[12]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[13]),
        .Q(tmp_46_reg_1419[13]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[14]),
        .Q(tmp_46_reg_1419[14]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[1]),
        .Q(tmp_46_reg_1419[1]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[2]),
        .Q(tmp_46_reg_1419[2]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[3]),
        .Q(tmp_46_reg_1419[3]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[4]),
        .Q(tmp_46_reg_1419[4]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[5]),
        .Q(tmp_46_reg_1419[5]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[6]),
        .Q(tmp_46_reg_1419[6]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[7]),
        .Q(tmp_46_reg_1419[7]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[8]),
        .Q(tmp_46_reg_1419[8]),
        .R(1'b0));
  FDRE \tmp_46_reg_1419_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[9]),
        .Q(tmp_46_reg_1419[9]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_14),
        .Q(tmp_47_reg_1424[0]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_4),
        .Q(tmp_47_reg_1424[10]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_3),
        .Q(tmp_47_reg_1424[11]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_2),
        .Q(tmp_47_reg_1424[12]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_1),
        .Q(tmp_47_reg_1424[13]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_0),
        .Q(tmp_47_reg_1424[14]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_13),
        .Q(tmp_47_reg_1424[1]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_12),
        .Q(tmp_47_reg_1424[2]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_11),
        .Q(tmp_47_reg_1424[3]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_10),
        .Q(tmp_47_reg_1424[4]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_9),
        .Q(tmp_47_reg_1424[5]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_8),
        .Q(tmp_47_reg_1424[6]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_7),
        .Q(tmp_47_reg_1424[7]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_6),
        .Q(tmp_47_reg_1424[8]),
        .R(1'b0));
  FDRE \tmp_47_reg_1424_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U44_n_5),
        .Q(tmp_47_reg_1424[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_228" *) 
module design_1_network_0_0_conv2d_fix16_228
   (\Conv2D_3_b_load_cast_reg_1139_reg[11]_0 ,
    Q,
    \Conv2D_3_b_load_cast_reg_1139_reg[11]_1 ,
    d0,
    ADDRBWRADDR,
    CO,
    S,
    \tmp_28_reg_1314_reg[14]_0 ,
    WEA,
    D,
    addr0,
    ce0,
    Padding2D_3_array_ce0,
    Padding2D_3_array_ce1,
    ADDRARDADDR,
    SR,
    \ap_CS_fsm_reg[1]_0 ,
    \Conv2D_3_b_load_cast_reg_1139_reg[11]_2 ,
    ap_clk,
    DOADO,
    DOBDO,
    q0,
    grp_conv2d_fix16_228_fu_540_ap_start_reg,
    O,
    DI,
    \p_tmp_s_reg_1444_reg[14]_i_3__0 ,
    ram_reg_0,
    Conv2D_3_array_address0,
    ram_reg_0_0,
    ram_reg,
    grp_padding2d_fix16_1_fu_600_output_r_address0,
    ap_rst_n,
    \tmp2_reg_1434_reg[15]_0 ,
    \p_tmp_s_reg_1444_reg[14]_0 );
  output [0:0]\Conv2D_3_b_load_cast_reg_1139_reg[11]_0 ;
  output [11:0]Q;
  output [0:0]\Conv2D_3_b_load_cast_reg_1139_reg[11]_1 ;
  output [15:0]d0;
  output [10:0]ADDRBWRADDR;
  output [0:0]CO;
  output [1:0]S;
  output [14:0]\tmp_28_reg_1314_reg[14]_0 ;
  output [0:0]WEA;
  output [1:0]D;
  output [11:0]addr0;
  output ce0;
  output Padding2D_3_array_ce0;
  output Padding2D_3_array_ce1;
  output [10:0]ADDRARDADDR;
  output [0:0]SR;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\Conv2D_3_b_load_cast_reg_1139_reg[11]_2 ;
  input ap_clk;
  input [15:0]DOADO;
  input [15:0]DOBDO;
  input [14:0]q0;
  input grp_conv2d_fix16_228_fu_540_ap_start_reg;
  input [0:0]O;
  input [0:0]DI;
  input [0:0]\p_tmp_s_reg_1444_reg[14]_i_3__0 ;
  input [3:0]ram_reg_0;
  input [11:0]Conv2D_3_array_address0;
  input [0:0]ram_reg_0_0;
  input ram_reg;
  input [10:0]grp_padding2d_fix16_1_fu_600_output_r_address0;
  input ap_rst_n;
  input [15:0]\tmp2_reg_1434_reg[15]_0 ;
  input [14:0]\p_tmp_s_reg_1444_reg[14]_0 ;

  wire [11:0]A;
  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [10:1]C;
  wire CEA2;
  wire [0:0]CO;
  wire [11:0]Conv2D_3_array_address0;
  wire Conv2D_3_b_U_n_0;
  wire Conv2D_3_b_U_n_1;
  wire Conv2D_3_b_U_n_10;
  wire Conv2D_3_b_U_n_11;
  wire Conv2D_3_b_U_n_2;
  wire Conv2D_3_b_U_n_3;
  wire Conv2D_3_b_U_n_4;
  wire Conv2D_3_b_U_n_5;
  wire Conv2D_3_b_U_n_6;
  wire Conv2D_3_b_U_n_7;
  wire Conv2D_3_b_U_n_8;
  wire Conv2D_3_b_U_n_9;
  wire [0:0]\Conv2D_3_b_load_cast_reg_1139_reg[11]_0 ;
  wire [0:0]\Conv2D_3_b_load_cast_reg_1139_reg[11]_1 ;
  wire [0:0]\Conv2D_3_b_load_cast_reg_1139_reg[11]_2 ;
  wire Conv2D_3_w_U_n_0;
  wire [12:0]Conv2D_3_w_q0;
  wire [12:0]Conv2D_3_w_q1;
  wire [12:0]Conv2D_3_w_q2;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire [0:0]O;
  wire Padding2D_3_array_ce0;
  wire Padding2D_3_array_ce1;
  wire [11:0]Q;
  wire RSTC;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire \ap_CS_fsm[0]_i_2__2_n_0 ;
  wire \ap_CS_fsm[0]_i_3__2_n_0 ;
  wire \ap_CS_fsm[17]_i_4__2_n_0 ;
  wire \ap_CS_fsm[17]_i_5__2_n_0 ;
  wire \ap_CS_fsm[17]_i_6__2_n_0 ;
  wire \ap_CS_fsm[17]_i_7__2_n_0 ;
  wire \ap_CS_fsm[17]_i_8__2_n_0 ;
  wire \ap_CS_fsm[17]_i_9__2_n_0 ;
  wire \ap_CS_fsm[2]_i_1__13_n_0 ;
  wire \ap_CS_fsm[2]_i_4__2_n_0 ;
  wire \ap_CS_fsm[2]_i_5__2_n_0 ;
  wire \ap_CS_fsm[2]_i_6__2_n_0 ;
  wire \ap_CS_fsm[2]_i_7__2_n_0 ;
  wire \ap_CS_fsm[2]_i_8__2_n_0 ;
  wire \ap_CS_fsm[2]_i_9__2_n_0 ;
  wire \ap_CS_fsm[4]_i_4__2_n_0 ;
  wire \ap_CS_fsm[4]_i_5__2_n_0 ;
  wire \ap_CS_fsm[4]_i_6__2_n_0 ;
  wire \ap_CS_fsm[4]_i_7__2_n_0 ;
  wire \ap_CS_fsm[4]_i_8__2_n_0 ;
  wire \ap_CS_fsm[4]_i_9__2_n_0 ;
  wire \ap_CS_fsm[7]_i_1__4_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[17]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ce0;
  wire [15:0]d0;
  wire exitcond2_fu_514_p2;
  wire exitcond3_fu_465_p2;
  wire exitcond4_fu_440_p2;
  wire exitcond5_fu_416_p2;
  wire [10:0]grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0;
  wire grp_conv2d_fix16_228_fu_540_ap_start_reg;
  wire [10:0]grp_padding2d_fix16_1_fu_600_output_r_address0;
  wire [15:0]in_d_1_fu_519_p2;
  wire [15:0]in_d_1_reg_1209;
  wire \in_d_1_reg_1209_reg[12]_i_1__0_n_0 ;
  wire \in_d_1_reg_1209_reg[12]_i_1__0_n_1 ;
  wire \in_d_1_reg_1209_reg[12]_i_1__0_n_2 ;
  wire \in_d_1_reg_1209_reg[12]_i_1__0_n_3 ;
  wire \in_d_1_reg_1209_reg[15]_i_1__0_n_2 ;
  wire \in_d_1_reg_1209_reg[15]_i_1__0_n_3 ;
  wire \in_d_1_reg_1209_reg[4]_i_1__0_n_0 ;
  wire \in_d_1_reg_1209_reg[4]_i_1__0_n_1 ;
  wire \in_d_1_reg_1209_reg[4]_i_1__0_n_2 ;
  wire \in_d_1_reg_1209_reg[4]_i_1__0_n_3 ;
  wire \in_d_1_reg_1209_reg[8]_i_1__0_n_0 ;
  wire \in_d_1_reg_1209_reg[8]_i_1__0_n_1 ;
  wire \in_d_1_reg_1209_reg[8]_i_1__0_n_2 ;
  wire \in_d_1_reg_1209_reg[8]_i_1__0_n_3 ;
  wire in_d_reg_348;
  wire \in_d_reg_348_reg_n_0_[0] ;
  wire \in_d_reg_348_reg_n_0_[10] ;
  wire \in_d_reg_348_reg_n_0_[11] ;
  wire \in_d_reg_348_reg_n_0_[12] ;
  wire \in_d_reg_348_reg_n_0_[13] ;
  wire \in_d_reg_348_reg_n_0_[14] ;
  wire \in_d_reg_348_reg_n_0_[15] ;
  wire \in_d_reg_348_reg_n_0_[1] ;
  wire \in_d_reg_348_reg_n_0_[2] ;
  wire \in_d_reg_348_reg_n_0_[3] ;
  wire \in_d_reg_348_reg_n_0_[4] ;
  wire \in_d_reg_348_reg_n_0_[5] ;
  wire \in_d_reg_348_reg_n_0_[6] ;
  wire \in_d_reg_348_reg_n_0_[7] ;
  wire \in_d_reg_348_reg_n_0_[8] ;
  wire \in_d_reg_348_reg_n_0_[9] ;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_0;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_1;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_10;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_11;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_12;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_13;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_14;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_2;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_3;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_4;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_5;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_6;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_7;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_8;
  wire network_mul_mul_13s_16s_29_1_1_U113_n_9;
  wire network_mul_mul_13s_16s_29_1_1_U120_n_16;
  wire [11:1]next_mul2_fu_411_p2;
  wire [11:1]next_mul2_reg_1121;
  wire \next_mul2_reg_1121[5]_i_2__0_n_0 ;
  wire \next_mul2_reg_1121[5]_i_3__0_n_0 ;
  wire \next_mul2_reg_1121_reg[11]_i_1_n_3 ;
  wire \next_mul2_reg_1121_reg[5]_i_1__0_n_0 ;
  wire \next_mul2_reg_1121_reg[5]_i_1__0_n_1 ;
  wire \next_mul2_reg_1121_reg[5]_i_1__0_n_2 ;
  wire \next_mul2_reg_1121_reg[5]_i_1__0_n_3 ;
  wire \next_mul2_reg_1121_reg[9]_i_1__0_n_0 ;
  wire \next_mul2_reg_1121_reg[9]_i_1__0_n_1 ;
  wire \next_mul2_reg_1121_reg[9]_i_1__0_n_2 ;
  wire \next_mul2_reg_1121_reg[9]_i_1__0_n_3 ;
  wire [10:3]next_mul5_fu_406_p2;
  wire [10:3]next_mul5_reg_1116;
  wire \next_mul5_reg_1116_reg[10]_i_1__0_n_2 ;
  wire \next_mul5_reg_1116_reg[10]_i_1__0_n_3 ;
  wire \next_mul5_reg_1116_reg[7]_i_1_n_0 ;
  wire \next_mul5_reg_1116_reg[7]_i_1_n_1 ;
  wire \next_mul5_reg_1116_reg[7]_i_1_n_2 ;
  wire \next_mul5_reg_1116_reg[7]_i_1_n_3 ;
  wire [10:4]next_mul_fu_529_p2;
  wire [10:4]next_mul_reg_1214;
  wire \next_mul_reg_1214_reg[10]_i_1_n_3 ;
  wire \next_mul_reg_1214_reg[8]_i_1__0_n_0 ;
  wire \next_mul_reg_1214_reg[8]_i_1__0_n_1 ;
  wire \next_mul_reg_1214_reg[8]_i_1__0_n_2 ;
  wire \next_mul_reg_1214_reg[8]_i_1__0_n_3 ;
  wire [15:0]out_d_3_fu_421_p2;
  wire [15:0]out_d_3_reg_1129;
  wire \out_d_3_reg_1129_reg[12]_i_1__0_n_0 ;
  wire \out_d_3_reg_1129_reg[12]_i_1__0_n_1 ;
  wire \out_d_3_reg_1129_reg[12]_i_1__0_n_2 ;
  wire \out_d_3_reg_1129_reg[12]_i_1__0_n_3 ;
  wire \out_d_3_reg_1129_reg[15]_i_1__0_n_2 ;
  wire \out_d_3_reg_1129_reg[15]_i_1__0_n_3 ;
  wire \out_d_3_reg_1129_reg[4]_i_1__0_n_0 ;
  wire \out_d_3_reg_1129_reg[4]_i_1__0_n_1 ;
  wire \out_d_3_reg_1129_reg[4]_i_1__0_n_2 ;
  wire \out_d_3_reg_1129_reg[4]_i_1__0_n_3 ;
  wire \out_d_3_reg_1129_reg[8]_i_1__0_n_0 ;
  wire \out_d_3_reg_1129_reg[8]_i_1__0_n_1 ;
  wire \out_d_3_reg_1129_reg[8]_i_1__0_n_2 ;
  wire \out_d_3_reg_1129_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_291;
  wire \out_d_reg_291_reg_n_0_[0] ;
  wire \out_d_reg_291_reg_n_0_[10] ;
  wire \out_d_reg_291_reg_n_0_[11] ;
  wire \out_d_reg_291_reg_n_0_[12] ;
  wire \out_d_reg_291_reg_n_0_[13] ;
  wire \out_d_reg_291_reg_n_0_[14] ;
  wire \out_d_reg_291_reg_n_0_[15] ;
  wire \out_d_reg_291_reg_n_0_[1] ;
  wire \out_d_reg_291_reg_n_0_[2] ;
  wire \out_d_reg_291_reg_n_0_[3] ;
  wire \out_d_reg_291_reg_n_0_[4] ;
  wire \out_d_reg_291_reg_n_0_[5] ;
  wire \out_d_reg_291_reg_n_0_[6] ;
  wire \out_d_reg_291_reg_n_0_[7] ;
  wire \out_d_reg_291_reg_n_0_[8] ;
  wire \out_d_reg_291_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_445_p2;
  wire [15:0]out_h_3_reg_1152;
  wire \out_h_3_reg_1152_reg[12]_i_1__0_n_0 ;
  wire \out_h_3_reg_1152_reg[12]_i_1__0_n_1 ;
  wire \out_h_3_reg_1152_reg[12]_i_1__0_n_2 ;
  wire \out_h_3_reg_1152_reg[12]_i_1__0_n_3 ;
  wire \out_h_3_reg_1152_reg[15]_i_1__0_n_2 ;
  wire \out_h_3_reg_1152_reg[15]_i_1__0_n_3 ;
  wire \out_h_3_reg_1152_reg[4]_i_1__0_n_0 ;
  wire \out_h_3_reg_1152_reg[4]_i_1__0_n_1 ;
  wire \out_h_3_reg_1152_reg[4]_i_1__0_n_2 ;
  wire \out_h_3_reg_1152_reg[4]_i_1__0_n_3 ;
  wire \out_h_3_reg_1152_reg[8]_i_1__0_n_0 ;
  wire \out_h_3_reg_1152_reg[8]_i_1__0_n_1 ;
  wire \out_h_3_reg_1152_reg[8]_i_1__0_n_2 ;
  wire \out_h_3_reg_1152_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_326;
  wire \out_h_reg_326_reg_n_0_[0] ;
  wire \out_h_reg_326_reg_n_0_[10] ;
  wire \out_h_reg_326_reg_n_0_[11] ;
  wire \out_h_reg_326_reg_n_0_[12] ;
  wire \out_h_reg_326_reg_n_0_[13] ;
  wire \out_h_reg_326_reg_n_0_[14] ;
  wire \out_h_reg_326_reg_n_0_[15] ;
  wire \out_h_reg_326_reg_n_0_[1] ;
  wire \out_h_reg_326_reg_n_0_[2] ;
  wire \out_h_reg_326_reg_n_0_[3] ;
  wire \out_h_reg_326_reg_n_0_[4] ;
  wire \out_h_reg_326_reg_n_0_[5] ;
  wire \out_h_reg_326_reg_n_0_[6] ;
  wire \out_h_reg_326_reg_n_0_[7] ;
  wire \out_h_reg_326_reg_n_0_[8] ;
  wire \out_h_reg_326_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_470_p2;
  wire [15:0]out_w_3_reg_1175;
  wire \out_w_3_reg_1175_reg[12]_i_1__0_n_0 ;
  wire \out_w_3_reg_1175_reg[12]_i_1__0_n_1 ;
  wire \out_w_3_reg_1175_reg[12]_i_1__0_n_2 ;
  wire \out_w_3_reg_1175_reg[12]_i_1__0_n_3 ;
  wire \out_w_3_reg_1175_reg[15]_i_1__0_n_2 ;
  wire \out_w_3_reg_1175_reg[15]_i_1__0_n_3 ;
  wire \out_w_3_reg_1175_reg[4]_i_1__0_n_0 ;
  wire \out_w_3_reg_1175_reg[4]_i_1__0_n_1 ;
  wire \out_w_3_reg_1175_reg[4]_i_1__0_n_2 ;
  wire \out_w_3_reg_1175_reg[4]_i_1__0_n_3 ;
  wire \out_w_3_reg_1175_reg[8]_i_1__0_n_0 ;
  wire \out_w_3_reg_1175_reg[8]_i_1__0_n_1 ;
  wire \out_w_3_reg_1175_reg[8]_i_1__0_n_2 ;
  wire \out_w_3_reg_1175_reg[8]_i_1__0_n_3 ;
  wire [15:0]out_w_reg_337;
  wire [11:0]output_addr11_reg_1187;
  wire [14:0]p_0_in;
  wire [9:0]p_1_in;
  wire [9:0]p_3_in;
  wire p_tmp_s_reg_1444;
  wire \p_tmp_s_reg_1444[14]_i_16__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_17__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_18__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_20__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_21__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_22__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_23__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_24__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_25__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_26__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_27__0_n_0 ;
  wire [14:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13__0_n_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13__0_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_13__0_n_3 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19__0_n_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19__0_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_19__0_n_3 ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14]_i_3__0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_8__0_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_8__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_8__0_n_3 ;
  wire \p_tmp_s_reg_1444_reg_n_0_[0] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[10] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[11] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[12] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[13] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[14] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[1] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[2] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[3] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[4] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[5] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[6] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[7] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[8] ;
  wire \p_tmp_s_reg_1444_reg_n_0_[9] ;
  wire [11:1]phi_mul1_reg_302;
  wire [10:3]phi_mul4_reg_314;
  wire [10:4]phi_mul_reg_359;
  wire [14:0]q0;
  wire ram_reg;
  wire [3:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_i_24__0_n_0;
  wire ram_reg_0_i_25__1_n_0;
  wire ram_reg_0_i_25__1_n_1;
  wire ram_reg_0_i_25__1_n_2;
  wire ram_reg_0_i_25__1_n_3;
  wire ram_reg_0_i_26__0_n_0;
  wire ram_reg_0_i_26__0_n_1;
  wire ram_reg_0_i_26__0_n_2;
  wire ram_reg_0_i_26__0_n_3;
  wire ram_reg_0_i_27_n_0;
  wire ram_reg_0_i_27_n_1;
  wire ram_reg_0_i_27_n_2;
  wire ram_reg_0_i_27_n_3;
  wire ram_reg_0_i_28__0_n_2;
  wire ram_reg_0_i_28__0_n_3;
  wire ram_reg_0_i_29__0_n_0;
  wire ram_reg_0_i_30__0_n_0;
  wire ram_reg_0_i_31__0_n_0;
  wire ram_reg_0_i_32__0_n_0;
  wire ram_reg_0_i_33__0_n_0;
  wire ram_reg_0_i_34__0_n_0;
  wire ram_reg_0_i_35_n_0;
  wire ram_reg_0_i_36_n_0;
  wire ram_reg_0_i_37_n_0;
  wire ram_reg_0_i_38__0_n_0;
  wire ram_reg_0_i_39__0_n_0;
  wire ram_reg_0_i_40_n_0;
  wire ram_reg_0_i_41__0_n_0;
  wire ram_reg_0_i_42_n_0;
  wire ram_reg_0_i_43__0_n_0;
  wire ram_reg_0_i_44_n_0;
  wire ram_reg_0_i_45__0_n_0;
  wire ram_reg_0_i_46_n_0;
  wire ram_reg_0_i_47__0_n_0;
  wire ram_reg_0_i_48_n_0;
  wire ram_reg_0_i_49__0_n_0;
  wire ram_reg_0_i_50_n_0;
  wire ram_reg_0_i_51__0_n_0;
  wire ram_reg_0_i_52_n_0;
  wire ram_reg_0_i_52_n_1;
  wire ram_reg_0_i_52_n_2;
  wire ram_reg_0_i_52_n_3;
  wire ram_reg_0_i_53__0_n_0;
  wire ram_reg_0_i_54_n_0;
  wire ram_reg_0_i_55__0_n_0;
  wire ram_reg_0_i_56_n_0;
  wire ram_reg_0_i_57__0_n_0;
  wire ram_reg_0_i_58_n_0;
  wire ram_reg_1_i_10_n_0;
  wire ram_reg_1_i_11_n_0;
  wire ram_reg_1_i_12_n_0;
  wire ram_reg_1_i_13_n_0;
  wire ram_reg_1_i_14_n_0;
  wire ram_reg_1_i_15_n_0;
  wire ram_reg_1_i_8_n_1;
  wire ram_reg_1_i_8_n_2;
  wire ram_reg_1_i_8_n_3;
  wire ram_reg_1_i_9_n_0;
  wire ram_reg_i_100__1_n_0;
  wire ram_reg_i_101__1_n_0;
  wire ram_reg_i_102__1_n_0;
  wire ram_reg_i_107_n_0;
  wire ram_reg_i_108__0_n_0;
  wire ram_reg_i_109__0_n_0;
  wire ram_reg_i_110__0_n_0;
  wire ram_reg_i_113__1_n_0;
  wire ram_reg_i_114__1_n_0;
  wire ram_reg_i_115__1_n_0;
  wire ram_reg_i_129__0_n_0;
  wire ram_reg_i_130__0_n_0;
  wire ram_reg_i_131__0_n_0;
  wire ram_reg_i_132__0_n_0;
  wire ram_reg_i_150_n_0;
  wire ram_reg_i_151_n_0;
  wire ram_reg_i_152_n_0;
  wire ram_reg_i_153_n_0;
  wire ram_reg_i_166_n_0;
  wire ram_reg_i_167_n_0;
  wire ram_reg_i_66__1_n_2;
  wire ram_reg_i_66__1_n_3;
  wire ram_reg_i_66__1_n_5;
  wire ram_reg_i_66__1_n_6;
  wire ram_reg_i_66__1_n_7;
  wire ram_reg_i_67__0_n_0;
  wire ram_reg_i_67__0_n_1;
  wire ram_reg_i_67__0_n_2;
  wire ram_reg_i_67__0_n_3;
  wire ram_reg_i_67__0_n_4;
  wire ram_reg_i_67__0_n_5;
  wire ram_reg_i_67__0_n_6;
  wire ram_reg_i_67__0_n_7;
  wire ram_reg_i_68__0_n_0;
  wire ram_reg_i_68__0_n_1;
  wire ram_reg_i_68__0_n_2;
  wire ram_reg_i_68__0_n_3;
  wire ram_reg_i_68__0_n_4;
  wire ram_reg_i_68__0_n_5;
  wire ram_reg_i_68__0_n_6;
  wire ram_reg_i_68__0_n_7;
  wire ram_reg_i_70__1_n_2;
  wire ram_reg_i_70__1_n_3;
  wire ram_reg_i_70__1_n_5;
  wire ram_reg_i_70__1_n_6;
  wire ram_reg_i_70__1_n_7;
  wire ram_reg_i_76__0_n_0;
  wire ram_reg_i_76__0_n_1;
  wire ram_reg_i_76__0_n_2;
  wire ram_reg_i_76__0_n_3;
  wire ram_reg_i_76__0_n_4;
  wire ram_reg_i_76__0_n_5;
  wire ram_reg_i_76__0_n_6;
  wire ram_reg_i_76__0_n_7;
  wire ram_reg_i_83__0_n_0;
  wire ram_reg_i_83__0_n_1;
  wire ram_reg_i_83__0_n_2;
  wire ram_reg_i_83__0_n_3;
  wire ram_reg_i_83__0_n_4;
  wire ram_reg_i_83__0_n_5;
  wire ram_reg_i_83__0_n_6;
  wire ram_reg_i_83__0_n_7;
  wire ram_reg_i_92__1_n_0;
  wire ram_reg_i_93__1_n_0;
  wire ram_reg_i_94__1_n_0;
  wire ram_reg_i_99__1_n_0;
  wire reg_3700;
  wire reg_3740;
  wire [15:0]tmp2_reg_1434;
  wire [15:0]\tmp2_reg_1434_reg[15]_0 ;
  wire [10:0]tmp4_reg_1225;
  wire tmp5_1_reg_1280_reg_i_1__0_n_3;
  wire tmp5_1_reg_1280_reg_i_1__0_n_6;
  wire tmp5_1_reg_1280_reg_i_1__0_n_7;
  wire tmp5_1_reg_1280_reg_i_2__0_n_0;
  wire tmp5_1_reg_1280_reg_i_2__0_n_1;
  wire tmp5_1_reg_1280_reg_i_2__0_n_2;
  wire tmp5_1_reg_1280_reg_i_2__0_n_3;
  wire tmp5_1_reg_1280_reg_i_2__0_n_4;
  wire tmp5_1_reg_1280_reg_i_2__0_n_5;
  wire tmp5_1_reg_1280_reg_i_2__0_n_6;
  wire tmp5_1_reg_1280_reg_i_2__0_n_7;
  wire tmp5_1_reg_1280_reg_i_3__0_n_0;
  wire tmp5_1_reg_1280_reg_i_3__0_n_1;
  wire tmp5_1_reg_1280_reg_i_3__0_n_2;
  wire tmp5_1_reg_1280_reg_i_3__0_n_3;
  wire tmp5_1_reg_1280_reg_i_3__0_n_4;
  wire tmp5_1_reg_1280_reg_i_3__0_n_5;
  wire tmp5_1_reg_1280_reg_i_3__0_n_6;
  wire tmp5_1_reg_1280_reg_i_3__0_n_7;
  wire tmp5_1_reg_1280_reg_i_4__0_n_0;
  wire tmp5_1_reg_1280_reg_n_100;
  wire tmp5_1_reg_1280_reg_n_101;
  wire tmp5_1_reg_1280_reg_n_102;
  wire tmp5_1_reg_1280_reg_n_103;
  wire tmp5_1_reg_1280_reg_n_104;
  wire tmp5_1_reg_1280_reg_n_105;
  wire tmp5_1_reg_1280_reg_n_95;
  wire tmp5_1_reg_1280_reg_n_96;
  wire tmp5_1_reg_1280_reg_n_97;
  wire tmp5_1_reg_1280_reg_n_98;
  wire tmp5_1_reg_1280_reg_n_99;
  wire tmp5_reg_1232_reg_i_10__0_n_0;
  wire tmp5_reg_1232_reg_i_11__0_n_0;
  wire tmp5_reg_1232_reg_i_12__0_n_0;
  wire tmp5_reg_1232_reg_i_13__0_n_0;
  wire tmp5_reg_1232_reg_i_14__0_n_0;
  wire tmp5_reg_1232_reg_i_1__0_n_2;
  wire tmp5_reg_1232_reg_i_1__0_n_3;
  wire tmp5_reg_1232_reg_i_1__0_n_5;
  wire tmp5_reg_1232_reg_i_1__0_n_6;
  wire tmp5_reg_1232_reg_i_1__0_n_7;
  wire tmp5_reg_1232_reg_i_2__0_n_0;
  wire tmp5_reg_1232_reg_i_2__0_n_1;
  wire tmp5_reg_1232_reg_i_2__0_n_2;
  wire tmp5_reg_1232_reg_i_2__0_n_3;
  wire tmp5_reg_1232_reg_i_2__0_n_4;
  wire tmp5_reg_1232_reg_i_2__0_n_5;
  wire tmp5_reg_1232_reg_i_2__0_n_6;
  wire tmp5_reg_1232_reg_i_2__0_n_7;
  wire tmp5_reg_1232_reg_i_3__0_n_0;
  wire tmp5_reg_1232_reg_i_3__0_n_1;
  wire tmp5_reg_1232_reg_i_3__0_n_2;
  wire tmp5_reg_1232_reg_i_3__0_n_3;
  wire tmp5_reg_1232_reg_i_3__0_n_4;
  wire tmp5_reg_1232_reg_i_3__0_n_5;
  wire tmp5_reg_1232_reg_i_3__0_n_6;
  wire tmp5_reg_1232_reg_i_3__0_n_7;
  wire tmp5_reg_1232_reg_i_4__0_n_0;
  wire tmp5_reg_1232_reg_i_5__0_n_0;
  wire tmp5_reg_1232_reg_i_6__0_n_0;
  wire tmp5_reg_1232_reg_i_7__0_n_0;
  wire tmp5_reg_1232_reg_i_8__0_n_0;
  wire tmp5_reg_1232_reg_i_9__0_n_0;
  wire tmp5_reg_1232_reg_n_100;
  wire tmp5_reg_1232_reg_n_101;
  wire tmp5_reg_1232_reg_n_102;
  wire tmp5_reg_1232_reg_n_103;
  wire tmp5_reg_1232_reg_n_104;
  wire tmp5_reg_1232_reg_n_105;
  wire tmp5_reg_1232_reg_n_95;
  wire tmp5_reg_1232_reg_n_96;
  wire tmp5_reg_1232_reg_n_97;
  wire tmp5_reg_1232_reg_n_98;
  wire tmp5_reg_1232_reg_n_99;
  wire [15:0]tmp6_fu_858_p2;
  wire [15:0]tmp6_reg_1414;
  wire \tmp6_reg_1414[11]_i_2_n_0 ;
  wire \tmp6_reg_1414[11]_i_3_n_0 ;
  wire \tmp6_reg_1414[11]_i_4_n_0 ;
  wire \tmp6_reg_1414[11]_i_5_n_0 ;
  wire \tmp6_reg_1414[11]_i_6_n_0 ;
  wire \tmp6_reg_1414[11]_i_7_n_0 ;
  wire \tmp6_reg_1414[11]_i_8_n_0 ;
  wire \tmp6_reg_1414[11]_i_9_n_0 ;
  wire \tmp6_reg_1414[15]_i_2_n_0 ;
  wire \tmp6_reg_1414[15]_i_3_n_0 ;
  wire \tmp6_reg_1414[15]_i_4_n_0 ;
  wire \tmp6_reg_1414[15]_i_5_n_0 ;
  wire \tmp6_reg_1414[15]_i_6__0_n_0 ;
  wire \tmp6_reg_1414[15]_i_7_n_0 ;
  wire \tmp6_reg_1414[15]_i_8_n_0 ;
  wire \tmp6_reg_1414[3]_i_2_n_0 ;
  wire \tmp6_reg_1414[3]_i_3_n_0 ;
  wire \tmp6_reg_1414[3]_i_4_n_0 ;
  wire \tmp6_reg_1414[3]_i_5_n_0 ;
  wire \tmp6_reg_1414[3]_i_6_n_0 ;
  wire \tmp6_reg_1414[3]_i_7_n_0 ;
  wire \tmp6_reg_1414[3]_i_8_n_0 ;
  wire \tmp6_reg_1414[7]_i_2_n_0 ;
  wire \tmp6_reg_1414[7]_i_3_n_0 ;
  wire \tmp6_reg_1414[7]_i_4_n_0 ;
  wire \tmp6_reg_1414[7]_i_5_n_0 ;
  wire \tmp6_reg_1414[7]_i_6_n_0 ;
  wire \tmp6_reg_1414[7]_i_7_n_0 ;
  wire \tmp6_reg_1414[7]_i_8_n_0 ;
  wire \tmp6_reg_1414[7]_i_9_n_0 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_0 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[11]_i_1_n_3 ;
  wire \tmp6_reg_1414_reg[15]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[15]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[15]_i_1_n_3 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_0 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[3]_i_1_n_3 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_0 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_1 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_2 ;
  wire \tmp6_reg_1414_reg[7]_i_1_n_3 ;
  wire [15:0]tmp8_fu_956_p2;
  wire [15:0]tmp8_reg_1439;
  wire \tmp8_reg_1439[11]_i_11_n_0 ;
  wire \tmp8_reg_1439[11]_i_12_n_0 ;
  wire \tmp8_reg_1439[11]_i_13_n_0 ;
  wire \tmp8_reg_1439[11]_i_14_n_0 ;
  wire \tmp8_reg_1439[11]_i_15_n_0 ;
  wire \tmp8_reg_1439[11]_i_16_n_0 ;
  wire \tmp8_reg_1439[11]_i_17_n_0 ;
  wire \tmp8_reg_1439[11]_i_18_n_0 ;
  wire \tmp8_reg_1439[11]_i_2_n_0 ;
  wire \tmp8_reg_1439[11]_i_3_n_0 ;
  wire \tmp8_reg_1439[11]_i_4_n_0 ;
  wire \tmp8_reg_1439[11]_i_5_n_0 ;
  wire \tmp8_reg_1439[11]_i_6_n_0 ;
  wire \tmp8_reg_1439[11]_i_7_n_0 ;
  wire \tmp8_reg_1439[11]_i_8_n_0 ;
  wire \tmp8_reg_1439[11]_i_9_n_0 ;
  wire \tmp8_reg_1439[15]_i_11_n_0 ;
  wire \tmp8_reg_1439[15]_i_12_n_0 ;
  wire \tmp8_reg_1439[15]_i_13_n_0 ;
  wire \tmp8_reg_1439[15]_i_14_n_0 ;
  wire \tmp8_reg_1439[15]_i_15__0_n_0 ;
  wire \tmp8_reg_1439[15]_i_16_n_0 ;
  wire \tmp8_reg_1439[15]_i_17_n_0 ;
  wire \tmp8_reg_1439[15]_i_18_n_0 ;
  wire \tmp8_reg_1439[15]_i_19_n_0 ;
  wire \tmp8_reg_1439[15]_i_20_n_0 ;
  wire \tmp8_reg_1439[15]_i_21_n_0 ;
  wire \tmp8_reg_1439[15]_i_22_n_0 ;
  wire \tmp8_reg_1439[15]_i_23_n_0 ;
  wire \tmp8_reg_1439[15]_i_24_n_0 ;
  wire \tmp8_reg_1439[15]_i_25_n_0 ;
  wire \tmp8_reg_1439[15]_i_2_n_0 ;
  wire \tmp8_reg_1439[15]_i_3_n_0 ;
  wire \tmp8_reg_1439[15]_i_4_n_0 ;
  wire \tmp8_reg_1439[15]_i_6_n_0 ;
  wire \tmp8_reg_1439[15]_i_7_n_0 ;
  wire \tmp8_reg_1439[15]_i_8_n_0 ;
  wire \tmp8_reg_1439[3]_i_2_n_0 ;
  wire \tmp8_reg_1439[3]_i_3_n_0 ;
  wire \tmp8_reg_1439[3]_i_4_n_0 ;
  wire \tmp8_reg_1439[3]_i_5_n_0 ;
  wire \tmp8_reg_1439[3]_i_6_n_0 ;
  wire \tmp8_reg_1439[3]_i_7_n_0 ;
  wire \tmp8_reg_1439[3]_i_8_n_0 ;
  wire \tmp8_reg_1439[7]_i_11_n_0 ;
  wire \tmp8_reg_1439[7]_i_12_n_0 ;
  wire \tmp8_reg_1439[7]_i_13_n_0 ;
  wire \tmp8_reg_1439[7]_i_14_n_0 ;
  wire \tmp8_reg_1439[7]_i_15_n_0 ;
  wire \tmp8_reg_1439[7]_i_16_n_0 ;
  wire \tmp8_reg_1439[7]_i_17_n_0 ;
  wire \tmp8_reg_1439[7]_i_2_n_0 ;
  wire \tmp8_reg_1439[7]_i_3_n_0 ;
  wire \tmp8_reg_1439[7]_i_4_n_0 ;
  wire \tmp8_reg_1439[7]_i_5_n_0 ;
  wire \tmp8_reg_1439[7]_i_6_n_0 ;
  wire \tmp8_reg_1439[7]_i_7_n_0 ;
  wire \tmp8_reg_1439[7]_i_8_n_0 ;
  wire \tmp8_reg_1439[7]_i_9_n_0 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_0 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_1 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_2 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_3 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_4 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_5 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_6 ;
  wire \tmp8_reg_1439_reg[11]_i_10_n_7 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_0 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[11]_i_1_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_0 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_1 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_2 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_4 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_5 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_6 ;
  wire \tmp8_reg_1439_reg[15]_i_10_n_7 ;
  wire \tmp8_reg_1439_reg[15]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[15]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[15]_i_1_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_1 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_2 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_3 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_4 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_5 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_6 ;
  wire \tmp8_reg_1439_reg[15]_i_9_n_7 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_0 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[3]_i_1_n_3 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_0 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_1 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_2 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_3 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_4 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_5 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_6 ;
  wire \tmp8_reg_1439_reg[7]_i_10_n_7 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_0 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_1 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_2 ;
  wire \tmp8_reg_1439_reg[7]_i_1_n_3 ;
  wire [10:0]tmp_113_reg_1157;
  wire [10:0]tmp_114_reg_1180_reg__0__0;
  wire tmp_115_fu_484_p2_i_10__0_n_0;
  wire tmp_115_fu_484_p2_i_11__0_n_0;
  wire tmp_115_fu_484_p2_i_12__0_n_0;
  wire tmp_115_fu_484_p2_i_13__0_n_0;
  wire tmp_115_fu_484_p2_i_14__0_n_0;
  wire tmp_115_fu_484_p2_i_15_n_0;
  wire tmp_115_fu_484_p2_i_1__0_n_1;
  wire tmp_115_fu_484_p2_i_1__0_n_2;
  wire tmp_115_fu_484_p2_i_1__0_n_3;
  wire tmp_115_fu_484_p2_i_2__0_n_0;
  wire tmp_115_fu_484_p2_i_2__0_n_1;
  wire tmp_115_fu_484_p2_i_2__0_n_2;
  wire tmp_115_fu_484_p2_i_2__0_n_3;
  wire tmp_115_fu_484_p2_i_3__0_n_0;
  wire tmp_115_fu_484_p2_i_3__0_n_1;
  wire tmp_115_fu_484_p2_i_3__0_n_2;
  wire tmp_115_fu_484_p2_i_3__0_n_3;
  wire tmp_115_fu_484_p2_i_4__0_n_0;
  wire tmp_115_fu_484_p2_i_5__0_n_0;
  wire tmp_115_fu_484_p2_i_6__0_n_0;
  wire tmp_115_fu_484_p2_i_7__0_n_0;
  wire tmp_115_fu_484_p2_i_8__0_n_0;
  wire tmp_115_fu_484_p2_i_9__0_n_0;
  wire tmp_115_fu_484_p2_n_100;
  wire tmp_115_fu_484_p2_n_101;
  wire tmp_115_fu_484_p2_n_102;
  wire tmp_115_fu_484_p2_n_103;
  wire tmp_115_fu_484_p2_n_104;
  wire tmp_115_fu_484_p2_n_105;
  wire tmp_115_fu_484_p2_n_94;
  wire tmp_115_fu_484_p2_n_95;
  wire tmp_115_fu_484_p2_n_96;
  wire tmp_115_fu_484_p2_n_97;
  wire tmp_115_fu_484_p2_n_98;
  wire tmp_115_fu_484_p2_n_99;
  wire [10:0]tmp_121_fu_534_p2;
  wire \tmp_121_reg_1219[10]_i_2__0_n_0 ;
  wire \tmp_121_reg_1219[10]_i_3__0_n_0 ;
  wire \tmp_121_reg_1219[10]_i_4__0_n_0 ;
  wire \tmp_121_reg_1219[3]_i_2__0_n_0 ;
  wire \tmp_121_reg_1219[3]_i_3__0_n_0 ;
  wire \tmp_121_reg_1219[3]_i_4__0_n_0 ;
  wire \tmp_121_reg_1219[3]_i_5__0_n_0 ;
  wire \tmp_121_reg_1219[7]_i_2__0_n_0 ;
  wire \tmp_121_reg_1219[7]_i_3__0_n_0 ;
  wire \tmp_121_reg_1219[7]_i_4__0_n_0 ;
  wire \tmp_121_reg_1219[7]_i_5__0_n_0 ;
  wire \tmp_121_reg_1219_reg[10]_i_1__0_n_2 ;
  wire \tmp_121_reg_1219_reg[10]_i_1__0_n_3 ;
  wire \tmp_121_reg_1219_reg[3]_i_1__0_n_0 ;
  wire \tmp_121_reg_1219_reg[3]_i_1__0_n_1 ;
  wire \tmp_121_reg_1219_reg[3]_i_1__0_n_2 ;
  wire \tmp_121_reg_1219_reg[3]_i_1__0_n_3 ;
  wire \tmp_121_reg_1219_reg[7]_i_1__0_n_0 ;
  wire \tmp_121_reg_1219_reg[7]_i_1__0_n_1 ;
  wire \tmp_121_reg_1219_reg[7]_i_1__0_n_2 ;
  wire \tmp_121_reg_1219_reg[7]_i_1__0_n_3 ;
  wire \tmp_121_reg_1219_reg_n_0_[10] ;
  wire \tmp_121_reg_1219_reg_n_0_[8] ;
  wire \tmp_121_reg_1219_reg_n_0_[9] ;
  wire [10:0]tmp_122_reg_1249;
  wire [10:2]tmp_125_fu_578_p1;
  wire \tmp_127_0_1_cast_reg_1192[10]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[1]_i_1__0_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[2]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[3]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[4]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[5]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[6]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[7]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[8]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1192[9]_i_1_n_0 ;
  wire [10:0]tmp_127_0_1_cast_reg_1192_reg__0__0;
  wire \tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ;
  wire \tmp_127_0_2_cast_reg_1199[7]_i_2_n_0 ;
  wire [10:1]tmp_127_0_2_cast_reg_1199_reg__0__0;
  wire tmp_128_2_1_reg_1349_reg_n_100;
  wire tmp_128_2_1_reg_1349_reg_n_101;
  wire tmp_128_2_1_reg_1349_reg_n_102;
  wire tmp_128_2_1_reg_1349_reg_n_103;
  wire tmp_128_2_1_reg_1349_reg_n_104;
  wire tmp_128_2_1_reg_1349_reg_n_105;
  wire tmp_128_2_1_reg_1349_reg_n_95;
  wire tmp_128_2_1_reg_1349_reg_n_96;
  wire tmp_128_2_1_reg_1349_reg_n_97;
  wire tmp_128_2_1_reg_1349_reg_n_98;
  wire tmp_128_2_1_reg_1349_reg_n_99;
  wire tmp_128_2_2_reg_1354_reg_n_100;
  wire tmp_128_2_2_reg_1354_reg_n_101;
  wire tmp_128_2_2_reg_1354_reg_n_102;
  wire tmp_128_2_2_reg_1354_reg_n_103;
  wire tmp_128_2_2_reg_1354_reg_n_104;
  wire tmp_128_2_2_reg_1354_reg_n_105;
  wire tmp_128_2_2_reg_1354_reg_n_95;
  wire tmp_128_2_2_reg_1354_reg_n_96;
  wire tmp_128_2_2_reg_1354_reg_n_97;
  wire tmp_128_2_2_reg_1354_reg_n_98;
  wire tmp_128_2_2_reg_1354_reg_n_99;
  wire tmp_128_2_reg_1344_reg_i_1__0_n_2;
  wire tmp_128_2_reg_1344_reg_i_1__0_n_3;
  wire tmp_128_2_reg_1344_reg_i_1__0_n_5;
  wire tmp_128_2_reg_1344_reg_i_1__0_n_6;
  wire tmp_128_2_reg_1344_reg_i_1__0_n_7;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_0;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_1;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_2;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_3;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_4;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_5;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_6;
  wire tmp_128_2_reg_1344_reg_i_2__0_n_7;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_0;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_1;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_2;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_3;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_4;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_5;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_6;
  wire tmp_128_2_reg_1344_reg_i_3__0_n_7;
  wire tmp_128_2_reg_1344_reg_i_4__0_n_0;
  wire tmp_128_2_reg_1344_reg_n_100;
  wire tmp_128_2_reg_1344_reg_n_101;
  wire tmp_128_2_reg_1344_reg_n_102;
  wire tmp_128_2_reg_1344_reg_n_103;
  wire tmp_128_2_reg_1344_reg_n_104;
  wire tmp_128_2_reg_1344_reg_n_105;
  wire tmp_128_2_reg_1344_reg_n_95;
  wire tmp_128_2_reg_1344_reg_n_96;
  wire tmp_128_2_reg_1344_reg_n_97;
  wire tmp_128_2_reg_1344_reg_n_98;
  wire tmp_128_2_reg_1344_reg_n_99;
  wire [15:0]tmp_138_2_2_fu_966_p2;
  wire [10:3]tmp_27_fu_559_p2;
  wire [14:0]\tmp_28_reg_1314_reg[14]_0 ;
  wire [14:0]tmp_29_reg_1319;
  wire [14:0]tmp_30_reg_1359;
  wire [14:0]tmp_31_reg_1364;
  wire [14:0]tmp_32_reg_1394;
  wire [14:0]tmp_33_reg_1399;
  wire [14:0]tmp_34_reg_1419;
  wire [14:0]tmp_35_reg_1424;
  wire [14:0]tmp_36_reg_1429;
  wire tmp_reg_11620;
  wire [3:2]\NLW_ap_CS_fsm_reg[17]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_1209_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_1209_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul2_reg_1121_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul2_reg_1121_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul5_reg_1116_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_1116_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_1214_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_1214_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_1129_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_1129_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_1152_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_1152_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_1175_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_1175_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_19__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_8__0_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_28__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_28__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_52_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_1_i_8_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_66__1_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_66__1_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_70__1_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_70__1_O_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1280_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_1_reg_1280_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_1_reg_1280_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1280_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp5_1_reg_1280_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_1_reg_1280_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp5_1_reg_1280_reg_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp5_1_reg_1280_reg_i_1__0_O_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1232_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_reg_1232_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_reg_1232_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_reg_1232_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp5_reg_1232_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_reg_1232_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp5_reg_1232_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp5_reg_1232_reg_i_1__0_O_UNCONNECTED;
  wire [3:3]\NLW_tmp6_reg_1414_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp8_reg_1439_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp8_reg_1439_reg[15]_i_9_CO_UNCONNECTED ;
  wire NLW_tmp_115_fu_484_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_115_fu_484_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_115_fu_484_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_115_fu_484_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_115_fu_484_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_115_fu_484_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_115_fu_484_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_115_fu_484_p2_i_1__0_CO_UNCONNECTED;
  wire [3:2]\NLW_tmp_121_reg_1219_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_121_reg_1219_reg[10]_i_1__0_O_UNCONNECTED ;
  wire NLW_tmp_128_2_1_reg_1349_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1349_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_1_reg_1349_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_1_reg_1349_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_1_reg_1349_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_128_2_1_reg_1349_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_1_reg_1349_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1354_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_2_reg_1354_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_2_reg_1354_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_2_reg_1354_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_128_2_2_reg_1354_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_2_reg_1354_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1344_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_reg_1344_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_reg_1344_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_reg_1344_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_128_2_reg_1344_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_reg_1344_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_128_2_reg_1344_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_128_2_reg_1344_reg_i_1__0_O_UNCONNECTED;

  design_1_network_0_0_conv2d_fix16_228_Conv2D_3_b Conv2D_3_b_U
       (.Q({\out_d_reg_291_reg_n_0_[3] ,\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] ,\out_d_reg_291_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[11] ({Conv2D_3_b_U_n_0,Conv2D_3_b_U_n_1,Conv2D_3_b_U_n_2,Conv2D_3_b_U_n_3,Conv2D_3_b_U_n_4,Conv2D_3_b_U_n_5,Conv2D_3_b_U_n_6,Conv2D_3_b_U_n_7,Conv2D_3_b_U_n_8,Conv2D_3_b_U_n_9,Conv2D_3_b_U_n_10,Conv2D_3_b_U_n_11}));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_11),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_1),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_0),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_10),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_9),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_8),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_1139_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_3_b_U_n_2),
        .Q(Q[9]),
        .R(1'b0));
  design_1_network_0_0_conv2d_fix16_228_Conv2D_3_w Conv2D_3_w_U
       (.DOBDO(Conv2D_3_w_q1),
        .Q(tmp_122_reg_1249),
        .\ap_CS_fsm_reg[11] (Conv2D_3_w_U_n_0),
        .ap_clk(ap_clk),
        .q0(Conv2D_3_w_q0),
        .q2(Conv2D_3_w_q2),
        .q2_reg({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .\tmp_122_reg_1249_reg[10] ({\tmp_121_reg_1219_reg_n_0_[10] ,\tmp_121_reg_1219_reg_n_0_[9] ,\tmp_121_reg_1219_reg_n_0_[8] ,tmp_27_fu_559_p2}),
        .tmp_125_fu_578_p1(tmp_125_fu_578_p1));
  LUT6 #(
    .INIT(64'h5050505C50505050)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__2_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Conv2D_3_w_U_n_0),
        .I4(ap_CS_fsm_state13),
        .I5(\ap_CS_fsm[0]_i_3__2_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_state4),
        .I1(RSTC),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_416_p2),
        .I5(ram_reg_0_i_24__0_n_0),
        .O(\ap_CS_fsm[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_3__2 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state6),
        .I3(CEA2),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[0]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[17]_i_1__2 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_514_p2),
        .O(ap_NS_fsm[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[17]_i_4__2 
       (.I0(\in_d_reg_348_reg_n_0_[15] ),
        .O(\ap_CS_fsm[17]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_5__2 
       (.I0(\in_d_reg_348_reg_n_0_[14] ),
        .I1(\in_d_reg_348_reg_n_0_[13] ),
        .I2(\in_d_reg_348_reg_n_0_[12] ),
        .O(\ap_CS_fsm[17]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_6__2 
       (.I0(\in_d_reg_348_reg_n_0_[11] ),
        .I1(\in_d_reg_348_reg_n_0_[10] ),
        .I2(\in_d_reg_348_reg_n_0_[9] ),
        .O(\ap_CS_fsm[17]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_7__2 
       (.I0(\in_d_reg_348_reg_n_0_[8] ),
        .I1(\in_d_reg_348_reg_n_0_[7] ),
        .I2(\in_d_reg_348_reg_n_0_[6] ),
        .O(\ap_CS_fsm[17]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[17]_i_8__2 
       (.I0(\in_d_reg_348_reg_n_0_[5] ),
        .I1(\in_d_reg_348_reg_n_0_[4] ),
        .I2(\in_d_reg_348_reg_n_0_[3] ),
        .O(\ap_CS_fsm[17]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_9__2 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .I1(\in_d_reg_348_reg_n_0_[1] ),
        .I2(\in_d_reg_348_reg_n_0_[0] ),
        .O(\ap_CS_fsm[17]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_440_p2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_416_p2),
        .I4(ram_reg_0[2]),
        .I5(ram_reg_0[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_416_p2),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__13 
       (.I0(exitcond5_fu_416_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(\out_d_reg_291_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(\out_d_reg_291_reg_n_0_[14] ),
        .I1(\out_d_reg_291_reg_n_0_[13] ),
        .I2(\out_d_reg_291_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(\out_d_reg_291_reg_n_0_[11] ),
        .I1(\out_d_reg_291_reg_n_0_[10] ),
        .I2(\out_d_reg_291_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__2 
       (.I0(\out_d_reg_291_reg_n_0_[8] ),
        .I1(\out_d_reg_291_reg_n_0_[7] ),
        .I2(\out_d_reg_291_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__2 
       (.I0(\out_d_reg_291_reg_n_0_[5] ),
        .I1(\out_d_reg_291_reg_n_0_[4] ),
        .I2(\out_d_reg_291_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__2 
       (.I0(\out_d_reg_291_reg_n_0_[2] ),
        .I1(\out_d_reg_291_reg_n_0_[0] ),
        .I2(\out_d_reg_291_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_0_i_28__0_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_440_p2),
        .O(tmp_reg_11620));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4__2 
       (.I0(\out_h_reg_326_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5__2 
       (.I0(\out_h_reg_326_reg_n_0_[14] ),
        .I1(\out_h_reg_326_reg_n_0_[13] ),
        .I2(\out_h_reg_326_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6__2 
       (.I0(\out_h_reg_326_reg_n_0_[11] ),
        .I1(\out_h_reg_326_reg_n_0_[10] ),
        .I2(\out_h_reg_326_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7__2 
       (.I0(\out_h_reg_326_reg_n_0_[8] ),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .I2(\out_h_reg_326_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[4]_i_8__2 
       (.I0(\out_h_reg_326_reg_n_0_[5] ),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .I2(\out_h_reg_326_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[4]_i_9__2 
       (.I0(\out_h_reg_326_reg_n_0_[2] ),
        .I1(\out_h_reg_326_reg_n_0_[1] ),
        .I2(\out_h_reg_326_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(RSTC),
        .I1(ap_CS_fsm_state19),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_0_i_28__0_n_2),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1__4 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_514_p2),
        .O(\ap_CS_fsm[7]_i_1__4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[17]_i_2__2 
       (.CI(\ap_CS_fsm_reg[17]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[17]_i_2__2_CO_UNCONNECTED [3:2],exitcond2_fu_514_p2,\ap_CS_fsm_reg[17]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[17]_i_4__2_n_0 ,\ap_CS_fsm[17]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[17]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[17]_i_3__2_n_0 ,\ap_CS_fsm_reg[17]_i_3__2_n_1 ,\ap_CS_fsm_reg[17]_i_3__2_n_2 ,\ap_CS_fsm_reg[17]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_6__2_n_0 ,\ap_CS_fsm[17]_i_7__2_n_0 ,\ap_CS_fsm[17]_i_8__2_n_0 ,\ap_CS_fsm[17]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__13_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(\ap_CS_fsm_reg[2]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED [3:2],exitcond5_fu_416_p2,\ap_CS_fsm_reg[2]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__2_n_0 ,\ap_CS_fsm[2]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__2_n_0 ,\ap_CS_fsm_reg[2]_i_3__2_n_1 ,\ap_CS_fsm_reg[2]_i_3__2_n_2 ,\ap_CS_fsm_reg[2]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__2_n_0 ,\ap_CS_fsm[2]_i_7__2_n_0 ,\ap_CS_fsm[2]_i_8__2_n_0 ,\ap_CS_fsm[2]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_11620),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__2 
       (.CI(\ap_CS_fsm_reg[4]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__2_CO_UNCONNECTED [3:2],exitcond4_fu_440_p2,\ap_CS_fsm_reg[4]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4__2_n_0 ,\ap_CS_fsm[4]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__2_n_0 ,\ap_CS_fsm_reg[4]_i_3__2_n_1 ,\ap_CS_fsm_reg[4]_i_3__2_n_2 ,\ap_CS_fsm_reg[4]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6__2_n_0 ,\ap_CS_fsm[4]_i_7__2_n_0 ,\ap_CS_fsm[4]_i_8__2_n_0 ,\ap_CS_fsm[4]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .Q(CEA2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_conv2d_fix16_228_fu_540_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_416_p2),
        .I2(ram_reg_0[1]),
        .I3(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_1209[0]_i_1__0 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .O(in_d_1_fu_519_p2[0]));
  FDRE \in_d_1_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[0]),
        .Q(in_d_1_reg_1209[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[10]),
        .Q(in_d_1_reg_1209[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[11]),
        .Q(in_d_1_reg_1209[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[12]),
        .Q(in_d_1_reg_1209[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[12]_i_1__0 
       (.CI(\in_d_1_reg_1209_reg[8]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_1209_reg[12]_i_1__0_n_0 ,\in_d_1_reg_1209_reg[12]_i_1__0_n_1 ,\in_d_1_reg_1209_reg[12]_i_1__0_n_2 ,\in_d_1_reg_1209_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_519_p2[12:9]),
        .S({\in_d_reg_348_reg_n_0_[12] ,\in_d_reg_348_reg_n_0_[11] ,\in_d_reg_348_reg_n_0_[10] ,\in_d_reg_348_reg_n_0_[9] }));
  FDRE \in_d_1_reg_1209_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[13]),
        .Q(in_d_1_reg_1209[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[14]),
        .Q(in_d_1_reg_1209[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[15]),
        .Q(in_d_1_reg_1209[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[15]_i_1__0 
       (.CI(\in_d_1_reg_1209_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_in_d_1_reg_1209_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\in_d_1_reg_1209_reg[15]_i_1__0_n_2 ,\in_d_1_reg_1209_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_1209_reg[15]_i_1__0_O_UNCONNECTED [3],in_d_1_fu_519_p2[15:13]}),
        .S({1'b0,\in_d_reg_348_reg_n_0_[15] ,\in_d_reg_348_reg_n_0_[14] ,\in_d_reg_348_reg_n_0_[13] }));
  FDRE \in_d_1_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[1]),
        .Q(in_d_1_reg_1209[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[2]),
        .Q(in_d_1_reg_1209[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[3]),
        .Q(in_d_1_reg_1209[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[4]),
        .Q(in_d_1_reg_1209[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\in_d_1_reg_1209_reg[4]_i_1__0_n_0 ,\in_d_1_reg_1209_reg[4]_i_1__0_n_1 ,\in_d_1_reg_1209_reg[4]_i_1__0_n_2 ,\in_d_1_reg_1209_reg[4]_i_1__0_n_3 }),
        .CYINIT(\in_d_reg_348_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_519_p2[4:1]),
        .S({\in_d_reg_348_reg_n_0_[4] ,\in_d_reg_348_reg_n_0_[3] ,\in_d_reg_348_reg_n_0_[2] ,\in_d_reg_348_reg_n_0_[1] }));
  FDRE \in_d_1_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[5]),
        .Q(in_d_1_reg_1209[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[6]),
        .Q(in_d_1_reg_1209[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[7]),
        .Q(in_d_1_reg_1209[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_1209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[8]),
        .Q(in_d_1_reg_1209[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1209_reg[8]_i_1__0 
       (.CI(\in_d_1_reg_1209_reg[4]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_1209_reg[8]_i_1__0_n_0 ,\in_d_1_reg_1209_reg[8]_i_1__0_n_1 ,\in_d_1_reg_1209_reg[8]_i_1__0_n_2 ,\in_d_1_reg_1209_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_519_p2[8:5]),
        .S({\in_d_reg_348_reg_n_0_[8] ,\in_d_reg_348_reg_n_0_[7] ,\in_d_reg_348_reg_n_0_[6] ,\in_d_reg_348_reg_n_0_[5] }));
  FDRE \in_d_1_reg_1209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_519_p2[9]),
        .Q(in_d_1_reg_1209[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \in_d_reg_348[15]_i_1__2 
       (.I0(ram_reg_0_i_28__0_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state17),
        .O(in_d_reg_348));
  FDRE \in_d_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[0]),
        .Q(\in_d_reg_348_reg_n_0_[0] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[10]),
        .Q(\in_d_reg_348_reg_n_0_[10] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[11]),
        .Q(\in_d_reg_348_reg_n_0_[11] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[12]),
        .Q(\in_d_reg_348_reg_n_0_[12] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[13]),
        .Q(\in_d_reg_348_reg_n_0_[13] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[14]),
        .Q(\in_d_reg_348_reg_n_0_[14] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[15]),
        .Q(\in_d_reg_348_reg_n_0_[15] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[1]),
        .Q(\in_d_reg_348_reg_n_0_[1] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[2]),
        .Q(\in_d_reg_348_reg_n_0_[2] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[3]),
        .Q(\in_d_reg_348_reg_n_0_[3] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[4]),
        .Q(\in_d_reg_348_reg_n_0_[4] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[5]),
        .Q(\in_d_reg_348_reg_n_0_[5] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[6]),
        .Q(\in_d_reg_348_reg_n_0_[6] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[7]),
        .Q(\in_d_reg_348_reg_n_0_[7] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[8]),
        .Q(\in_d_reg_348_reg_n_0_[8] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1209[9]),
        .Q(\in_d_reg_348_reg_n_0_[9] ),
        .R(in_d_reg_348));
  LUT1 #(
    .INIT(2'h1)) 
    \input_data_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_28 network_mul_mul_13s_16s_29_1_1_U112
       (.D(p_0_in),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .q0(Conv2D_3_w_q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_29 network_mul_mul_13s_16s_29_1_1_U113
       (.D({network_mul_mul_13s_16s_29_1_1_U113_n_0,network_mul_mul_13s_16s_29_1_1_U113_n_1,network_mul_mul_13s_16s_29_1_1_U113_n_2,network_mul_mul_13s_16s_29_1_1_U113_n_3,network_mul_mul_13s_16s_29_1_1_U113_n_4,network_mul_mul_13s_16s_29_1_1_U113_n_5,network_mul_mul_13s_16s_29_1_1_U113_n_6,network_mul_mul_13s_16s_29_1_1_U113_n_7,network_mul_mul_13s_16s_29_1_1_U113_n_8,network_mul_mul_13s_16s_29_1_1_U113_n_9,network_mul_mul_13s_16s_29_1_1_U113_n_10,network_mul_mul_13s_16s_29_1_1_U113_n_11,network_mul_mul_13s_16s_29_1_1_U113_n_12,network_mul_mul_13s_16s_29_1_1_U113_n_13,network_mul_mul_13s_16s_29_1_1_U113_n_14}),
        .DOBDO(Conv2D_3_w_q1),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .p(DOBDO),
        .reg_3740(reg_3740));
  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_30 network_mul_mul_13s_16s_29_1_1_U120
       (.DOADO(DOADO),
        .O({\tmp8_reg_1439_reg[15]_i_9_n_4 ,\tmp8_reg_1439_reg[15]_i_9_n_5 }),
        .P(tmp_36_reg_1429),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .S(network_mul_mul_13s_16s_29_1_1_U120_n_16),
        .ap_clk(ap_clk),
        .q2(Conv2D_3_w_q2),
        .reg_3700(reg_3700),
        .\tmp8_reg_1439_reg[15] (tmp_33_reg_1399[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1121[1]_i_1__0 
       (.I0(phi_mul1_reg_302[1]),
        .O(next_mul2_fu_411_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1121[5]_i_2__0 
       (.I0(phi_mul1_reg_302[3]),
        .O(\next_mul2_reg_1121[5]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1121[5]_i_3__0 
       (.I0(phi_mul1_reg_302[2]),
        .O(\next_mul2_reg_1121[5]_i_3__0_n_0 ));
  FDRE \next_mul2_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[10]),
        .Q(next_mul2_reg_1121[10]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[11]),
        .Q(next_mul2_reg_1121[11]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1121_reg[11]_i_1 
       (.CI(\next_mul2_reg_1121_reg[9]_i_1__0_n_0 ),
        .CO({\NLW_next_mul2_reg_1121_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul2_reg_1121_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul1_reg_302[10]}),
        .O({\NLW_next_mul2_reg_1121_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul2_fu_411_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul1_reg_302[11:10]}));
  FDRE \next_mul2_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[1]),
        .Q(next_mul2_reg_1121[1]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[2]),
        .Q(next_mul2_reg_1121[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[3]),
        .Q(next_mul2_reg_1121[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[4]),
        .Q(next_mul2_reg_1121[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[5]),
        .Q(next_mul2_reg_1121[5]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1121_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul2_reg_1121_reg[5]_i_1__0_n_0 ,\next_mul2_reg_1121_reg[5]_i_1__0_n_1 ,\next_mul2_reg_1121_reg[5]_i_1__0_n_2 ,\next_mul2_reg_1121_reg[5]_i_1__0_n_3 }),
        .CYINIT(phi_mul1_reg_302[1]),
        .DI(phi_mul1_reg_302[5:2]),
        .O(next_mul2_fu_411_p2[5:2]),
        .S({phi_mul1_reg_302[5:4],\next_mul2_reg_1121[5]_i_2__0_n_0 ,\next_mul2_reg_1121[5]_i_3__0_n_0 }));
  FDRE \next_mul2_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[6]),
        .Q(next_mul2_reg_1121[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[7]),
        .Q(next_mul2_reg_1121[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[8]),
        .Q(next_mul2_reg_1121[8]),
        .R(1'b0));
  FDRE \next_mul2_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_411_p2[9]),
        .Q(next_mul2_reg_1121[9]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1121_reg[9]_i_1__0 
       (.CI(\next_mul2_reg_1121_reg[5]_i_1__0_n_0 ),
        .CO({\next_mul2_reg_1121_reg[9]_i_1__0_n_0 ,\next_mul2_reg_1121_reg[9]_i_1__0_n_1 ,\next_mul2_reg_1121_reg[9]_i_1__0_n_2 ,\next_mul2_reg_1121_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[9:6]),
        .O(next_mul2_fu_411_p2[9:6]),
        .S(phi_mul1_reg_302[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_1116[3]_i_1 
       (.I0(phi_mul4_reg_314[3]),
        .O(next_mul5_fu_406_p2[3]));
  FDRE \next_mul5_reg_1116_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[10]),
        .Q(next_mul5_reg_1116[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1116_reg[10]_i_1__0 
       (.CI(\next_mul5_reg_1116_reg[7]_i_1_n_0 ),
        .CO({\NLW_next_mul5_reg_1116_reg[10]_i_1__0_CO_UNCONNECTED [3:2],\next_mul5_reg_1116_reg[10]_i_1__0_n_2 ,\next_mul5_reg_1116_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul4_reg_314[9:8]}),
        .O({\NLW_next_mul5_reg_1116_reg[10]_i_1__0_O_UNCONNECTED [3],next_mul5_fu_406_p2[10:8]}),
        .S({1'b0,phi_mul4_reg_314[10:8]}));
  FDRE \next_mul5_reg_1116_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[3]),
        .Q(next_mul5_reg_1116[3]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[4]),
        .Q(next_mul5_reg_1116[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[5]),
        .Q(next_mul5_reg_1116[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[6]),
        .Q(next_mul5_reg_1116[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[7]),
        .Q(next_mul5_reg_1116[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1116_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_1116_reg[7]_i_1_n_0 ,\next_mul5_reg_1116_reg[7]_i_1_n_1 ,\next_mul5_reg_1116_reg[7]_i_1_n_2 ,\next_mul5_reg_1116_reg[7]_i_1_n_3 }),
        .CYINIT(phi_mul4_reg_314[3]),
        .DI(phi_mul4_reg_314[7:4]),
        .O(next_mul5_fu_406_p2[7:4]),
        .S(phi_mul4_reg_314[7:4]));
  FDRE \next_mul5_reg_1116_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[8]),
        .Q(next_mul5_reg_1116[8]),
        .R(1'b0));
  FDRE \next_mul5_reg_1116_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_406_p2[9]),
        .Q(next_mul5_reg_1116[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1214[4]_i_1__0 
       (.I0(phi_mul_reg_359[4]),
        .O(next_mul_fu_529_p2[4]));
  FDRE \next_mul_reg_1214_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(next_mul_fu_529_p2[10]),
        .Q(next_mul_reg_1214[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1214_reg[10]_i_1 
       (.CI(\next_mul_reg_1214_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_next_mul_reg_1214_reg[10]_i_1_CO_UNCONNECTED [3:1],\next_mul_reg_1214_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_359[9]}),
        .O({\NLW_next_mul_reg_1214_reg[10]_i_1_O_UNCONNECTED [3:2],next_mul_fu_529_p2[10:9]}),
        .S({1'b0,1'b0,phi_mul_reg_359[10:9]}));
  FDRE \next_mul_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(next_mul_fu_529_p2[4]),
        .Q(next_mul_reg_1214[4]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(next_mul_fu_529_p2[5]),
        .Q(next_mul_reg_1214[5]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(next_mul_fu_529_p2[6]),
        .Q(next_mul_reg_1214[6]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(next_mul_fu_529_p2[7]),
        .Q(next_mul_reg_1214[7]),
        .R(1'b0));
  FDRE \next_mul_reg_1214_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(next_mul_fu_529_p2[8]),
        .Q(next_mul_reg_1214[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1214_reg[8]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul_reg_1214_reg[8]_i_1__0_n_0 ,\next_mul_reg_1214_reg[8]_i_1__0_n_1 ,\next_mul_reg_1214_reg[8]_i_1__0_n_2 ,\next_mul_reg_1214_reg[8]_i_1__0_n_3 }),
        .CYINIT(phi_mul_reg_359[4]),
        .DI(phi_mul_reg_359[8:5]),
        .O(next_mul_fu_529_p2[8:5]),
        .S(phi_mul_reg_359[8:5]));
  FDRE \next_mul_reg_1214_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(next_mul_fu_529_p2[9]),
        .Q(next_mul_reg_1214[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_1129[0]_i_1__0 
       (.I0(\out_d_reg_291_reg_n_0_[0] ),
        .O(out_d_3_fu_421_p2[0]));
  FDRE \out_d_3_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[0]),
        .Q(out_d_3_reg_1129[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[10]),
        .Q(out_d_3_reg_1129[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[11]),
        .Q(out_d_3_reg_1129[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[12]),
        .Q(out_d_3_reg_1129[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[12]_i_1__0 
       (.CI(\out_d_3_reg_1129_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_1129_reg[12]_i_1__0_n_0 ,\out_d_3_reg_1129_reg[12]_i_1__0_n_1 ,\out_d_3_reg_1129_reg[12]_i_1__0_n_2 ,\out_d_3_reg_1129_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_421_p2[12:9]),
        .S({\out_d_reg_291_reg_n_0_[12] ,\out_d_reg_291_reg_n_0_[11] ,\out_d_reg_291_reg_n_0_[10] ,\out_d_reg_291_reg_n_0_[9] }));
  FDRE \out_d_3_reg_1129_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[13]),
        .Q(out_d_3_reg_1129[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[14]),
        .Q(out_d_3_reg_1129[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[15]),
        .Q(out_d_3_reg_1129[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[15]_i_1__0 
       (.CI(\out_d_3_reg_1129_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_3_reg_1129_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_3_reg_1129_reg[15]_i_1__0_n_2 ,\out_d_3_reg_1129_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_1129_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_3_fu_421_p2[15:13]}),
        .S({1'b0,\out_d_reg_291_reg_n_0_[15] ,\out_d_reg_291_reg_n_0_[14] ,\out_d_reg_291_reg_n_0_[13] }));
  FDRE \out_d_3_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[1]),
        .Q(out_d_3_reg_1129[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[2]),
        .Q(out_d_3_reg_1129[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[3]),
        .Q(out_d_3_reg_1129[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[4]),
        .Q(out_d_3_reg_1129[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_3_reg_1129_reg[4]_i_1__0_n_0 ,\out_d_3_reg_1129_reg[4]_i_1__0_n_1 ,\out_d_3_reg_1129_reg[4]_i_1__0_n_2 ,\out_d_3_reg_1129_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_291_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_421_p2[4:1]),
        .S({\out_d_reg_291_reg_n_0_[4] ,\out_d_reg_291_reg_n_0_[3] ,\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] }));
  FDRE \out_d_3_reg_1129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[5]),
        .Q(out_d_3_reg_1129[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[6]),
        .Q(out_d_3_reg_1129[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[7]),
        .Q(out_d_3_reg_1129[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_1129_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[8]),
        .Q(out_d_3_reg_1129[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1129_reg[8]_i_1__0 
       (.CI(\out_d_3_reg_1129_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_1129_reg[8]_i_1__0_n_0 ,\out_d_3_reg_1129_reg[8]_i_1__0_n_1 ,\out_d_3_reg_1129_reg[8]_i_1__0_n_2 ,\out_d_3_reg_1129_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_421_p2[8:5]),
        .S({\out_d_reg_291_reg_n_0_[8] ,\out_d_reg_291_reg_n_0_[7] ,\out_d_reg_291_reg_n_0_[6] ,\out_d_reg_291_reg_n_0_[5] }));
  FDRE \out_d_3_reg_1129_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_421_p2[9]),
        .Q(out_d_3_reg_1129[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_291[15]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_440_p2),
        .O(out_d_reg_291));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_291[15]_i_2__2 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_440_p2),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[0]),
        .Q(\out_d_reg_291_reg_n_0_[0] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[10]),
        .Q(\out_d_reg_291_reg_n_0_[10] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[11]),
        .Q(\out_d_reg_291_reg_n_0_[11] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[12]),
        .Q(\out_d_reg_291_reg_n_0_[12] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[13]),
        .Q(\out_d_reg_291_reg_n_0_[13] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[14]),
        .Q(\out_d_reg_291_reg_n_0_[14] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[15]),
        .Q(\out_d_reg_291_reg_n_0_[15] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[1]),
        .Q(\out_d_reg_291_reg_n_0_[1] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[2]),
        .Q(\out_d_reg_291_reg_n_0_[2] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[3]),
        .Q(\out_d_reg_291_reg_n_0_[3] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[4]),
        .Q(\out_d_reg_291_reg_n_0_[4] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[5]),
        .Q(\out_d_reg_291_reg_n_0_[5] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[6]),
        .Q(\out_d_reg_291_reg_n_0_[6] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[7]),
        .Q(\out_d_reg_291_reg_n_0_[7] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[8]),
        .Q(\out_d_reg_291_reg_n_0_[8] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1129[9]),
        .Q(\out_d_reg_291_reg_n_0_[9] ),
        .R(out_d_reg_291));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_1152[0]_i_1__0 
       (.I0(\out_h_reg_326_reg_n_0_[0] ),
        .O(out_h_3_fu_445_p2[0]));
  FDRE \out_h_3_reg_1152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[0]),
        .Q(out_h_3_reg_1152[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[10]),
        .Q(out_h_3_reg_1152[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[11]),
        .Q(out_h_3_reg_1152[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[12]),
        .Q(out_h_3_reg_1152[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[12]_i_1__0 
       (.CI(\out_h_3_reg_1152_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_1152_reg[12]_i_1__0_n_0 ,\out_h_3_reg_1152_reg[12]_i_1__0_n_1 ,\out_h_3_reg_1152_reg[12]_i_1__0_n_2 ,\out_h_3_reg_1152_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_445_p2[12:9]),
        .S({\out_h_reg_326_reg_n_0_[12] ,\out_h_reg_326_reg_n_0_[11] ,\out_h_reg_326_reg_n_0_[10] ,\out_h_reg_326_reg_n_0_[9] }));
  FDRE \out_h_3_reg_1152_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[13]),
        .Q(out_h_3_reg_1152[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[14]),
        .Q(out_h_3_reg_1152[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[15]),
        .Q(out_h_3_reg_1152[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[15]_i_1__0 
       (.CI(\out_h_3_reg_1152_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_3_reg_1152_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_3_reg_1152_reg[15]_i_1__0_n_2 ,\out_h_3_reg_1152_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_1152_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_3_fu_445_p2[15:13]}),
        .S({1'b0,\out_h_reg_326_reg_n_0_[15] ,\out_h_reg_326_reg_n_0_[14] ,\out_h_reg_326_reg_n_0_[13] }));
  FDRE \out_h_3_reg_1152_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[1]),
        .Q(out_h_3_reg_1152[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[2]),
        .Q(out_h_3_reg_1152[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[3]),
        .Q(out_h_3_reg_1152[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[4]),
        .Q(out_h_3_reg_1152[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_3_reg_1152_reg[4]_i_1__0_n_0 ,\out_h_3_reg_1152_reg[4]_i_1__0_n_1 ,\out_h_3_reg_1152_reg[4]_i_1__0_n_2 ,\out_h_3_reg_1152_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_h_reg_326_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_445_p2[4:1]),
        .S({\out_h_reg_326_reg_n_0_[4] ,\out_h_reg_326_reg_n_0_[3] ,\out_h_reg_326_reg_n_0_[2] ,\out_h_reg_326_reg_n_0_[1] }));
  FDRE \out_h_3_reg_1152_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[5]),
        .Q(out_h_3_reg_1152[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[6]),
        .Q(out_h_3_reg_1152[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[7]),
        .Q(out_h_3_reg_1152[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_1152_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[8]),
        .Q(out_h_3_reg_1152[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1152_reg[8]_i_1__0 
       (.CI(\out_h_3_reg_1152_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_1152_reg[8]_i_1__0_n_0 ,\out_h_3_reg_1152_reg[8]_i_1__0_n_1 ,\out_h_3_reg_1152_reg[8]_i_1__0_n_2 ,\out_h_3_reg_1152_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_445_p2[8:5]),
        .S({\out_h_reg_326_reg_n_0_[8] ,\out_h_reg_326_reg_n_0_[7] ,\out_h_reg_326_reg_n_0_[6] ,\out_h_reg_326_reg_n_0_[5] }));
  FDRE \out_h_3_reg_1152_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_445_p2[9]),
        .Q(out_h_3_reg_1152[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_326[15]_i_1__2 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_28__0_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_326));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_326[15]_i_2__2 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_28__0_n_2),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[0]),
        .Q(\out_h_reg_326_reg_n_0_[0] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[10]),
        .Q(\out_h_reg_326_reg_n_0_[10] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[11]),
        .Q(\out_h_reg_326_reg_n_0_[11] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[12]),
        .Q(\out_h_reg_326_reg_n_0_[12] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[13]),
        .Q(\out_h_reg_326_reg_n_0_[13] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[14]),
        .Q(\out_h_reg_326_reg_n_0_[14] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[15]),
        .Q(\out_h_reg_326_reg_n_0_[15] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[1]),
        .Q(\out_h_reg_326_reg_n_0_[1] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[2]),
        .Q(\out_h_reg_326_reg_n_0_[2] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[3]),
        .Q(\out_h_reg_326_reg_n_0_[3] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[4]),
        .Q(\out_h_reg_326_reg_n_0_[4] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[5]),
        .Q(\out_h_reg_326_reg_n_0_[5] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[6]),
        .Q(\out_h_reg_326_reg_n_0_[6] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[7]),
        .Q(\out_h_reg_326_reg_n_0_[7] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[8]),
        .Q(\out_h_reg_326_reg_n_0_[8] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1152[9]),
        .Q(\out_h_reg_326_reg_n_0_[9] ),
        .R(out_h_reg_326));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_1175[0]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .O(out_w_3_fu_470_p2[0]));
  FDRE \out_w_3_reg_1175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[0]),
        .Q(out_w_3_reg_1175[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[10]),
        .Q(out_w_3_reg_1175[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[11]),
        .Q(out_w_3_reg_1175[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[12]),
        .Q(out_w_3_reg_1175[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[12]_i_1__0 
       (.CI(\out_w_3_reg_1175_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_1175_reg[12]_i_1__0_n_0 ,\out_w_3_reg_1175_reg[12]_i_1__0_n_1 ,\out_w_3_reg_1175_reg[12]_i_1__0_n_2 ,\out_w_3_reg_1175_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_470_p2[12:9]),
        .S(out_w_reg_337[12:9]));
  FDRE \out_w_3_reg_1175_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[13]),
        .Q(out_w_3_reg_1175[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[14]),
        .Q(out_w_3_reg_1175[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[15]),
        .Q(out_w_3_reg_1175[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[15]_i_1__0 
       (.CI(\out_w_3_reg_1175_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_3_reg_1175_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_3_reg_1175_reg[15]_i_1__0_n_2 ,\out_w_3_reg_1175_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_1175_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_3_fu_470_p2[15:13]}),
        .S({1'b0,out_w_reg_337[15:13]}));
  FDRE \out_w_3_reg_1175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[1]),
        .Q(out_w_3_reg_1175[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[2]),
        .Q(out_w_3_reg_1175[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[3]),
        .Q(out_w_3_reg_1175[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[4]),
        .Q(out_w_3_reg_1175[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_3_reg_1175_reg[4]_i_1__0_n_0 ,\out_w_3_reg_1175_reg[4]_i_1__0_n_1 ,\out_w_3_reg_1175_reg[4]_i_1__0_n_2 ,\out_w_3_reg_1175_reg[4]_i_1__0_n_3 }),
        .CYINIT(out_w_reg_337[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_470_p2[4:1]),
        .S(out_w_reg_337[4:1]));
  FDRE \out_w_3_reg_1175_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[5]),
        .Q(out_w_3_reg_1175[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[6]),
        .Q(out_w_3_reg_1175[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[7]),
        .Q(out_w_3_reg_1175[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_1175_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[8]),
        .Q(out_w_3_reg_1175[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1175_reg[8]_i_1__0 
       (.CI(\out_w_3_reg_1175_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_1175_reg[8]_i_1__0_n_0 ,\out_w_3_reg_1175_reg[8]_i_1__0_n_1 ,\out_w_3_reg_1175_reg[8]_i_1__0_n_2 ,\out_w_3_reg_1175_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_470_p2[8:5]),
        .S(out_w_reg_337[8:5]));
  FDRE \out_w_3_reg_1175_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_470_p2[9]),
        .Q(out_w_3_reg_1175[9]),
        .R(1'b0));
  FDRE \out_w_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[0]),
        .Q(out_w_reg_337[0]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[10]),
        .Q(out_w_reg_337[10]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[11]),
        .Q(out_w_reg_337[11]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[12]),
        .Q(out_w_reg_337[12]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[13]),
        .Q(out_w_reg_337[13]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[14]),
        .Q(out_w_reg_337[14]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[15]),
        .Q(out_w_reg_337[15]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[1]),
        .Q(out_w_reg_337[1]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[2]),
        .Q(out_w_reg_337[2]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[3]),
        .Q(out_w_reg_337[3]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[4]),
        .Q(out_w_reg_337[4]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[5]),
        .Q(out_w_reg_337[5]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[6]),
        .Q(out_w_reg_337[6]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[7]),
        .Q(out_w_reg_337[7]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[8]),
        .Q(out_w_reg_337[8]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1175[9]),
        .Q(out_w_reg_337[9]),
        .R(RSTC));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_1187[11]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_28__0_n_2),
        .O(exitcond3_fu_465_p2));
  FDRE \output_addr11_reg_1187_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_105),
        .Q(output_addr11_reg_1187[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_95),
        .Q(output_addr11_reg_1187[10]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_94),
        .Q(output_addr11_reg_1187[11]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_104),
        .Q(output_addr11_reg_1187[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_103),
        .Q(output_addr11_reg_1187[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_102),
        .Q(output_addr11_reg_1187[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_101),
        .Q(output_addr11_reg_1187[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_100),
        .Q(output_addr11_reg_1187[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_99),
        .Q(output_addr11_reg_1187[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_98),
        .Q(output_addr11_reg_1187[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_97),
        .Q(output_addr11_reg_1187[8]),
        .R(1'b0));
  FDRE \output_addr11_reg_1187_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(tmp_115_fu_484_p2_n_96),
        .Q(output_addr11_reg_1187[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_2__0 
       (.I0(Q[11]),
        .I1(q0[11]),
        .O(\Conv2D_3_b_load_cast_reg_1139_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_16__0 
       (.I0(Q[10]),
        .I1(q0[10]),
        .O(\p_tmp_s_reg_1444[14]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_17__0 
       (.I0(Q[9]),
        .I1(q0[9]),
        .O(\p_tmp_s_reg_1444[14]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_18__0 
       (.I0(Q[8]),
        .I1(q0[8]),
        .O(\p_tmp_s_reg_1444[14]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_1444[14]_i_1__0 
       (.I0(ap_CS_fsm_state18),
        .I1(O),
        .O(p_tmp_s_reg_1444));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_20__0 
       (.I0(Q[7]),
        .I1(q0[7]),
        .O(\p_tmp_s_reg_1444[14]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_21__0 
       (.I0(Q[6]),
        .I1(q0[6]),
        .O(\p_tmp_s_reg_1444[14]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_22__0 
       (.I0(Q[5]),
        .I1(q0[5]),
        .O(\p_tmp_s_reg_1444[14]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_23__0 
       (.I0(Q[4]),
        .I1(q0[4]),
        .O(\p_tmp_s_reg_1444[14]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_24__0 
       (.I0(Q[3]),
        .I1(q0[3]),
        .O(\p_tmp_s_reg_1444[14]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_25__0 
       (.I0(Q[2]),
        .I1(q0[2]),
        .O(\p_tmp_s_reg_1444[14]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_26__0 
       (.I0(Q[1]),
        .I1(q0[1]),
        .O(\p_tmp_s_reg_1444[14]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_27__0 
       (.I0(Q[0]),
        .I1(q0[0]),
        .O(\p_tmp_s_reg_1444[14]_i_27__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1444[14]_i_4__0 
       (.I0(Q[11]),
        .O(\Conv2D_3_b_load_cast_reg_1139_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_7__0 
       (.I0(Q[11]),
        .I1(q0[12]),
        .O(\Conv2D_3_b_load_cast_reg_1139_reg[11]_2 ));
  FDRE \p_tmp_s_reg_1444_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[0] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[10] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[11] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[12] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[13] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[14] ),
        .R(p_tmp_s_reg_1444));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_13__0 
       (.CI(\p_tmp_s_reg_1444_reg[14]_i_19__0_n_0 ),
        .CO({\p_tmp_s_reg_1444_reg[14]_i_13__0_n_0 ,\p_tmp_s_reg_1444_reg[14]_i_13__0_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_13__0_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_13__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\NLW_p_tmp_s_reg_1444_reg[14]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1444[14]_i_20__0_n_0 ,\p_tmp_s_reg_1444[14]_i_21__0_n_0 ,\p_tmp_s_reg_1444[14]_i_22__0_n_0 ,\p_tmp_s_reg_1444[14]_i_23__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_19__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1444_reg[14]_i_19__0_n_0 ,\p_tmp_s_reg_1444_reg[14]_i_19__0_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_19__0_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_19__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\NLW_p_tmp_s_reg_1444_reg[14]_i_19__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1444[14]_i_24__0_n_0 ,\p_tmp_s_reg_1444[14]_i_25__0_n_0 ,\p_tmp_s_reg_1444[14]_i_26__0_n_0 ,\p_tmp_s_reg_1444[14]_i_27__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_8__0 
       (.CI(\p_tmp_s_reg_1444_reg[14]_i_13__0_n_0 ),
        .CO({CO,\p_tmp_s_reg_1444_reg[14]_i_8__0_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_8__0_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,Q[10:8]}),
        .O(\NLW_p_tmp_s_reg_1444_reg[14]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1444_reg[14]_i_3__0 ,\p_tmp_s_reg_1444[14]_i_16__0_n_0 ,\p_tmp_s_reg_1444[14]_i_17__0_n_0 ,\p_tmp_s_reg_1444[14]_i_18__0_n_0 }));
  FDRE \p_tmp_s_reg_1444_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[1] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[2] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[3] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[4] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[5] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[6] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[7] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[8] ),
        .R(p_tmp_s_reg_1444));
  FDRE \p_tmp_s_reg_1444_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1444_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_1444_reg_n_0_[9] ),
        .R(p_tmp_s_reg_1444));
  FDRE \phi_mul1_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[10]),
        .Q(phi_mul1_reg_302[10]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[11]),
        .Q(phi_mul1_reg_302[11]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[1]),
        .Q(phi_mul1_reg_302[1]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[2]),
        .Q(phi_mul1_reg_302[2]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[3]),
        .Q(phi_mul1_reg_302[3]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[4]),
        .Q(phi_mul1_reg_302[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[5]),
        .Q(phi_mul1_reg_302[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[6]),
        .Q(phi_mul1_reg_302[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[7]),
        .Q(phi_mul1_reg_302[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[8]),
        .Q(phi_mul1_reg_302[8]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1121[9]),
        .Q(phi_mul1_reg_302[9]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[10]),
        .Q(phi_mul4_reg_314[10]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[3]),
        .Q(phi_mul4_reg_314[3]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[4]),
        .Q(phi_mul4_reg_314[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[5]),
        .Q(phi_mul4_reg_314[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[6]),
        .Q(phi_mul4_reg_314[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[7]),
        .Q(phi_mul4_reg_314[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[8]),
        .Q(phi_mul4_reg_314[8]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1116[9]),
        .Q(phi_mul4_reg_314[9]),
        .R(out_d_reg_291));
  FDRE \phi_mul_reg_359_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[10]),
        .Q(phi_mul_reg_359[10]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[4]),
        .Q(phi_mul_reg_359[4]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[5]),
        .Q(phi_mul_reg_359[5]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[6]),
        .Q(phi_mul_reg_359[6]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[7]),
        .Q(phi_mul_reg_359[7]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[8]),
        .Q(phi_mul_reg_359[8]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1214[9]),
        .Q(phi_mul_reg_359[9]),
        .R(in_d_reg_348));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_10__1
       (.I0(Conv2D_3_array_address0[3]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[3]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_102),
        .O(addr0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_11__1
       (.I0(Conv2D_3_array_address0[2]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[2]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_103),
        .O(addr0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_12__1
       (.I0(Conv2D_3_array_address0[1]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[1]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_104),
        .O(addr0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_13__1
       (.I0(Conv2D_3_array_address0[0]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[0]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_105),
        .O(addr0[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_14
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[7] ),
        .I1(tmp_138_2_2_fu_966_p2[7]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_15__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[6] ),
        .I1(tmp_138_2_2_fu_966_p2[6]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_16__1
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[5] ),
        .I1(tmp_138_2_2_fu_966_p2[5]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_17__1
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[4] ),
        .I1(tmp_138_2_2_fu_966_p2[4]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_18__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[3] ),
        .I1(tmp_138_2_2_fu_966_p2[3]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_19__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[2] ),
        .I1(tmp_138_2_2_fu_966_p2[2]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0[3]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(ram_reg_0[2]),
        .O(ce0));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_20__1
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[1] ),
        .I1(tmp_138_2_2_fu_966_p2[1]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_21__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[0] ),
        .I1(tmp_138_2_2_fu_966_p2[0]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_22__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[8] ),
        .I1(tmp_138_2_2_fu_966_p2[8]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[8]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_0_i_23__2
       (.I0(ram_reg_0[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_28__0_n_2),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_24__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state17),
        .O(ram_reg_0_i_24__0_n_0));
  CARRY4 ram_reg_0_i_25__1
       (.CI(ram_reg_0_i_26__0_n_0),
        .CO({ram_reg_0_i_25__1_n_0,ram_reg_0_i_25__1_n_1,ram_reg_0_i_25__1_n_2,ram_reg_0_i_25__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_29__0_n_0,ram_reg_0_i_30__0_n_0,ram_reg_0_i_31__0_n_0,ram_reg_0_i_32__0_n_0}),
        .O(tmp_138_2_2_fu_966_p2[7:4]),
        .S({ram_reg_0_i_33__0_n_0,ram_reg_0_i_34__0_n_0,ram_reg_0_i_35_n_0,ram_reg_0_i_36_n_0}));
  CARRY4 ram_reg_0_i_26__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_26__0_n_0,ram_reg_0_i_26__0_n_1,ram_reg_0_i_26__0_n_2,ram_reg_0_i_26__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_37_n_0,ram_reg_0_i_38__0_n_0,ram_reg_0_i_39__0_n_0,1'b0}),
        .O(tmp_138_2_2_fu_966_p2[3:0]),
        .S({ram_reg_0_i_40_n_0,ram_reg_0_i_41__0_n_0,ram_reg_0_i_42_n_0,ram_reg_0_i_43__0_n_0}));
  CARRY4 ram_reg_0_i_27
       (.CI(ram_reg_0_i_25__1_n_0),
        .CO({ram_reg_0_i_27_n_0,ram_reg_0_i_27_n_1,ram_reg_0_i_27_n_2,ram_reg_0_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_44_n_0,ram_reg_0_i_45__0_n_0,ram_reg_0_i_46_n_0,ram_reg_0_i_47__0_n_0}),
        .O(tmp_138_2_2_fu_966_p2[11:8]),
        .S({ram_reg_0_i_48_n_0,ram_reg_0_i_49__0_n_0,ram_reg_0_i_50_n_0,ram_reg_0_i_51__0_n_0}));
  CARRY4 ram_reg_0_i_28__0
       (.CI(ram_reg_0_i_52_n_0),
        .CO({NLW_ram_reg_0_i_28__0_CO_UNCONNECTED[3:2],ram_reg_0_i_28__0_n_2,ram_reg_0_i_28__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_28__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_0_i_53__0_n_0,ram_reg_0_i_54_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_29__0
       (.I0(tmp8_reg_1439[6]),
        .I1(tmp2_reg_1434[6]),
        .I2(tmp6_reg_1414[6]),
        .O(ram_reg_0_i_29__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_2__1
       (.I0(Conv2D_3_array_address0[11]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[11]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_94),
        .O(addr0[11]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_30__0
       (.I0(tmp8_reg_1439[5]),
        .I1(tmp2_reg_1434[5]),
        .I2(tmp6_reg_1414[5]),
        .O(ram_reg_0_i_30__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_31__0
       (.I0(tmp8_reg_1439[4]),
        .I1(tmp2_reg_1434[4]),
        .I2(tmp6_reg_1414[4]),
        .O(ram_reg_0_i_31__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_32__0
       (.I0(tmp8_reg_1439[3]),
        .I1(tmp2_reg_1434[3]),
        .I2(tmp6_reg_1414[3]),
        .O(ram_reg_0_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_33__0
       (.I0(tmp6_reg_1414[6]),
        .I1(tmp2_reg_1434[6]),
        .I2(tmp8_reg_1439[6]),
        .I3(tmp6_reg_1414[7]),
        .I4(tmp2_reg_1434[7]),
        .I5(tmp8_reg_1439[7]),
        .O(ram_reg_0_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_34__0
       (.I0(tmp6_reg_1414[5]),
        .I1(tmp2_reg_1434[5]),
        .I2(tmp8_reg_1439[5]),
        .I3(tmp6_reg_1414[6]),
        .I4(tmp2_reg_1434[6]),
        .I5(tmp8_reg_1439[6]),
        .O(ram_reg_0_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_35
       (.I0(tmp6_reg_1414[4]),
        .I1(tmp2_reg_1434[4]),
        .I2(tmp8_reg_1439[4]),
        .I3(tmp6_reg_1414[5]),
        .I4(tmp2_reg_1434[5]),
        .I5(tmp8_reg_1439[5]),
        .O(ram_reg_0_i_35_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_36
       (.I0(tmp6_reg_1414[3]),
        .I1(tmp2_reg_1434[3]),
        .I2(tmp8_reg_1439[3]),
        .I3(tmp6_reg_1414[4]),
        .I4(tmp2_reg_1434[4]),
        .I5(tmp8_reg_1439[4]),
        .O(ram_reg_0_i_36_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_37
       (.I0(tmp8_reg_1439[2]),
        .I1(tmp2_reg_1434[2]),
        .I2(tmp6_reg_1414[2]),
        .O(ram_reg_0_i_37_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_38__0
       (.I0(tmp8_reg_1439[1]),
        .I1(tmp2_reg_1434[1]),
        .I2(tmp6_reg_1414[1]),
        .O(ram_reg_0_i_38__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_39__0
       (.I0(tmp2_reg_1434[0]),
        .I1(tmp6_reg_1414[0]),
        .I2(tmp8_reg_1439[0]),
        .O(ram_reg_0_i_39__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_3__1
       (.I0(Conv2D_3_array_address0[10]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[10]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_95),
        .O(addr0[10]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_40
       (.I0(tmp6_reg_1414[2]),
        .I1(tmp2_reg_1434[2]),
        .I2(tmp8_reg_1439[2]),
        .I3(tmp6_reg_1414[3]),
        .I4(tmp2_reg_1434[3]),
        .I5(tmp8_reg_1439[3]),
        .O(ram_reg_0_i_40_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_41__0
       (.I0(tmp6_reg_1414[1]),
        .I1(tmp2_reg_1434[1]),
        .I2(tmp8_reg_1439[1]),
        .I3(tmp6_reg_1414[2]),
        .I4(tmp2_reg_1434[2]),
        .I5(tmp8_reg_1439[2]),
        .O(ram_reg_0_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_42
       (.I0(tmp8_reg_1439[0]),
        .I1(tmp6_reg_1414[0]),
        .I2(tmp2_reg_1434[0]),
        .I3(tmp6_reg_1414[1]),
        .I4(tmp2_reg_1434[1]),
        .I5(tmp8_reg_1439[1]),
        .O(ram_reg_0_i_42_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_43__0
       (.I0(tmp8_reg_1439[0]),
        .I1(tmp2_reg_1434[0]),
        .I2(tmp6_reg_1414[0]),
        .O(ram_reg_0_i_43__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_44
       (.I0(tmp8_reg_1439[10]),
        .I1(tmp2_reg_1434[10]),
        .I2(tmp6_reg_1414[10]),
        .O(ram_reg_0_i_44_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_45__0
       (.I0(tmp8_reg_1439[9]),
        .I1(tmp2_reg_1434[9]),
        .I2(tmp6_reg_1414[9]),
        .O(ram_reg_0_i_45__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_46
       (.I0(tmp8_reg_1439[8]),
        .I1(tmp2_reg_1434[8]),
        .I2(tmp6_reg_1414[8]),
        .O(ram_reg_0_i_46_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_47__0
       (.I0(tmp8_reg_1439[7]),
        .I1(tmp2_reg_1434[7]),
        .I2(tmp6_reg_1414[7]),
        .O(ram_reg_0_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_48
       (.I0(tmp6_reg_1414[10]),
        .I1(tmp2_reg_1434[10]),
        .I2(tmp8_reg_1439[10]),
        .I3(tmp6_reg_1414[11]),
        .I4(tmp2_reg_1434[11]),
        .I5(tmp8_reg_1439[11]),
        .O(ram_reg_0_i_48_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_49__0
       (.I0(tmp6_reg_1414[9]),
        .I1(tmp2_reg_1434[9]),
        .I2(tmp8_reg_1439[9]),
        .I3(tmp6_reg_1414[10]),
        .I4(tmp2_reg_1434[10]),
        .I5(tmp8_reg_1439[10]),
        .O(ram_reg_0_i_49__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_4__1
       (.I0(Conv2D_3_array_address0[9]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[9]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_96),
        .O(addr0[9]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_50
       (.I0(tmp6_reg_1414[8]),
        .I1(tmp2_reg_1434[8]),
        .I2(tmp8_reg_1439[8]),
        .I3(tmp6_reg_1414[9]),
        .I4(tmp2_reg_1434[9]),
        .I5(tmp8_reg_1439[9]),
        .O(ram_reg_0_i_50_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_51__0
       (.I0(tmp6_reg_1414[7]),
        .I1(tmp2_reg_1434[7]),
        .I2(tmp8_reg_1439[7]),
        .I3(tmp6_reg_1414[8]),
        .I4(tmp2_reg_1434[8]),
        .I5(tmp8_reg_1439[8]),
        .O(ram_reg_0_i_51__0_n_0));
  CARRY4 ram_reg_0_i_52
       (.CI(1'b0),
        .CO({ram_reg_0_i_52_n_0,ram_reg_0_i_52_n_1,ram_reg_0_i_52_n_2,ram_reg_0_i_52_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_52_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_55__0_n_0,ram_reg_0_i_56_n_0,ram_reg_0_i_57__0_n_0,ram_reg_0_i_58_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_53__0
       (.I0(out_w_reg_337[15]),
        .O(ram_reg_0_i_53__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_54
       (.I0(out_w_reg_337[14]),
        .I1(out_w_reg_337[13]),
        .I2(out_w_reg_337[12]),
        .O(ram_reg_0_i_54_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_55__0
       (.I0(out_w_reg_337[11]),
        .I1(out_w_reg_337[10]),
        .I2(out_w_reg_337[9]),
        .O(ram_reg_0_i_55__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_56
       (.I0(out_w_reg_337[8]),
        .I1(out_w_reg_337[7]),
        .I2(out_w_reg_337[6]),
        .O(ram_reg_0_i_56_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_0_i_57__0
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[4]),
        .I2(out_w_reg_337[3]),
        .O(ram_reg_0_i_57__0_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_58
       (.I0(out_w_reg_337[2]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[0]),
        .O(ram_reg_0_i_58_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_5__1
       (.I0(Conv2D_3_array_address0[8]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[8]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_97),
        .O(addr0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_6__1
       (.I0(Conv2D_3_array_address0[7]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[7]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_98),
        .O(addr0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_7__1
       (.I0(Conv2D_3_array_address0[6]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[6]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_99),
        .O(addr0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_8__1
       (.I0(Conv2D_3_array_address0[5]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[5]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_100),
        .O(addr0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_9__1
       (.I0(Conv2D_3_array_address0[4]),
        .I1(ram_reg_0[3]),
        .I2(output_addr11_reg_1187[4]),
        .I3(ram_reg_0_i_24__0_n_0),
        .I4(tmp_115_fu_484_p2_n_101),
        .O(addr0[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_1_i_10
       (.I0(tmp8_reg_1439[12]),
        .I1(tmp2_reg_1434[12]),
        .I2(tmp6_reg_1414[12]),
        .O(ram_reg_1_i_10_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_1_i_11
       (.I0(tmp8_reg_1439[11]),
        .I1(tmp2_reg_1434[11]),
        .I2(tmp6_reg_1414[11]),
        .O(ram_reg_1_i_11_n_0));
  LUT6 #(
    .INIT(64'h3CC369966996C33C)) 
    ram_reg_1_i_12
       (.I0(tmp8_reg_1439[14]),
        .I1(tmp6_reg_1414[15]),
        .I2(tmp2_reg_1434[15]),
        .I3(tmp8_reg_1439[15]),
        .I4(tmp2_reg_1434[14]),
        .I5(tmp6_reg_1414[14]),
        .O(ram_reg_1_i_12_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_1_i_13
       (.I0(tmp6_reg_1414[13]),
        .I1(tmp2_reg_1434[13]),
        .I2(tmp8_reg_1439[13]),
        .I3(tmp6_reg_1414[14]),
        .I4(tmp2_reg_1434[14]),
        .I5(tmp8_reg_1439[14]),
        .O(ram_reg_1_i_13_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_1_i_14
       (.I0(tmp6_reg_1414[12]),
        .I1(tmp2_reg_1434[12]),
        .I2(tmp8_reg_1439[12]),
        .I3(tmp6_reg_1414[13]),
        .I4(tmp2_reg_1434[13]),
        .I5(tmp8_reg_1439[13]),
        .O(ram_reg_1_i_14_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_1_i_15
       (.I0(tmp6_reg_1414[11]),
        .I1(tmp2_reg_1434[11]),
        .I2(tmp8_reg_1439[11]),
        .I3(tmp6_reg_1414[12]),
        .I4(tmp2_reg_1434[12]),
        .I5(tmp8_reg_1439[12]),
        .O(ram_reg_1_i_15_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_1_i_1__0
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_138_2_2_fu_966_p2[15]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_2__0
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[14] ),
        .I1(tmp_138_2_2_fu_966_p2[14]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_3
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[13] ),
        .I1(tmp_138_2_2_fu_966_p2[13]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_4
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[12] ),
        .I1(tmp_138_2_2_fu_966_p2[12]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_5
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[11] ),
        .I1(tmp_138_2_2_fu_966_p2[11]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_6
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[10] ),
        .I1(tmp_138_2_2_fu_966_p2[10]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_7
       (.I0(\p_tmp_s_reg_1444_reg_n_0_[9] ),
        .I1(tmp_138_2_2_fu_966_p2[9]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(d0[9]));
  CARRY4 ram_reg_1_i_8
       (.CI(ram_reg_0_i_27_n_0),
        .CO({NLW_ram_reg_1_i_8_CO_UNCONNECTED[3],ram_reg_1_i_8_n_1,ram_reg_1_i_8_n_2,ram_reg_1_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_1_i_9_n_0,ram_reg_1_i_10_n_0,ram_reg_1_i_11_n_0}),
        .O(tmp_138_2_2_fu_966_p2[15:12]),
        .S({ram_reg_1_i_12_n_0,ram_reg_1_i_13_n_0,ram_reg_1_i_14_n_0,ram_reg_1_i_15_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_1_i_9
       (.I0(tmp8_reg_1439[13]),
        .I1(tmp2_reg_1434[13]),
        .I2(tmp6_reg_1414[13]),
        .O(ram_reg_1_i_9_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_100__1
       (.I0(p_1_in[6]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[6]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[6]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_99),
        .O(ram_reg_i_100__1_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_101__1
       (.I0(p_1_in[5]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[5]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[5]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_100),
        .O(ram_reg_i_101__1_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_102__1
       (.I0(p_1_in[4]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[4]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[4]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_101),
        .O(ram_reg_i_102__1_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_103__1
       (.I0(tmp5_1_reg_1280_reg_n_102),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_104__1
       (.I0(tmp5_1_reg_1280_reg_n_103),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_105__0
       (.I0(tmp5_1_reg_1280_reg_n_104),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_106__0
       (.I0(tmp5_1_reg_1280_reg_n_105),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_107
       (.I0(p_1_in[3]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[3]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[3]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_102),
        .O(ram_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_108__0
       (.I0(p_1_in[2]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[2]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[2]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_103),
        .O(ram_reg_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_109__0
       (.I0(p_1_in[1]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[1]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[1]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_104),
        .O(ram_reg_i_109__0_n_0));
  MUXF7 ram_reg_i_10__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[3]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[3]),
        .O(ADDRARDADDR[3]),
        .S(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'h3333335ACCCCCC5A)) 
    ram_reg_i_110__0
       (.I0(tmp_127_0_1_cast_reg_1192_reg__0__0[0]),
        .I1(tmp5_1_reg_1280_reg_n_105),
        .I2(tmp5_reg_1232_reg_n_105),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[0]),
        .O(ram_reg_i_110__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_111__0
       (.I0(tmp5_1_reg_1280_reg_n_96),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_96),
        .O(p_3_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_112__0
       (.I0(tmp5_1_reg_1280_reg_n_97),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_97),
        .O(p_3_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_i_113__1
       (.I0(ram_reg_i_167_n_0),
        .I1(tmp5_1_reg_1280_reg_n_95),
        .I2(tmp_127_0_1_cast_reg_1192_reg__0__0[10]),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_113__1_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_114__1
       (.I0(p_3_in[9]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[9]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[9]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[9]),
        .O(ram_reg_i_114__1_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_115__1
       (.I0(p_3_in[8]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[8]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[8]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[8]),
        .O(ram_reg_i_115__1_n_0));
  MUXF7 ram_reg_i_11__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[2]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[2]),
        .O(ADDRARDADDR[2]),
        .S(ram_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_125__0
       (.I0(tmp5_1_reg_1280_reg_n_98),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_98),
        .O(p_3_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_126__0
       (.I0(tmp5_1_reg_1280_reg_n_99),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_99),
        .O(p_3_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_127__0
       (.I0(tmp5_1_reg_1280_reg_n_100),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_100),
        .O(p_3_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_128__0
       (.I0(tmp5_1_reg_1280_reg_n_101),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_101),
        .O(p_3_in[4]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_129__0
       (.I0(p_3_in[7]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[7]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[7]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[7]),
        .O(ram_reg_i_129__0_n_0));
  MUXF7 ram_reg_i_12__5
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[1]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[1]),
        .O(ADDRARDADDR[1]),
        .S(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_130__0
       (.I0(p_3_in[6]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[6]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[6]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[6]),
        .O(ram_reg_i_130__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_131__0
       (.I0(p_3_in[5]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[5]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[5]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[5]),
        .O(ram_reg_i_131__0_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_132__0
       (.I0(p_3_in[4]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[4]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[4]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[4]),
        .O(ram_reg_i_132__0_n_0));
  MUXF7 ram_reg_i_13__5
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[0]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[0]),
        .O(ADDRARDADDR[0]),
        .S(ram_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_146
       (.I0(tmp5_1_reg_1280_reg_n_102),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_102),
        .O(p_3_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_147
       (.I0(tmp5_1_reg_1280_reg_n_103),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_103),
        .O(p_3_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_148
       (.I0(tmp5_1_reg_1280_reg_n_104),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_104),
        .O(p_3_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_149
       (.I0(tmp5_1_reg_1280_reg_n_105),
        .I1(ap_CS_fsm_state11),
        .I2(tmp5_reg_1232_reg_n_105),
        .O(p_3_in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_95),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_66__1_n_5),
        .O(ADDRBWRADDR[10]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_150
       (.I0(p_3_in[3]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[3]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[3]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[3]),
        .O(ram_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_151
       (.I0(p_3_in[2]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[2]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[2]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[2]),
        .O(ram_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_152
       (.I0(p_3_in[1]),
        .I1(tmp_127_0_1_cast_reg_1192_reg__0__0[1]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_2_cast_reg_1199_reg__0__0[1]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp_114_reg_1180_reg__0__0[1]),
        .O(ram_reg_i_152_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    ram_reg_i_153
       (.I0(tmp5_reg_1232_reg_n_105),
        .I1(tmp5_1_reg_1280_reg_n_105),
        .I2(tmp_114_reg_1180_reg__0__0[0]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1192_reg__0__0[0]),
        .O(ram_reg_i_153_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_96),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_66__1_n_6),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'h0000666600000FF0)) 
    ram_reg_i_166
       (.I0(tmp_114_reg_1180_reg__0__0[10]),
        .I1(tmp5_1_reg_1280_reg_n_95),
        .I2(tmp_127_0_1_cast_reg_1192_reg__0__0[10]),
        .I3(tmp5_reg_1232_reg_n_95),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_166_n_0));
  LUT5 #(
    .INIT(32'h005A003C)) 
    ram_reg_i_167
       (.I0(tmp_127_0_2_cast_reg_1199_reg__0__0[10]),
        .I1(tmp_114_reg_1180_reg__0__0[10]),
        .I2(tmp5_reg_1232_reg_n_95),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_167_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_97),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_66__1_n_7),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_98),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_67__0_n_4),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_99),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_67__0_n_5),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_100),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_67__0_n_6),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    ram_reg_i_1__2
       (.I0(ram_reg),
        .I1(ram_reg_0[0]),
        .I2(ap_CS_fsm_state9),
        .I3(Conv2D_3_w_U_n_0),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_0[2]),
        .O(Padding2D_3_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_101),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_67__0_n_7),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_102),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_68__0_n_4),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__3
       (.I0(tmp_128_2_1_reg_1349_reg_n_103),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_68__0_n_5),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__1
       (.I0(tmp_128_2_1_reg_1349_reg_n_104),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_68__0_n_6),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__1
       (.I0(tmp_128_2_1_reg_1349_reg_n_105),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_68__0_n_7),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_2__3
       (.I0(ram_reg_0[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(Padding2D_3_array_ce1));
  MUXF7 ram_reg_i_3__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[10]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[10]),
        .O(ADDRARDADDR[10]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_44__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_70__1_n_5),
        .I2(tmp_128_2_reg_1344_reg_n_95),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_95),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_46__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_70__1_n_6),
        .I2(tmp_128_2_reg_1344_reg_n_96),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_96),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_48__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_70__1_n_7),
        .I2(tmp_128_2_reg_1344_reg_n_97),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_97),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[8]));
  MUXF7 ram_reg_i_4__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[9]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[9]),
        .O(ADDRARDADDR[9]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_50__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_76__0_n_4),
        .I2(tmp_128_2_reg_1344_reg_n_98),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_98),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_52__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_76__0_n_5),
        .I2(tmp_128_2_reg_1344_reg_n_99),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_99),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_54__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_76__0_n_6),
        .I2(tmp_128_2_reg_1344_reg_n_100),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_100),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_56__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_76__0_n_7),
        .I2(tmp_128_2_reg_1344_reg_n_101),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_101),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_58__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_83__0_n_4),
        .I2(tmp_128_2_reg_1344_reg_n_102),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_102),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[3]));
  MUXF7 ram_reg_i_5__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[8]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[8]),
        .O(ADDRARDADDR[8]),
        .S(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_60__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_83__0_n_5),
        .I2(tmp_128_2_reg_1344_reg_n_103),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_103),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_62__2
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_83__0_n_6),
        .I2(tmp_128_2_reg_1344_reg_n_104),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_104),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_i_64__1
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_83__0_n_7),
        .I2(tmp_128_2_reg_1344_reg_n_105),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1354_reg_n_105),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_66__1
       (.CI(ram_reg_i_67__0_n_0),
        .CO({NLW_ram_reg_i_66__1_CO_UNCONNECTED[3:2],ram_reg_i_66__1_n_2,ram_reg_i_66__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[9:8]}),
        .O({NLW_ram_reg_i_66__1_O_UNCONNECTED[3],ram_reg_i_66__1_n_5,ram_reg_i_66__1_n_6,ram_reg_i_66__1_n_7}),
        .S({1'b0,ram_reg_i_92__1_n_0,ram_reg_i_93__1_n_0,ram_reg_i_94__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_67__0
       (.CI(ram_reg_i_68__0_n_0),
        .CO({ram_reg_i_67__0_n_0,ram_reg_i_67__0_n_1,ram_reg_i_67__0_n_2,ram_reg_i_67__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({ram_reg_i_67__0_n_4,ram_reg_i_67__0_n_5,ram_reg_i_67__0_n_6,ram_reg_i_67__0_n_7}),
        .S({ram_reg_i_99__1_n_0,ram_reg_i_100__1_n_0,ram_reg_i_101__1_n_0,ram_reg_i_102__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_68__0
       (.CI(1'b0),
        .CO({ram_reg_i_68__0_n_0,ram_reg_i_68__0_n_1,ram_reg_i_68__0_n_2,ram_reg_i_68__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O({ram_reg_i_68__0_n_4,ram_reg_i_68__0_n_5,ram_reg_i_68__0_n_6,ram_reg_i_68__0_n_7}),
        .S({ram_reg_i_107_n_0,ram_reg_i_108__0_n_0,ram_reg_i_109__0_n_0,ram_reg_i_110__0_n_0}));
  MUXF7 ram_reg_i_6__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[7]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[7]),
        .O(ADDRARDADDR[7]),
        .S(ram_reg_0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_70__1
       (.CI(ram_reg_i_76__0_n_0),
        .CO({NLW_ram_reg_i_70__1_CO_UNCONNECTED[3:2],ram_reg_i_70__1_n_2,ram_reg_i_70__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_3_in[9:8]}),
        .O({NLW_ram_reg_i_70__1_O_UNCONNECTED[3],ram_reg_i_70__1_n_5,ram_reg_i_70__1_n_6,ram_reg_i_70__1_n_7}),
        .S({1'b0,ram_reg_i_113__1_n_0,ram_reg_i_114__1_n_0,ram_reg_i_115__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_76__0
       (.CI(ram_reg_i_83__0_n_0),
        .CO({ram_reg_i_76__0_n_0,ram_reg_i_76__0_n_1,ram_reg_i_76__0_n_2,ram_reg_i_76__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[7:4]),
        .O({ram_reg_i_76__0_n_4,ram_reg_i_76__0_n_5,ram_reg_i_76__0_n_6,ram_reg_i_76__0_n_7}),
        .S({ram_reg_i_129__0_n_0,ram_reg_i_130__0_n_0,ram_reg_i_131__0_n_0,ram_reg_i_132__0_n_0}));
  MUXF7 ram_reg_i_7__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[6]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[6]),
        .O(ADDRARDADDR[6]),
        .S(ram_reg_0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_83__0
       (.CI(1'b0),
        .CO({ram_reg_i_83__0_n_0,ram_reg_i_83__0_n_1,ram_reg_i_83__0_n_2,ram_reg_i_83__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[3:0]),
        .O({ram_reg_i_83__0_n_4,ram_reg_i_83__0_n_5,ram_reg_i_83__0_n_6,ram_reg_i_83__0_n_7}),
        .S({ram_reg_i_150_n_0,ram_reg_i_151_n_0,ram_reg_i_152_n_0,ram_reg_i_153_n_0}));
  MUXF7 ram_reg_i_8__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[5]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[5]),
        .O(ADDRARDADDR[5]),
        .S(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_90__1
       (.I0(tmp5_1_reg_1280_reg_n_96),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[9]),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_91__1
       (.I0(tmp5_1_reg_1280_reg_n_97),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_i_92__1
       (.I0(ram_reg_i_166_n_0),
        .I1(tmp5_1_reg_1280_reg_n_95),
        .I2(tmp_127_0_2_cast_reg_1199_reg__0__0[10]),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_92__1_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_93__1
       (.I0(p_1_in[9]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[9]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[9]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_96),
        .O(ram_reg_i_93__1_n_0));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_94__1
       (.I0(p_1_in[8]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[8]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[8]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_97),
        .O(ram_reg_i_94__1_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_95__1
       (.I0(tmp5_1_reg_1280_reg_n_98),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_96__1
       (.I0(tmp5_1_reg_1280_reg_n_99),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_97__1
       (.I0(tmp5_1_reg_1280_reg_n_100),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_98__1
       (.I0(tmp5_1_reg_1280_reg_n_101),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_127_0_1_cast_reg_1192_reg__0__0[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h656A6565656A6A6A)) 
    ram_reg_i_99__1
       (.I0(p_1_in[7]),
        .I1(tmp_127_0_2_cast_reg_1199_reg__0__0[7]),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_114_reg_1180_reg__0__0[7]),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_reg_1232_reg_n_98),
        .O(ram_reg_i_99__1_n_0));
  MUXF7 ram_reg_i_9__3
       (.I0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0[4]),
        .I1(grp_padding2d_fix16_1_fu_600_output_r_address0[4]),
        .O(ADDRARDADDR[4]),
        .S(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_2__0 
       (.I0(\tmp_28_reg_1314_reg[14]_0 [14]),
        .I1(q0[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_3__0 
       (.I0(\tmp_28_reg_1314_reg[14]_0 [14]),
        .I1(q0[13]),
        .O(S[0]));
  FDRE \tmp2_reg_1434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [0]),
        .Q(tmp2_reg_1434[0]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [10]),
        .Q(tmp2_reg_1434[10]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [11]),
        .Q(tmp2_reg_1434[11]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [12]),
        .Q(tmp2_reg_1434[12]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [13]),
        .Q(tmp2_reg_1434[13]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [14]),
        .Q(tmp2_reg_1434[14]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [15]),
        .Q(tmp2_reg_1434[15]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [1]),
        .Q(tmp2_reg_1434[1]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [2]),
        .Q(tmp2_reg_1434[2]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [3]),
        .Q(tmp2_reg_1434[3]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [4]),
        .Q(tmp2_reg_1434[4]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [5]),
        .Q(tmp2_reg_1434[5]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [6]),
        .Q(tmp2_reg_1434[6]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [7]),
        .Q(tmp2_reg_1434[7]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [8]),
        .Q(tmp2_reg_1434[8]),
        .R(1'b0));
  FDRE \tmp2_reg_1434_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp2_reg_1434_reg[15]_0 [9]),
        .Q(tmp2_reg_1434[9]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_3__0_n_7),
        .Q(tmp4_reg_1225[0]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_1__0_n_5),
        .Q(tmp4_reg_1225[10]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_3__0_n_6),
        .Q(tmp4_reg_1225[1]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_3__0_n_5),
        .Q(tmp4_reg_1225[2]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_3__0_n_4),
        .Q(tmp4_reg_1225[3]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_2__0_n_7),
        .Q(tmp4_reg_1225[4]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_2__0_n_6),
        .Q(tmp4_reg_1225[5]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_2__0_n_5),
        .Q(tmp4_reg_1225[6]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_2__0_n_4),
        .Q(tmp4_reg_1225[7]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_1__0_n_7),
        .Q(tmp4_reg_1225[8]),
        .R(1'b0));
  FDRE \tmp4_reg_1225_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp5_reg_1232_reg_i_1__0_n_6),
        .Q(tmp4_reg_1225[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_1_reg_1280_reg
       (.A({tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_7,tmp5_1_reg_1280_reg_i_2__0_n_4,tmp5_1_reg_1280_reg_i_2__0_n_5,tmp5_1_reg_1280_reg_i_2__0_n_6,tmp5_1_reg_1280_reg_i_2__0_n_7,tmp5_1_reg_1280_reg_i_3__0_n_4,tmp5_1_reg_1280_reg_i_3__0_n_5,tmp5_1_reg_1280_reg_i_3__0_n_6,tmp5_1_reg_1280_reg_i_3__0_n_7,tmp5_1_reg_1280_reg_i_4__0_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_1_reg_1280_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_1_reg_1280_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_1_reg_1280_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_1_reg_1280_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_1_reg_1280_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_1_reg_1280_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_1_reg_1280_reg_P_UNCONNECTED[47:11],tmp5_1_reg_1280_reg_n_95,tmp5_1_reg_1280_reg_n_96,tmp5_1_reg_1280_reg_n_97,tmp5_1_reg_1280_reg_n_98,tmp5_1_reg_1280_reg_n_99,tmp5_1_reg_1280_reg_n_100,tmp5_1_reg_1280_reg_n_101,tmp5_1_reg_1280_reg_n_102,tmp5_1_reg_1280_reg_n_103,tmp5_1_reg_1280_reg_n_104,tmp5_1_reg_1280_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_1_reg_1280_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_1_reg_1280_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_1_reg_1280_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_1_reg_1280_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_1_reg_1280_reg_i_1__0
       (.CI(tmp5_1_reg_1280_reg_i_2__0_n_0),
        .CO({NLW_tmp5_1_reg_1280_reg_i_1__0_CO_UNCONNECTED[3:1],tmp5_1_reg_1280_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp5_1_reg_1280_reg_i_1__0_O_UNCONNECTED[3:2],tmp5_1_reg_1280_reg_i_1__0_n_6,tmp5_1_reg_1280_reg_i_1__0_n_7}),
        .S({1'b0,1'b0,tmp4_reg_1225[10:9]}));
  CARRY4 tmp5_1_reg_1280_reg_i_2__0
       (.CI(tmp5_1_reg_1280_reg_i_3__0_n_0),
        .CO({tmp5_1_reg_1280_reg_i_2__0_n_0,tmp5_1_reg_1280_reg_i_2__0_n_1,tmp5_1_reg_1280_reg_i_2__0_n_2,tmp5_1_reg_1280_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1280_reg_i_2__0_n_4,tmp5_1_reg_1280_reg_i_2__0_n_5,tmp5_1_reg_1280_reg_i_2__0_n_6,tmp5_1_reg_1280_reg_i_2__0_n_7}),
        .S(tmp4_reg_1225[8:5]));
  CARRY4 tmp5_1_reg_1280_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp5_1_reg_1280_reg_i_3__0_n_0,tmp5_1_reg_1280_reg_i_3__0_n_1,tmp5_1_reg_1280_reg_i_3__0_n_2,tmp5_1_reg_1280_reg_i_3__0_n_3}),
        .CYINIT(tmp4_reg_1225[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1280_reg_i_3__0_n_4,tmp5_1_reg_1280_reg_i_3__0_n_5,tmp5_1_reg_1280_reg_i_3__0_n_6,tmp5_1_reg_1280_reg_i_3__0_n_7}),
        .S(tmp4_reg_1225[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_1_reg_1280_reg_i_4__0
       (.I0(tmp4_reg_1225[0]),
        .O(tmp5_1_reg_1280_reg_i_4__0_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_reg_1232_reg
       (.A({tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_6,tmp5_reg_1232_reg_i_1__0_n_7,tmp5_reg_1232_reg_i_2__0_n_4,tmp5_reg_1232_reg_i_2__0_n_5,tmp5_reg_1232_reg_i_2__0_n_6,tmp5_reg_1232_reg_i_2__0_n_7,tmp5_reg_1232_reg_i_3__0_n_4,tmp5_reg_1232_reg_i_3__0_n_5,tmp5_reg_1232_reg_i_3__0_n_6,tmp5_reg_1232_reg_i_3__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_reg_1232_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_reg_1232_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_reg_1232_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_reg_1232_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_reg_1232_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_reg_1232_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_reg_1232_reg_P_UNCONNECTED[47:11],tmp5_reg_1232_reg_n_95,tmp5_reg_1232_reg_n_96,tmp5_reg_1232_reg_n_97,tmp5_reg_1232_reg_n_98,tmp5_reg_1232_reg_n_99,tmp5_reg_1232_reg_n_100,tmp5_reg_1232_reg_n_101,tmp5_reg_1232_reg_n_102,tmp5_reg_1232_reg_n_103,tmp5_reg_1232_reg_n_104,tmp5_reg_1232_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_reg_1232_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_reg_1232_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_reg_1232_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_reg_1232_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_10__0
       (.I0(phi_mul_reg_359[4]),
        .I1(tmp_113_reg_1157[4]),
        .O(tmp5_reg_1232_reg_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_11__0
       (.I0(tmp_113_reg_1157[3]),
        .O(tmp5_reg_1232_reg_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_12__0
       (.I0(tmp_113_reg_1157[2]),
        .O(tmp5_reg_1232_reg_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_13__0
       (.I0(tmp_113_reg_1157[1]),
        .O(tmp5_reg_1232_reg_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp5_reg_1232_reg_i_14__0
       (.I0(tmp_113_reg_1157[0]),
        .O(tmp5_reg_1232_reg_i_14__0_n_0));
  CARRY4 tmp5_reg_1232_reg_i_1__0
       (.CI(tmp5_reg_1232_reg_i_2__0_n_0),
        .CO({NLW_tmp5_reg_1232_reg_i_1__0_CO_UNCONNECTED[3:2],tmp5_reg_1232_reg_i_1__0_n_2,tmp5_reg_1232_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_359[9:8]}),
        .O({NLW_tmp5_reg_1232_reg_i_1__0_O_UNCONNECTED[3],tmp5_reg_1232_reg_i_1__0_n_5,tmp5_reg_1232_reg_i_1__0_n_6,tmp5_reg_1232_reg_i_1__0_n_7}),
        .S({1'b0,tmp5_reg_1232_reg_i_4__0_n_0,tmp5_reg_1232_reg_i_5__0_n_0,tmp5_reg_1232_reg_i_6__0_n_0}));
  CARRY4 tmp5_reg_1232_reg_i_2__0
       (.CI(tmp5_reg_1232_reg_i_3__0_n_0),
        .CO({tmp5_reg_1232_reg_i_2__0_n_0,tmp5_reg_1232_reg_i_2__0_n_1,tmp5_reg_1232_reg_i_2__0_n_2,tmp5_reg_1232_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_359[7:4]),
        .O({tmp5_reg_1232_reg_i_2__0_n_4,tmp5_reg_1232_reg_i_2__0_n_5,tmp5_reg_1232_reg_i_2__0_n_6,tmp5_reg_1232_reg_i_2__0_n_7}),
        .S({tmp5_reg_1232_reg_i_7__0_n_0,tmp5_reg_1232_reg_i_8__0_n_0,tmp5_reg_1232_reg_i_9__0_n_0,tmp5_reg_1232_reg_i_10__0_n_0}));
  CARRY4 tmp5_reg_1232_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp5_reg_1232_reg_i_3__0_n_0,tmp5_reg_1232_reg_i_3__0_n_1,tmp5_reg_1232_reg_i_3__0_n_2,tmp5_reg_1232_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_reg_1232_reg_i_3__0_n_4,tmp5_reg_1232_reg_i_3__0_n_5,tmp5_reg_1232_reg_i_3__0_n_6,tmp5_reg_1232_reg_i_3__0_n_7}),
        .S({tmp5_reg_1232_reg_i_11__0_n_0,tmp5_reg_1232_reg_i_12__0_n_0,tmp5_reg_1232_reg_i_13__0_n_0,tmp5_reg_1232_reg_i_14__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_4__0
       (.I0(phi_mul_reg_359[10]),
        .I1(tmp_113_reg_1157[10]),
        .O(tmp5_reg_1232_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_5__0
       (.I0(phi_mul_reg_359[9]),
        .I1(tmp_113_reg_1157[9]),
        .O(tmp5_reg_1232_reg_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_6__0
       (.I0(phi_mul_reg_359[8]),
        .I1(tmp_113_reg_1157[8]),
        .O(tmp5_reg_1232_reg_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_7__0
       (.I0(phi_mul_reg_359[7]),
        .I1(tmp_113_reg_1157[7]),
        .O(tmp5_reg_1232_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_8__0
       (.I0(phi_mul_reg_359[6]),
        .I1(tmp_113_reg_1157[6]),
        .O(tmp5_reg_1232_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1232_reg_i_9__0
       (.I0(phi_mul_reg_359[5]),
        .I1(tmp_113_reg_1157[5]),
        .O(tmp5_reg_1232_reg_i_9__0_n_0));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_2 
       (.I0(tmp_31_reg_1364[10]),
        .I1(tmp_29_reg_1319[10]),
        .I2(tmp_30_reg_1359[10]),
        .O(\tmp6_reg_1414[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_3 
       (.I0(tmp_31_reg_1364[9]),
        .I1(tmp_29_reg_1319[9]),
        .I2(tmp_30_reg_1359[9]),
        .O(\tmp6_reg_1414[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_4 
       (.I0(tmp_31_reg_1364[8]),
        .I1(tmp_29_reg_1319[8]),
        .I2(tmp_30_reg_1359[8]),
        .O(\tmp6_reg_1414[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[11]_i_5 
       (.I0(tmp_31_reg_1364[7]),
        .I1(tmp_29_reg_1319[7]),
        .I2(tmp_30_reg_1359[7]),
        .O(\tmp6_reg_1414[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_6 
       (.I0(tmp_31_reg_1364[11]),
        .I1(tmp_29_reg_1319[11]),
        .I2(tmp_30_reg_1359[11]),
        .I3(\tmp6_reg_1414[11]_i_2_n_0 ),
        .O(\tmp6_reg_1414[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_7 
       (.I0(tmp_31_reg_1364[10]),
        .I1(tmp_29_reg_1319[10]),
        .I2(tmp_30_reg_1359[10]),
        .I3(\tmp6_reg_1414[11]_i_3_n_0 ),
        .O(\tmp6_reg_1414[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_8 
       (.I0(tmp_31_reg_1364[9]),
        .I1(tmp_29_reg_1319[9]),
        .I2(tmp_30_reg_1359[9]),
        .I3(\tmp6_reg_1414[11]_i_4_n_0 ),
        .O(\tmp6_reg_1414[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[11]_i_9 
       (.I0(tmp_31_reg_1364[8]),
        .I1(tmp_29_reg_1319[8]),
        .I2(tmp_30_reg_1359[8]),
        .I3(\tmp6_reg_1414[11]_i_5_n_0 ),
        .O(\tmp6_reg_1414[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_1414[15]_i_2 
       (.I0(tmp_30_reg_1359[14]),
        .I1(tmp_29_reg_1319[14]),
        .I2(tmp_31_reg_1364[14]),
        .O(\tmp6_reg_1414[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[15]_i_3 
       (.I0(tmp_31_reg_1364[12]),
        .I1(tmp_29_reg_1319[12]),
        .I2(tmp_30_reg_1359[12]),
        .O(\tmp6_reg_1414[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[15]_i_4 
       (.I0(tmp_31_reg_1364[11]),
        .I1(tmp_29_reg_1319[11]),
        .I2(tmp_30_reg_1359[11]),
        .O(\tmp6_reg_1414[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \tmp6_reg_1414[15]_i_5 
       (.I0(tmp_30_reg_1359[14]),
        .I1(tmp_31_reg_1364[14]),
        .I2(tmp_29_reg_1319[14]),
        .O(\tmp6_reg_1414[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp6_reg_1414[15]_i_6__0 
       (.I0(tmp_30_reg_1359[14]),
        .I1(tmp_29_reg_1319[14]),
        .I2(tmp_31_reg_1364[14]),
        .I3(tmp_30_reg_1359[13]),
        .I4(tmp_29_reg_1319[13]),
        .I5(tmp_31_reg_1364[13]),
        .O(\tmp6_reg_1414[15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[15]_i_7 
       (.I0(\tmp6_reg_1414[15]_i_3_n_0 ),
        .I1(tmp_29_reg_1319[13]),
        .I2(tmp_31_reg_1364[13]),
        .I3(tmp_30_reg_1359[13]),
        .O(\tmp6_reg_1414[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[15]_i_8 
       (.I0(tmp_31_reg_1364[12]),
        .I1(tmp_29_reg_1319[12]),
        .I2(tmp_30_reg_1359[12]),
        .I3(\tmp6_reg_1414[15]_i_4_n_0 ),
        .O(\tmp6_reg_1414[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[3]_i_2 
       (.I0(tmp_31_reg_1364[2]),
        .I1(tmp_29_reg_1319[2]),
        .I2(tmp_30_reg_1359[2]),
        .O(\tmp6_reg_1414[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[3]_i_3 
       (.I0(tmp_31_reg_1364[1]),
        .I1(tmp_29_reg_1319[1]),
        .I2(tmp_30_reg_1359[1]),
        .O(\tmp6_reg_1414[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[3]_i_4 
       (.I0(tmp_31_reg_1364[0]),
        .I1(tmp_29_reg_1319[0]),
        .I2(tmp_30_reg_1359[0]),
        .O(\tmp6_reg_1414[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[3]_i_5 
       (.I0(tmp_31_reg_1364[3]),
        .I1(tmp_29_reg_1319[3]),
        .I2(tmp_30_reg_1359[3]),
        .I3(\tmp6_reg_1414[3]_i_2_n_0 ),
        .O(\tmp6_reg_1414[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[3]_i_6 
       (.I0(tmp_31_reg_1364[2]),
        .I1(tmp_29_reg_1319[2]),
        .I2(tmp_30_reg_1359[2]),
        .I3(\tmp6_reg_1414[3]_i_3_n_0 ),
        .O(\tmp6_reg_1414[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[3]_i_7 
       (.I0(tmp_31_reg_1364[1]),
        .I1(tmp_29_reg_1319[1]),
        .I2(tmp_30_reg_1359[1]),
        .I3(\tmp6_reg_1414[3]_i_4_n_0 ),
        .O(\tmp6_reg_1414[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_1414[3]_i_8 
       (.I0(tmp_31_reg_1364[0]),
        .I1(tmp_29_reg_1319[0]),
        .I2(tmp_30_reg_1359[0]),
        .O(\tmp6_reg_1414[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_2 
       (.I0(tmp_31_reg_1364[6]),
        .I1(tmp_29_reg_1319[6]),
        .I2(tmp_30_reg_1359[6]),
        .O(\tmp6_reg_1414[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_3 
       (.I0(tmp_31_reg_1364[5]),
        .I1(tmp_29_reg_1319[5]),
        .I2(tmp_30_reg_1359[5]),
        .O(\tmp6_reg_1414[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_4 
       (.I0(tmp_31_reg_1364[4]),
        .I1(tmp_29_reg_1319[4]),
        .I2(tmp_30_reg_1359[4]),
        .O(\tmp6_reg_1414[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_1414[7]_i_5 
       (.I0(tmp_31_reg_1364[3]),
        .I1(tmp_29_reg_1319[3]),
        .I2(tmp_30_reg_1359[3]),
        .O(\tmp6_reg_1414[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_6 
       (.I0(tmp_31_reg_1364[7]),
        .I1(tmp_29_reg_1319[7]),
        .I2(tmp_30_reg_1359[7]),
        .I3(\tmp6_reg_1414[7]_i_2_n_0 ),
        .O(\tmp6_reg_1414[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_7 
       (.I0(tmp_31_reg_1364[6]),
        .I1(tmp_29_reg_1319[6]),
        .I2(tmp_30_reg_1359[6]),
        .I3(\tmp6_reg_1414[7]_i_3_n_0 ),
        .O(\tmp6_reg_1414[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_8 
       (.I0(tmp_31_reg_1364[5]),
        .I1(tmp_29_reg_1319[5]),
        .I2(tmp_30_reg_1359[5]),
        .I3(\tmp6_reg_1414[7]_i_4_n_0 ),
        .O(\tmp6_reg_1414[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp6_reg_1414[7]_i_9 
       (.I0(tmp_31_reg_1364[4]),
        .I1(tmp_29_reg_1319[4]),
        .I2(tmp_30_reg_1359[4]),
        .I3(\tmp6_reg_1414[7]_i_5_n_0 ),
        .O(\tmp6_reg_1414[7]_i_9_n_0 ));
  FDRE \tmp6_reg_1414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[0]),
        .Q(tmp6_reg_1414[0]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[10]),
        .Q(tmp6_reg_1414[10]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[11]),
        .Q(tmp6_reg_1414[11]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[11]_i_1 
       (.CI(\tmp6_reg_1414_reg[7]_i_1_n_0 ),
        .CO({\tmp6_reg_1414_reg[11]_i_1_n_0 ,\tmp6_reg_1414_reg[11]_i_1_n_1 ,\tmp6_reg_1414_reg[11]_i_1_n_2 ,\tmp6_reg_1414_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1414[11]_i_2_n_0 ,\tmp6_reg_1414[11]_i_3_n_0 ,\tmp6_reg_1414[11]_i_4_n_0 ,\tmp6_reg_1414[11]_i_5_n_0 }),
        .O(tmp6_fu_858_p2[11:8]),
        .S({\tmp6_reg_1414[11]_i_6_n_0 ,\tmp6_reg_1414[11]_i_7_n_0 ,\tmp6_reg_1414[11]_i_8_n_0 ,\tmp6_reg_1414[11]_i_9_n_0 }));
  FDRE \tmp6_reg_1414_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[12]),
        .Q(tmp6_reg_1414[12]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[13]),
        .Q(tmp6_reg_1414[13]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[14]),
        .Q(tmp6_reg_1414[14]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[15]),
        .Q(tmp6_reg_1414[15]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[15]_i_1 
       (.CI(\tmp6_reg_1414_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_1414_reg[15]_i_1_CO_UNCONNECTED [3],\tmp6_reg_1414_reg[15]_i_1_n_1 ,\tmp6_reg_1414_reg[15]_i_1_n_2 ,\tmp6_reg_1414_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp6_reg_1414[15]_i_2_n_0 ,\tmp6_reg_1414[15]_i_3_n_0 ,\tmp6_reg_1414[15]_i_4_n_0 }),
        .O(tmp6_fu_858_p2[15:12]),
        .S({\tmp6_reg_1414[15]_i_5_n_0 ,\tmp6_reg_1414[15]_i_6__0_n_0 ,\tmp6_reg_1414[15]_i_7_n_0 ,\tmp6_reg_1414[15]_i_8_n_0 }));
  FDRE \tmp6_reg_1414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[1]),
        .Q(tmp6_reg_1414[1]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[2]),
        .Q(tmp6_reg_1414[2]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[3]),
        .Q(tmp6_reg_1414[3]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_1414_reg[3]_i_1_n_0 ,\tmp6_reg_1414_reg[3]_i_1_n_1 ,\tmp6_reg_1414_reg[3]_i_1_n_2 ,\tmp6_reg_1414_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1414[3]_i_2_n_0 ,\tmp6_reg_1414[3]_i_3_n_0 ,\tmp6_reg_1414[3]_i_4_n_0 ,1'b0}),
        .O(tmp6_fu_858_p2[3:0]),
        .S({\tmp6_reg_1414[3]_i_5_n_0 ,\tmp6_reg_1414[3]_i_6_n_0 ,\tmp6_reg_1414[3]_i_7_n_0 ,\tmp6_reg_1414[3]_i_8_n_0 }));
  FDRE \tmp6_reg_1414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[4]),
        .Q(tmp6_reg_1414[4]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[5]),
        .Q(tmp6_reg_1414[5]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[6]),
        .Q(tmp6_reg_1414[6]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[7]),
        .Q(tmp6_reg_1414[7]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1414_reg[7]_i_1 
       (.CI(\tmp6_reg_1414_reg[3]_i_1_n_0 ),
        .CO({\tmp6_reg_1414_reg[7]_i_1_n_0 ,\tmp6_reg_1414_reg[7]_i_1_n_1 ,\tmp6_reg_1414_reg[7]_i_1_n_2 ,\tmp6_reg_1414_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_1414[7]_i_2_n_0 ,\tmp6_reg_1414[7]_i_3_n_0 ,\tmp6_reg_1414[7]_i_4_n_0 ,\tmp6_reg_1414[7]_i_5_n_0 }),
        .O(tmp6_fu_858_p2[7:4]),
        .S({\tmp6_reg_1414[7]_i_6_n_0 ,\tmp6_reg_1414[7]_i_7_n_0 ,\tmp6_reg_1414[7]_i_8_n_0 ,\tmp6_reg_1414[7]_i_9_n_0 }));
  FDRE \tmp6_reg_1414_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[8]),
        .Q(tmp6_reg_1414[8]),
        .R(1'b0));
  FDRE \tmp6_reg_1414_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp6_fu_858_p2[9]),
        .Q(tmp6_reg_1414[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_11 
       (.I0(tmp_34_reg_1419[6]),
        .I1(tmp_32_reg_1394[6]),
        .I2(tmp_35_reg_1424[6]),
        .O(\tmp8_reg_1439[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_12 
       (.I0(tmp_34_reg_1419[5]),
        .I1(tmp_32_reg_1394[5]),
        .I2(tmp_35_reg_1424[5]),
        .O(\tmp8_reg_1439[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_13 
       (.I0(tmp_34_reg_1419[4]),
        .I1(tmp_32_reg_1394[4]),
        .I2(tmp_35_reg_1424[4]),
        .O(\tmp8_reg_1439[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_14 
       (.I0(tmp_34_reg_1419[3]),
        .I1(tmp_32_reg_1394[3]),
        .I2(tmp_35_reg_1424[3]),
        .O(\tmp8_reg_1439[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_15 
       (.I0(tmp_34_reg_1419[7]),
        .I1(tmp_32_reg_1394[7]),
        .I2(tmp_35_reg_1424[7]),
        .I3(\tmp8_reg_1439[11]_i_11_n_0 ),
        .O(\tmp8_reg_1439[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_16 
       (.I0(tmp_34_reg_1419[6]),
        .I1(tmp_32_reg_1394[6]),
        .I2(tmp_35_reg_1424[6]),
        .I3(\tmp8_reg_1439[11]_i_12_n_0 ),
        .O(\tmp8_reg_1439[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_17 
       (.I0(tmp_34_reg_1419[5]),
        .I1(tmp_32_reg_1394[5]),
        .I2(tmp_35_reg_1424[5]),
        .I3(\tmp8_reg_1439[11]_i_13_n_0 ),
        .O(\tmp8_reg_1439[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_18 
       (.I0(tmp_34_reg_1419[4]),
        .I1(tmp_32_reg_1394[4]),
        .I2(tmp_35_reg_1424[4]),
        .I3(\tmp8_reg_1439[11]_i_14_n_0 ),
        .O(\tmp8_reg_1439[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_2 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_5 ),
        .I1(tmp_33_reg_1399[10]),
        .I2(tmp_36_reg_1429[10]),
        .O(\tmp8_reg_1439[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_3 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_6 ),
        .I1(tmp_33_reg_1399[9]),
        .I2(tmp_36_reg_1429[9]),
        .O(\tmp8_reg_1439[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_4 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_7 ),
        .I1(tmp_33_reg_1399[8]),
        .I2(tmp_36_reg_1429[8]),
        .O(\tmp8_reg_1439[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[11]_i_5 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_4 ),
        .I1(tmp_33_reg_1399[7]),
        .I2(tmp_36_reg_1429[7]),
        .O(\tmp8_reg_1439[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_6 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_4 ),
        .I1(tmp_33_reg_1399[11]),
        .I2(tmp_36_reg_1429[11]),
        .I3(\tmp8_reg_1439[11]_i_2_n_0 ),
        .O(\tmp8_reg_1439[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_7 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_5 ),
        .I1(tmp_33_reg_1399[10]),
        .I2(tmp_36_reg_1429[10]),
        .I3(\tmp8_reg_1439[11]_i_3_n_0 ),
        .O(\tmp8_reg_1439[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_8 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_6 ),
        .I1(tmp_33_reg_1399[9]),
        .I2(tmp_36_reg_1429[9]),
        .I3(\tmp8_reg_1439[11]_i_4_n_0 ),
        .O(\tmp8_reg_1439[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[11]_i_9 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_7 ),
        .I1(tmp_33_reg_1399[8]),
        .I2(tmp_36_reg_1429[8]),
        .I3(\tmp8_reg_1439[11]_i_5_n_0 ),
        .O(\tmp8_reg_1439[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1439[15]_i_11 
       (.I0(tmp_35_reg_1424[14]),
        .I1(tmp_32_reg_1394[14]),
        .I2(tmp_34_reg_1419[14]),
        .O(\tmp8_reg_1439[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_12 
       (.I0(tmp_34_reg_1419[12]),
        .I1(tmp_32_reg_1394[12]),
        .I2(tmp_35_reg_1424[12]),
        .O(\tmp8_reg_1439[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_13 
       (.I0(tmp_34_reg_1419[11]),
        .I1(tmp_32_reg_1394[11]),
        .I2(tmp_35_reg_1424[11]),
        .O(\tmp8_reg_1439[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \tmp8_reg_1439[15]_i_14 
       (.I0(tmp_35_reg_1424[14]),
        .I1(tmp_34_reg_1419[14]),
        .I2(tmp_32_reg_1394[14]),
        .O(\tmp8_reg_1439[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp8_reg_1439[15]_i_15__0 
       (.I0(tmp_35_reg_1424[14]),
        .I1(tmp_32_reg_1394[14]),
        .I2(tmp_34_reg_1419[14]),
        .I3(tmp_35_reg_1424[13]),
        .I4(tmp_32_reg_1394[13]),
        .I5(tmp_34_reg_1419[13]),
        .O(\tmp8_reg_1439[15]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_16 
       (.I0(\tmp8_reg_1439[15]_i_12_n_0 ),
        .I1(tmp_32_reg_1394[13]),
        .I2(tmp_34_reg_1419[13]),
        .I3(tmp_35_reg_1424[13]),
        .O(\tmp8_reg_1439[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_17 
       (.I0(tmp_34_reg_1419[12]),
        .I1(tmp_32_reg_1394[12]),
        .I2(tmp_35_reg_1424[12]),
        .I3(\tmp8_reg_1439[15]_i_13_n_0 ),
        .O(\tmp8_reg_1439[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_18 
       (.I0(tmp_34_reg_1419[10]),
        .I1(tmp_32_reg_1394[10]),
        .I2(tmp_35_reg_1424[10]),
        .O(\tmp8_reg_1439[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_19 
       (.I0(tmp_34_reg_1419[9]),
        .I1(tmp_32_reg_1394[9]),
        .I2(tmp_35_reg_1424[9]),
        .O(\tmp8_reg_1439[15]_i_19_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_2 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_6 ),
        .I1(tmp_33_reg_1399[13]),
        .I2(tmp_36_reg_1429[13]),
        .O(\tmp8_reg_1439[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_20 
       (.I0(tmp_34_reg_1419[8]),
        .I1(tmp_32_reg_1394[8]),
        .I2(tmp_35_reg_1424[8]),
        .O(\tmp8_reg_1439[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_21 
       (.I0(tmp_34_reg_1419[7]),
        .I1(tmp_32_reg_1394[7]),
        .I2(tmp_35_reg_1424[7]),
        .O(\tmp8_reg_1439[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_22 
       (.I0(tmp_34_reg_1419[11]),
        .I1(tmp_32_reg_1394[11]),
        .I2(tmp_35_reg_1424[11]),
        .I3(\tmp8_reg_1439[15]_i_18_n_0 ),
        .O(\tmp8_reg_1439[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_23 
       (.I0(tmp_34_reg_1419[10]),
        .I1(tmp_32_reg_1394[10]),
        .I2(tmp_35_reg_1424[10]),
        .I3(\tmp8_reg_1439[15]_i_19_n_0 ),
        .O(\tmp8_reg_1439[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_24 
       (.I0(tmp_34_reg_1419[9]),
        .I1(tmp_32_reg_1394[9]),
        .I2(tmp_35_reg_1424[9]),
        .I3(\tmp8_reg_1439[15]_i_20_n_0 ),
        .O(\tmp8_reg_1439[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_25 
       (.I0(tmp_34_reg_1419[8]),
        .I1(tmp_32_reg_1394[8]),
        .I2(tmp_35_reg_1424[8]),
        .I3(\tmp8_reg_1439[15]_i_21_n_0 ),
        .O(\tmp8_reg_1439[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_3 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_7 ),
        .I1(tmp_33_reg_1399[12]),
        .I2(tmp_36_reg_1429[12]),
        .O(\tmp8_reg_1439[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[15]_i_4 
       (.I0(\tmp8_reg_1439_reg[15]_i_10_n_4 ),
        .I1(tmp_33_reg_1399[11]),
        .I2(tmp_36_reg_1429[11]),
        .O(\tmp8_reg_1439[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_6 
       (.I0(\tmp8_reg_1439[15]_i_2_n_0 ),
        .I1(tmp_33_reg_1399[14]),
        .I2(\tmp8_reg_1439_reg[15]_i_9_n_5 ),
        .I3(tmp_36_reg_1429[14]),
        .O(\tmp8_reg_1439[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_7 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_6 ),
        .I1(tmp_33_reg_1399[13]),
        .I2(tmp_36_reg_1429[13]),
        .I3(\tmp8_reg_1439[15]_i_3_n_0 ),
        .O(\tmp8_reg_1439[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[15]_i_8 
       (.I0(\tmp8_reg_1439_reg[15]_i_9_n_7 ),
        .I1(tmp_33_reg_1399[12]),
        .I2(tmp_36_reg_1429[12]),
        .I3(\tmp8_reg_1439[15]_i_4_n_0 ),
        .O(\tmp8_reg_1439[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[3]_i_2 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_5 ),
        .I1(tmp_33_reg_1399[2]),
        .I2(tmp_36_reg_1429[2]),
        .O(\tmp8_reg_1439[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[3]_i_3 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_6 ),
        .I1(tmp_33_reg_1399[1]),
        .I2(tmp_36_reg_1429[1]),
        .O(\tmp8_reg_1439[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[3]_i_4 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_7 ),
        .I1(tmp_33_reg_1399[0]),
        .I2(tmp_36_reg_1429[0]),
        .O(\tmp8_reg_1439[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[3]_i_5 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_4 ),
        .I1(tmp_33_reg_1399[3]),
        .I2(tmp_36_reg_1429[3]),
        .I3(\tmp8_reg_1439[3]_i_2_n_0 ),
        .O(\tmp8_reg_1439[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[3]_i_6 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_5 ),
        .I1(tmp_33_reg_1399[2]),
        .I2(tmp_36_reg_1429[2]),
        .I3(\tmp8_reg_1439[3]_i_3_n_0 ),
        .O(\tmp8_reg_1439[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[3]_i_7 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_6 ),
        .I1(tmp_33_reg_1399[1]),
        .I2(tmp_36_reg_1429[1]),
        .I3(\tmp8_reg_1439[3]_i_4_n_0 ),
        .O(\tmp8_reg_1439[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1439[3]_i_8 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_7 ),
        .I1(tmp_33_reg_1399[0]),
        .I2(tmp_36_reg_1429[0]),
        .O(\tmp8_reg_1439[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_11 
       (.I0(tmp_34_reg_1419[2]),
        .I1(tmp_32_reg_1394[2]),
        .I2(tmp_35_reg_1424[2]),
        .O(\tmp8_reg_1439[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_12 
       (.I0(tmp_34_reg_1419[1]),
        .I1(tmp_32_reg_1394[1]),
        .I2(tmp_35_reg_1424[1]),
        .O(\tmp8_reg_1439[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_13 
       (.I0(tmp_34_reg_1419[0]),
        .I1(tmp_32_reg_1394[0]),
        .I2(tmp_35_reg_1424[0]),
        .O(\tmp8_reg_1439[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_14 
       (.I0(tmp_34_reg_1419[3]),
        .I1(tmp_32_reg_1394[3]),
        .I2(tmp_35_reg_1424[3]),
        .I3(\tmp8_reg_1439[7]_i_11_n_0 ),
        .O(\tmp8_reg_1439[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_15 
       (.I0(tmp_34_reg_1419[2]),
        .I1(tmp_32_reg_1394[2]),
        .I2(tmp_35_reg_1424[2]),
        .I3(\tmp8_reg_1439[7]_i_12_n_0 ),
        .O(\tmp8_reg_1439[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_16 
       (.I0(tmp_34_reg_1419[1]),
        .I1(tmp_32_reg_1394[1]),
        .I2(tmp_35_reg_1424[1]),
        .I3(\tmp8_reg_1439[7]_i_13_n_0 ),
        .O(\tmp8_reg_1439[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_1439[7]_i_17 
       (.I0(tmp_34_reg_1419[0]),
        .I1(tmp_32_reg_1394[0]),
        .I2(tmp_35_reg_1424[0]),
        .O(\tmp8_reg_1439[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_2 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_5 ),
        .I1(tmp_33_reg_1399[6]),
        .I2(tmp_36_reg_1429[6]),
        .O(\tmp8_reg_1439[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_3 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_6 ),
        .I1(tmp_33_reg_1399[5]),
        .I2(tmp_36_reg_1429[5]),
        .O(\tmp8_reg_1439[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_4 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_7 ),
        .I1(tmp_33_reg_1399[4]),
        .I2(tmp_36_reg_1429[4]),
        .O(\tmp8_reg_1439[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp8_reg_1439[7]_i_5 
       (.I0(\tmp8_reg_1439_reg[7]_i_10_n_4 ),
        .I1(tmp_33_reg_1399[3]),
        .I2(tmp_36_reg_1429[3]),
        .O(\tmp8_reg_1439[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_6 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_4 ),
        .I1(tmp_33_reg_1399[7]),
        .I2(tmp_36_reg_1429[7]),
        .I3(\tmp8_reg_1439[7]_i_2_n_0 ),
        .O(\tmp8_reg_1439[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_7 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_5 ),
        .I1(tmp_33_reg_1399[6]),
        .I2(tmp_36_reg_1429[6]),
        .I3(\tmp8_reg_1439[7]_i_3_n_0 ),
        .O(\tmp8_reg_1439[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_8 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_6 ),
        .I1(tmp_33_reg_1399[5]),
        .I2(tmp_36_reg_1429[5]),
        .I3(\tmp8_reg_1439[7]_i_4_n_0 ),
        .O(\tmp8_reg_1439[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp8_reg_1439[7]_i_9 
       (.I0(\tmp8_reg_1439_reg[11]_i_10_n_7 ),
        .I1(tmp_33_reg_1399[4]),
        .I2(tmp_36_reg_1429[4]),
        .I3(\tmp8_reg_1439[7]_i_5_n_0 ),
        .O(\tmp8_reg_1439[7]_i_9_n_0 ));
  FDRE \tmp8_reg_1439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[0]),
        .Q(tmp8_reg_1439[0]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[10]),
        .Q(tmp8_reg_1439[10]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[11]),
        .Q(tmp8_reg_1439[11]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[11]_i_1 
       (.CI(\tmp8_reg_1439_reg[7]_i_1_n_0 ),
        .CO({\tmp8_reg_1439_reg[11]_i_1_n_0 ,\tmp8_reg_1439_reg[11]_i_1_n_1 ,\tmp8_reg_1439_reg[11]_i_1_n_2 ,\tmp8_reg_1439_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[11]_i_2_n_0 ,\tmp8_reg_1439[11]_i_3_n_0 ,\tmp8_reg_1439[11]_i_4_n_0 ,\tmp8_reg_1439[11]_i_5_n_0 }),
        .O(tmp8_fu_956_p2[11:8]),
        .S({\tmp8_reg_1439[11]_i_6_n_0 ,\tmp8_reg_1439[11]_i_7_n_0 ,\tmp8_reg_1439[11]_i_8_n_0 ,\tmp8_reg_1439[11]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[11]_i_10 
       (.CI(\tmp8_reg_1439_reg[7]_i_10_n_0 ),
        .CO({\tmp8_reg_1439_reg[11]_i_10_n_0 ,\tmp8_reg_1439_reg[11]_i_10_n_1 ,\tmp8_reg_1439_reg[11]_i_10_n_2 ,\tmp8_reg_1439_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[11]_i_11_n_0 ,\tmp8_reg_1439[11]_i_12_n_0 ,\tmp8_reg_1439[11]_i_13_n_0 ,\tmp8_reg_1439[11]_i_14_n_0 }),
        .O({\tmp8_reg_1439_reg[11]_i_10_n_4 ,\tmp8_reg_1439_reg[11]_i_10_n_5 ,\tmp8_reg_1439_reg[11]_i_10_n_6 ,\tmp8_reg_1439_reg[11]_i_10_n_7 }),
        .S({\tmp8_reg_1439[11]_i_15_n_0 ,\tmp8_reg_1439[11]_i_16_n_0 ,\tmp8_reg_1439[11]_i_17_n_0 ,\tmp8_reg_1439[11]_i_18_n_0 }));
  FDRE \tmp8_reg_1439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[12]),
        .Q(tmp8_reg_1439[12]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[13]),
        .Q(tmp8_reg_1439[13]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[14]),
        .Q(tmp8_reg_1439[14]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[15]),
        .Q(tmp8_reg_1439[15]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[15]_i_1 
       (.CI(\tmp8_reg_1439_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp8_reg_1439_reg[15]_i_1_CO_UNCONNECTED [3],\tmp8_reg_1439_reg[15]_i_1_n_1 ,\tmp8_reg_1439_reg[15]_i_1_n_2 ,\tmp8_reg_1439_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp8_reg_1439[15]_i_2_n_0 ,\tmp8_reg_1439[15]_i_3_n_0 ,\tmp8_reg_1439[15]_i_4_n_0 }),
        .O(tmp8_fu_956_p2[15:12]),
        .S({network_mul_mul_13s_16s_29_1_1_U120_n_16,\tmp8_reg_1439[15]_i_6_n_0 ,\tmp8_reg_1439[15]_i_7_n_0 ,\tmp8_reg_1439[15]_i_8_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[15]_i_10 
       (.CI(\tmp8_reg_1439_reg[11]_i_10_n_0 ),
        .CO({\tmp8_reg_1439_reg[15]_i_10_n_0 ,\tmp8_reg_1439_reg[15]_i_10_n_1 ,\tmp8_reg_1439_reg[15]_i_10_n_2 ,\tmp8_reg_1439_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[15]_i_18_n_0 ,\tmp8_reg_1439[15]_i_19_n_0 ,\tmp8_reg_1439[15]_i_20_n_0 ,\tmp8_reg_1439[15]_i_21_n_0 }),
        .O({\tmp8_reg_1439_reg[15]_i_10_n_4 ,\tmp8_reg_1439_reg[15]_i_10_n_5 ,\tmp8_reg_1439_reg[15]_i_10_n_6 ,\tmp8_reg_1439_reg[15]_i_10_n_7 }),
        .S({\tmp8_reg_1439[15]_i_22_n_0 ,\tmp8_reg_1439[15]_i_23_n_0 ,\tmp8_reg_1439[15]_i_24_n_0 ,\tmp8_reg_1439[15]_i_25_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[15]_i_9 
       (.CI(\tmp8_reg_1439_reg[15]_i_10_n_0 ),
        .CO({\NLW_tmp8_reg_1439_reg[15]_i_9_CO_UNCONNECTED [3],\tmp8_reg_1439_reg[15]_i_9_n_1 ,\tmp8_reg_1439_reg[15]_i_9_n_2 ,\tmp8_reg_1439_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp8_reg_1439[15]_i_11_n_0 ,\tmp8_reg_1439[15]_i_12_n_0 ,\tmp8_reg_1439[15]_i_13_n_0 }),
        .O({\tmp8_reg_1439_reg[15]_i_9_n_4 ,\tmp8_reg_1439_reg[15]_i_9_n_5 ,\tmp8_reg_1439_reg[15]_i_9_n_6 ,\tmp8_reg_1439_reg[15]_i_9_n_7 }),
        .S({\tmp8_reg_1439[15]_i_14_n_0 ,\tmp8_reg_1439[15]_i_15__0_n_0 ,\tmp8_reg_1439[15]_i_16_n_0 ,\tmp8_reg_1439[15]_i_17_n_0 }));
  FDRE \tmp8_reg_1439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[1]),
        .Q(tmp8_reg_1439[1]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[2]),
        .Q(tmp8_reg_1439[2]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[3]),
        .Q(tmp8_reg_1439[3]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp8_reg_1439_reg[3]_i_1_n_0 ,\tmp8_reg_1439_reg[3]_i_1_n_1 ,\tmp8_reg_1439_reg[3]_i_1_n_2 ,\tmp8_reg_1439_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[3]_i_2_n_0 ,\tmp8_reg_1439[3]_i_3_n_0 ,\tmp8_reg_1439[3]_i_4_n_0 ,1'b0}),
        .O(tmp8_fu_956_p2[3:0]),
        .S({\tmp8_reg_1439[3]_i_5_n_0 ,\tmp8_reg_1439[3]_i_6_n_0 ,\tmp8_reg_1439[3]_i_7_n_0 ,\tmp8_reg_1439[3]_i_8_n_0 }));
  FDRE \tmp8_reg_1439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[4]),
        .Q(tmp8_reg_1439[4]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[5]),
        .Q(tmp8_reg_1439[5]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[6]),
        .Q(tmp8_reg_1439[6]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[7]),
        .Q(tmp8_reg_1439[7]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1439_reg[7]_i_1 
       (.CI(\tmp8_reg_1439_reg[3]_i_1_n_0 ),
        .CO({\tmp8_reg_1439_reg[7]_i_1_n_0 ,\tmp8_reg_1439_reg[7]_i_1_n_1 ,\tmp8_reg_1439_reg[7]_i_1_n_2 ,\tmp8_reg_1439_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[7]_i_2_n_0 ,\tmp8_reg_1439[7]_i_3_n_0 ,\tmp8_reg_1439[7]_i_4_n_0 ,\tmp8_reg_1439[7]_i_5_n_0 }),
        .O(tmp8_fu_956_p2[7:4]),
        .S({\tmp8_reg_1439[7]_i_6_n_0 ,\tmp8_reg_1439[7]_i_7_n_0 ,\tmp8_reg_1439[7]_i_8_n_0 ,\tmp8_reg_1439[7]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1439_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\tmp8_reg_1439_reg[7]_i_10_n_0 ,\tmp8_reg_1439_reg[7]_i_10_n_1 ,\tmp8_reg_1439_reg[7]_i_10_n_2 ,\tmp8_reg_1439_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1439[7]_i_11_n_0 ,\tmp8_reg_1439[7]_i_12_n_0 ,\tmp8_reg_1439[7]_i_13_n_0 ,1'b0}),
        .O({\tmp8_reg_1439_reg[7]_i_10_n_4 ,\tmp8_reg_1439_reg[7]_i_10_n_5 ,\tmp8_reg_1439_reg[7]_i_10_n_6 ,\tmp8_reg_1439_reg[7]_i_10_n_7 }),
        .S({\tmp8_reg_1439[7]_i_14_n_0 ,\tmp8_reg_1439[7]_i_15_n_0 ,\tmp8_reg_1439[7]_i_16_n_0 ,\tmp8_reg_1439[7]_i_17_n_0 }));
  FDRE \tmp8_reg_1439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[8]),
        .Q(tmp8_reg_1439[8]),
        .R(1'b0));
  FDRE \tmp8_reg_1439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp8_fu_956_p2[9]),
        .Q(tmp8_reg_1439[9]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[0] ),
        .Q(tmp_113_reg_1157[0]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[10] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[10] ),
        .Q(tmp_113_reg_1157[10]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[1] ),
        .Q(tmp_113_reg_1157[1]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[2] ),
        .Q(tmp_113_reg_1157[2]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[3] ),
        .Q(tmp_113_reg_1157[3]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[4] ),
        .Q(tmp_113_reg_1157[4]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[5] ),
        .Q(tmp_113_reg_1157[5]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[6] ),
        .Q(tmp_113_reg_1157[6]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[7] ),
        .Q(tmp_113_reg_1157[7]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[8] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[8] ),
        .Q(tmp_113_reg_1157[8]),
        .R(1'b0));
  FDRE \tmp_113_reg_1157_reg[9] 
       (.C(ap_clk),
        .CE(tmp_reg_11620),
        .D(\out_h_reg_326_reg_n_0_[9] ),
        .Q(tmp_113_reg_1157[9]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[0]),
        .Q(tmp_114_reg_1180_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[10]),
        .Q(tmp_114_reg_1180_reg__0__0[10]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[1]),
        .Q(tmp_114_reg_1180_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[2]),
        .Q(tmp_114_reg_1180_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[3]),
        .Q(tmp_114_reg_1180_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[4]),
        .Q(tmp_114_reg_1180_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[5]),
        .Q(tmp_114_reg_1180_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[6]),
        .Q(tmp_114_reg_1180_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[7]),
        .Q(tmp_114_reg_1180_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[8]),
        .Q(tmp_114_reg_1180_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_114_reg_1180_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_reg_337[9]),
        .Q(tmp_114_reg_1180_reg__0__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_115_fu_484_p2
       (.A({A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_115_fu_484_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_115_fu_484_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_1175[11:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_115_fu_484_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_115_fu_484_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_11620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state19),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_115_fu_484_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_115_fu_484_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_115_fu_484_p2_P_UNCONNECTED[47:12],tmp_115_fu_484_p2_n_94,tmp_115_fu_484_p2_n_95,tmp_115_fu_484_p2_n_96,tmp_115_fu_484_p2_n_97,tmp_115_fu_484_p2_n_98,tmp_115_fu_484_p2_n_99,tmp_115_fu_484_p2_n_100,tmp_115_fu_484_p2_n_101,tmp_115_fu_484_p2_n_102,tmp_115_fu_484_p2_n_103,tmp_115_fu_484_p2_n_104,tmp_115_fu_484_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_115_fu_484_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_115_fu_484_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_115_fu_484_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_115_fu_484_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_10__0
       (.I0(phi_mul1_reg_302[5]),
        .I1(\out_h_reg_326_reg_n_0_[5] ),
        .O(tmp_115_fu_484_p2_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_11__0
       (.I0(phi_mul1_reg_302[4]),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .O(tmp_115_fu_484_p2_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_12__0
       (.I0(phi_mul1_reg_302[3]),
        .I1(\out_h_reg_326_reg_n_0_[3] ),
        .O(tmp_115_fu_484_p2_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_13__0
       (.I0(phi_mul1_reg_302[2]),
        .I1(\out_h_reg_326_reg_n_0_[2] ),
        .O(tmp_115_fu_484_p2_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_14__0
       (.I0(phi_mul1_reg_302[1]),
        .I1(\out_h_reg_326_reg_n_0_[1] ),
        .O(tmp_115_fu_484_p2_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_115_fu_484_p2_i_15
       (.I0(\out_h_reg_326_reg_n_0_[0] ),
        .O(tmp_115_fu_484_p2_i_15_n_0));
  CARRY4 tmp_115_fu_484_p2_i_1__0
       (.CI(tmp_115_fu_484_p2_i_2__0_n_0),
        .CO({NLW_tmp_115_fu_484_p2_i_1__0_CO_UNCONNECTED[3],tmp_115_fu_484_p2_i_1__0_n_1,tmp_115_fu_484_p2_i_1__0_n_2,tmp_115_fu_484_p2_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul1_reg_302[10:8]}),
        .O(A[11:8]),
        .S({tmp_115_fu_484_p2_i_4__0_n_0,tmp_115_fu_484_p2_i_5__0_n_0,tmp_115_fu_484_p2_i_6__0_n_0,tmp_115_fu_484_p2_i_7__0_n_0}));
  CARRY4 tmp_115_fu_484_p2_i_2__0
       (.CI(tmp_115_fu_484_p2_i_3__0_n_0),
        .CO({tmp_115_fu_484_p2_i_2__0_n_0,tmp_115_fu_484_p2_i_2__0_n_1,tmp_115_fu_484_p2_i_2__0_n_2,tmp_115_fu_484_p2_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[7:4]),
        .O(A[7:4]),
        .S({tmp_115_fu_484_p2_i_8__0_n_0,tmp_115_fu_484_p2_i_9__0_n_0,tmp_115_fu_484_p2_i_10__0_n_0,tmp_115_fu_484_p2_i_11__0_n_0}));
  CARRY4 tmp_115_fu_484_p2_i_3__0
       (.CI(1'b0),
        .CO({tmp_115_fu_484_p2_i_3__0_n_0,tmp_115_fu_484_p2_i_3__0_n_1,tmp_115_fu_484_p2_i_3__0_n_2,tmp_115_fu_484_p2_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul1_reg_302[3:1],1'b0}),
        .O(A[3:0]),
        .S({tmp_115_fu_484_p2_i_12__0_n_0,tmp_115_fu_484_p2_i_13__0_n_0,tmp_115_fu_484_p2_i_14__0_n_0,tmp_115_fu_484_p2_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_4__0
       (.I0(phi_mul1_reg_302[11]),
        .I1(\out_h_reg_326_reg_n_0_[11] ),
        .O(tmp_115_fu_484_p2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_5__0
       (.I0(phi_mul1_reg_302[10]),
        .I1(\out_h_reg_326_reg_n_0_[10] ),
        .O(tmp_115_fu_484_p2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_6__0
       (.I0(phi_mul1_reg_302[9]),
        .I1(\out_h_reg_326_reg_n_0_[9] ),
        .O(tmp_115_fu_484_p2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_7__0
       (.I0(phi_mul1_reg_302[8]),
        .I1(\out_h_reg_326_reg_n_0_[8] ),
        .O(tmp_115_fu_484_p2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_8__0
       (.I0(phi_mul1_reg_302[7]),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .O(tmp_115_fu_484_p2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_115_fu_484_p2_i_9__0
       (.I0(phi_mul1_reg_302[6]),
        .I1(\out_h_reg_326_reg_n_0_[6] ),
        .O(tmp_115_fu_484_p2_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[10]_i_2__0 
       (.I0(phi_mul4_reg_314[10]),
        .I1(\in_d_reg_348_reg_n_0_[10] ),
        .O(\tmp_121_reg_1219[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[10]_i_3__0 
       (.I0(phi_mul4_reg_314[9]),
        .I1(\in_d_reg_348_reg_n_0_[9] ),
        .O(\tmp_121_reg_1219[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[10]_i_4__0 
       (.I0(phi_mul4_reg_314[8]),
        .I1(\in_d_reg_348_reg_n_0_[8] ),
        .O(\tmp_121_reg_1219[10]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[3]_i_2__0 
       (.I0(phi_mul4_reg_314[3]),
        .I1(\in_d_reg_348_reg_n_0_[3] ),
        .O(\tmp_121_reg_1219[3]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1219[3]_i_3__0 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .O(\tmp_121_reg_1219[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1219[3]_i_4__0 
       (.I0(\in_d_reg_348_reg_n_0_[1] ),
        .O(\tmp_121_reg_1219[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_121_reg_1219[3]_i_5__0 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .O(\tmp_121_reg_1219[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_2__0 
       (.I0(phi_mul4_reg_314[7]),
        .I1(\in_d_reg_348_reg_n_0_[7] ),
        .O(\tmp_121_reg_1219[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_3__0 
       (.I0(phi_mul4_reg_314[6]),
        .I1(\in_d_reg_348_reg_n_0_[6] ),
        .O(\tmp_121_reg_1219[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_4__0 
       (.I0(phi_mul4_reg_314[5]),
        .I1(\in_d_reg_348_reg_n_0_[5] ),
        .O(\tmp_121_reg_1219[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1219[7]_i_5__0 
       (.I0(phi_mul4_reg_314[4]),
        .I1(\in_d_reg_348_reg_n_0_[4] ),
        .O(\tmp_121_reg_1219[7]_i_5__0_n_0 ));
  FDRE \tmp_121_reg_1219_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[0]),
        .Q(tmp_27_fu_559_p2[3]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[10]),
        .Q(\tmp_121_reg_1219_reg_n_0_[10] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1219_reg[10]_i_1__0 
       (.CI(\tmp_121_reg_1219_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_tmp_121_reg_1219_reg[10]_i_1__0_CO_UNCONNECTED [3:2],\tmp_121_reg_1219_reg[10]_i_1__0_n_2 ,\tmp_121_reg_1219_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul4_reg_314[9:8]}),
        .O({\NLW_tmp_121_reg_1219_reg[10]_i_1__0_O_UNCONNECTED [3],tmp_121_fu_534_p2[10:8]}),
        .S({1'b0,\tmp_121_reg_1219[10]_i_2__0_n_0 ,\tmp_121_reg_1219[10]_i_3__0_n_0 ,\tmp_121_reg_1219[10]_i_4__0_n_0 }));
  FDRE \tmp_121_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[1]),
        .Q(tmp_27_fu_559_p2[4]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[2]),
        .Q(tmp_27_fu_559_p2[5]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[3]),
        .Q(tmp_27_fu_559_p2[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1219_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp_121_reg_1219_reg[3]_i_1__0_n_0 ,\tmp_121_reg_1219_reg[3]_i_1__0_n_1 ,\tmp_121_reg_1219_reg[3]_i_1__0_n_2 ,\tmp_121_reg_1219_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({phi_mul4_reg_314[3],1'b0,1'b0,1'b0}),
        .O(tmp_121_fu_534_p2[3:0]),
        .S({\tmp_121_reg_1219[3]_i_2__0_n_0 ,\tmp_121_reg_1219[3]_i_3__0_n_0 ,\tmp_121_reg_1219[3]_i_4__0_n_0 ,\tmp_121_reg_1219[3]_i_5__0_n_0 }));
  FDRE \tmp_121_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[4]),
        .Q(tmp_27_fu_559_p2[7]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[5]),
        .Q(tmp_27_fu_559_p2[8]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[6]),
        .Q(tmp_27_fu_559_p2[9]),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[7]),
        .Q(tmp_27_fu_559_p2[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_121_reg_1219_reg[7]_i_1__0 
       (.CI(\tmp_121_reg_1219_reg[3]_i_1__0_n_0 ),
        .CO({\tmp_121_reg_1219_reg[7]_i_1__0_n_0 ,\tmp_121_reg_1219_reg[7]_i_1__0_n_1 ,\tmp_121_reg_1219_reg[7]_i_1__0_n_2 ,\tmp_121_reg_1219_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul4_reg_314[7:4]),
        .O(tmp_121_fu_534_p2[7:4]),
        .S({\tmp_121_reg_1219[7]_i_2__0_n_0 ,\tmp_121_reg_1219[7]_i_3__0_n_0 ,\tmp_121_reg_1219[7]_i_4__0_n_0 ,\tmp_121_reg_1219[7]_i_5__0_n_0 }));
  FDRE \tmp_121_reg_1219_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[8]),
        .Q(\tmp_121_reg_1219_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_121_reg_1219_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__4_n_0 ),
        .D(tmp_121_fu_534_p2[9]),
        .Q(\tmp_121_reg_1219_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_27_fu_559_p2[3]),
        .Q(tmp_122_reg_1249[0]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[10]),
        .Q(tmp_122_reg_1249[10]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_27_fu_559_p2[4]),
        .Q(tmp_122_reg_1249[1]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[2]),
        .Q(tmp_122_reg_1249[2]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[3]),
        .Q(tmp_122_reg_1249[3]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[4]),
        .Q(tmp_122_reg_1249[4]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[5]),
        .Q(tmp_122_reg_1249[5]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[6]),
        .Q(tmp_122_reg_1249[6]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[7]),
        .Q(tmp_122_reg_1249[7]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[8]),
        .Q(tmp_122_reg_1249[8]),
        .R(1'b0));
  FDRE \tmp_122_reg_1249_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_125_fu_578_p1[9]),
        .Q(tmp_122_reg_1249[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \tmp_127_0_1_cast_reg_1192[10]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[8]),
        .I2(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ),
        .I3(out_w_reg_337[7]),
        .I4(out_w_reg_337[9]),
        .I5(out_w_reg_337[10]),
        .O(\tmp_127_0_1_cast_reg_1192[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_1_cast_reg_1192[1]_i_1__0 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .O(\tmp_127_0_1_cast_reg_1192[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_127_0_1_cast_reg_1192[2]_i_1 
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[0]),
        .I2(out_w_reg_337[2]),
        .O(\tmp_127_0_1_cast_reg_1192[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_127_0_1_cast_reg_1192[3]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[2]),
        .I3(out_w_reg_337[3]),
        .O(\tmp_127_0_1_cast_reg_1192[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_127_0_1_cast_reg_1192[4]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[4]),
        .O(\tmp_127_0_1_cast_reg_1192[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_127_0_1_cast_reg_1192[5]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[5]),
        .O(\tmp_127_0_1_cast_reg_1192[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \tmp_127_0_1_cast_reg_1192[6]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[4]),
        .I2(\tmp_127_0_2_cast_reg_1199[7]_i_2_n_0 ),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[5]),
        .I5(out_w_reg_337[6]),
        .O(\tmp_127_0_1_cast_reg_1192[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_1_cast_reg_1192[7]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ),
        .I2(out_w_reg_337[7]),
        .O(\tmp_127_0_1_cast_reg_1192[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \tmp_127_0_1_cast_reg_1192[8]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ),
        .I2(out_w_reg_337[7]),
        .I3(out_w_reg_337[8]),
        .O(\tmp_127_0_1_cast_reg_1192[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \tmp_127_0_1_cast_reg_1192[9]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[7]),
        .I2(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ),
        .I3(out_w_reg_337[8]),
        .I4(out_w_reg_337[9]),
        .O(\tmp_127_0_1_cast_reg_1192[9]_i_1_n_0 ));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(out_w_3_fu_470_p2[0]),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[10]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[10]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[1]_i_1__0_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[2]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[3]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[4]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[5]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[6]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[7]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[8]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1192_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(\tmp_127_0_1_cast_reg_1192[9]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1192_reg__0__0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \tmp_127_0_2_cast_reg_1199[10]_i_1 
       (.I0(out_w_reg_337[9]),
        .I1(out_w_reg_337[7]),
        .I2(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ),
        .I3(out_w_reg_337[8]),
        .I4(out_w_reg_337[10]),
        .O(C[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tmp_127_0_2_cast_reg_1199[10]_i_2 
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[6]),
        .O(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_127_0_2_cast_reg_1199[1]_i_1 
       (.I0(out_w_reg_337[1]),
        .O(C[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_2_cast_reg_1199[2]_i_1 
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_127_0_2_cast_reg_1199[3]_i_1 
       (.I0(out_w_reg_337[2]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[3]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_127_0_2_cast_reg_1199[4]_i_1 
       (.I0(out_w_reg_337[3]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[2]),
        .I3(out_w_reg_337[4]),
        .O(C[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_127_0_2_cast_reg_1199[5]_i_1 
       (.I0(out_w_reg_337[4]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[5]),
        .O(C[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_127_0_2_cast_reg_1199[6]_i_1 
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[6]),
        .O(C[6]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \tmp_127_0_2_cast_reg_1199[7]_i_1 
       (.I0(out_w_reg_337[6]),
        .I1(out_w_reg_337[4]),
        .I2(\tmp_127_0_2_cast_reg_1199[7]_i_2_n_0 ),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[5]),
        .I5(out_w_reg_337[7]),
        .O(C[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_127_0_2_cast_reg_1199[7]_i_2 
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[2]),
        .O(\tmp_127_0_2_cast_reg_1199[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_2_cast_reg_1199[8]_i_1 
       (.I0(out_w_reg_337[7]),
        .I1(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ),
        .I2(out_w_reg_337[8]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hDF20)) 
    \tmp_127_0_2_cast_reg_1199[9]_i_1 
       (.I0(out_w_reg_337[8]),
        .I1(\tmp_127_0_2_cast_reg_1199[10]_i_2_n_0 ),
        .I2(out_w_reg_337[7]),
        .I3(out_w_reg_337[9]),
        .O(C[9]));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[10]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[10]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[1]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[2]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[3]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[4]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[5]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[6]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[7]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[8]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1199_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_465_p2),
        .D(C[9]),
        .Q(tmp_127_0_2_cast_reg_1199_reg__0__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_1_reg_1349_reg
       (.A({tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_6,tmp_128_2_reg_1344_reg_i_1__0_n_7,tmp_128_2_reg_1344_reg_i_2__0_n_4,tmp_128_2_reg_1344_reg_i_2__0_n_5,tmp_128_2_reg_1344_reg_i_2__0_n_6,tmp_128_2_reg_1344_reg_i_2__0_n_7,tmp_128_2_reg_1344_reg_i_3__0_n_4,tmp_128_2_reg_1344_reg_i_3__0_n_5,tmp_128_2_reg_1344_reg_i_3__0_n_6,tmp_128_2_reg_1344_reg_i_3__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_1_reg_1349_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_1_reg_1349_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_127_0_1_cast_reg_1192[10]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[9]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[8]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[7]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[6]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[5]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[4]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[3]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[2]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1192[1]_i_1__0_n_0 ,out_w_3_fu_470_p2[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_1_reg_1349_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_1_reg_1349_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_465_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_1_reg_1349_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_1_reg_1349_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_1_reg_1349_reg_P_UNCONNECTED[47:11],tmp_128_2_1_reg_1349_reg_n_95,tmp_128_2_1_reg_1349_reg_n_96,tmp_128_2_1_reg_1349_reg_n_97,tmp_128_2_1_reg_1349_reg_n_98,tmp_128_2_1_reg_1349_reg_n_99,tmp_128_2_1_reg_1349_reg_n_100,tmp_128_2_1_reg_1349_reg_n_101,tmp_128_2_1_reg_1349_reg_n_102,tmp_128_2_1_reg_1349_reg_n_103,tmp_128_2_1_reg_1349_reg_n_104,tmp_128_2_1_reg_1349_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_1_reg_1349_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_1_reg_1349_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_1_reg_1349_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_1_reg_1349_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_2_reg_1354_reg
       (.A({tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_6,tmp_128_2_reg_1344_reg_i_1__0_n_7,tmp_128_2_reg_1344_reg_i_2__0_n_4,tmp_128_2_reg_1344_reg_i_2__0_n_5,tmp_128_2_reg_1344_reg_i_2__0_n_6,tmp_128_2_reg_1344_reg_i_2__0_n_7,tmp_128_2_reg_1344_reg_i_3__0_n_4,tmp_128_2_reg_1344_reg_i_3__0_n_5,tmp_128_2_reg_1344_reg_i_3__0_n_6,tmp_128_2_reg_1344_reg_i_3__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_2_reg_1354_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_2_reg_1354_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,out_w_reg_337[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_2_reg_1354_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_2_reg_1354_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_465_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_2_reg_1354_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_2_reg_1354_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_2_reg_1354_reg_P_UNCONNECTED[47:11],tmp_128_2_2_reg_1354_reg_n_95,tmp_128_2_2_reg_1354_reg_n_96,tmp_128_2_2_reg_1354_reg_n_97,tmp_128_2_2_reg_1354_reg_n_98,tmp_128_2_2_reg_1354_reg_n_99,tmp_128_2_2_reg_1354_reg_n_100,tmp_128_2_2_reg_1354_reg_n_101,tmp_128_2_2_reg_1354_reg_n_102,tmp_128_2_2_reg_1354_reg_n_103,tmp_128_2_2_reg_1354_reg_n_104,tmp_128_2_2_reg_1354_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_2_reg_1354_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_2_reg_1354_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_2_reg_1354_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_2_reg_1354_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_reg_1344_reg
       (.A({tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_6,tmp_128_2_reg_1344_reg_i_1__0_n_7,tmp_128_2_reg_1344_reg_i_2__0_n_4,tmp_128_2_reg_1344_reg_i_2__0_n_5,tmp_128_2_reg_1344_reg_i_2__0_n_6,tmp_128_2_reg_1344_reg_i_2__0_n_7,tmp_128_2_reg_1344_reg_i_3__0_n_4,tmp_128_2_reg_1344_reg_i_3__0_n_5,tmp_128_2_reg_1344_reg_i_3__0_n_6,tmp_128_2_reg_1344_reg_i_3__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_reg_1344_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_reg_1344_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_337[10:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_reg_1344_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_reg_1344_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(exitcond3_fu_465_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_reg_1344_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_reg_1344_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_reg_1344_reg_P_UNCONNECTED[47:11],tmp_128_2_reg_1344_reg_n_95,tmp_128_2_reg_1344_reg_n_96,tmp_128_2_reg_1344_reg_n_97,tmp_128_2_reg_1344_reg_n_98,tmp_128_2_reg_1344_reg_n_99,tmp_128_2_reg_1344_reg_n_100,tmp_128_2_reg_1344_reg_n_101,tmp_128_2_reg_1344_reg_n_102,tmp_128_2_reg_1344_reg_n_103,tmp_128_2_reg_1344_reg_n_104,tmp_128_2_reg_1344_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_reg_1344_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_reg_1344_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_reg_1344_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_reg_1344_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_128_2_reg_1344_reg_i_1__0
       (.CI(tmp_128_2_reg_1344_reg_i_2__0_n_0),
        .CO({NLW_tmp_128_2_reg_1344_reg_i_1__0_CO_UNCONNECTED[3:2],tmp_128_2_reg_1344_reg_i_1__0_n_2,tmp_128_2_reg_1344_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_128_2_reg_1344_reg_i_1__0_O_UNCONNECTED[3],tmp_128_2_reg_1344_reg_i_1__0_n_5,tmp_128_2_reg_1344_reg_i_1__0_n_6,tmp_128_2_reg_1344_reg_i_1__0_n_7}),
        .S({1'b0,tmp4_reg_1225[10:8]}));
  CARRY4 tmp_128_2_reg_1344_reg_i_2__0
       (.CI(tmp_128_2_reg_1344_reg_i_3__0_n_0),
        .CO({tmp_128_2_reg_1344_reg_i_2__0_n_0,tmp_128_2_reg_1344_reg_i_2__0_n_1,tmp_128_2_reg_1344_reg_i_2__0_n_2,tmp_128_2_reg_1344_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_128_2_reg_1344_reg_i_2__0_n_4,tmp_128_2_reg_1344_reg_i_2__0_n_5,tmp_128_2_reg_1344_reg_i_2__0_n_6,tmp_128_2_reg_1344_reg_i_2__0_n_7}),
        .S(tmp4_reg_1225[7:4]));
  CARRY4 tmp_128_2_reg_1344_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp_128_2_reg_1344_reg_i_3__0_n_0,tmp_128_2_reg_1344_reg_i_3__0_n_1,tmp_128_2_reg_1344_reg_i_3__0_n_2,tmp_128_2_reg_1344_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp4_reg_1225[1],1'b0}),
        .O({tmp_128_2_reg_1344_reg_i_3__0_n_4,tmp_128_2_reg_1344_reg_i_3__0_n_5,tmp_128_2_reg_1344_reg_i_3__0_n_6,tmp_128_2_reg_1344_reg_i_3__0_n_7}),
        .S({tmp4_reg_1225[3:2],tmp_128_2_reg_1344_reg_i_4__0_n_0,tmp4_reg_1225[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_128_2_reg_1344_reg_i_4__0
       (.I0(tmp4_reg_1225[1]),
        .O(tmp_128_2_reg_1344_reg_i_4__0_n_0));
  FDRE \tmp_28_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[0]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[10]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[11]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[12]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[13]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[14]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[1]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[2]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[3]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[4]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[5]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[6]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[7]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[8]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \tmp_28_reg_1314_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_0_in[9]),
        .Q(\tmp_28_reg_1314_reg[14]_0 [9]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_14),
        .Q(tmp_29_reg_1319[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_4),
        .Q(tmp_29_reg_1319[10]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_3),
        .Q(tmp_29_reg_1319[11]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_2),
        .Q(tmp_29_reg_1319[12]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_1),
        .Q(tmp_29_reg_1319[13]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_0),
        .Q(tmp_29_reg_1319[14]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_13),
        .Q(tmp_29_reg_1319[1]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_12),
        .Q(tmp_29_reg_1319[2]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_11),
        .Q(tmp_29_reg_1319[3]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_10),
        .Q(tmp_29_reg_1319[4]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_9),
        .Q(tmp_29_reg_1319[5]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_8),
        .Q(tmp_29_reg_1319[6]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_7),
        .Q(tmp_29_reg_1319[7]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_6),
        .Q(tmp_29_reg_1319[8]),
        .R(1'b0));
  FDRE \tmp_29_reg_1319_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_5),
        .Q(tmp_29_reg_1319[9]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[0]),
        .Q(tmp_30_reg_1359[0]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[10]),
        .Q(tmp_30_reg_1359[10]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[11]),
        .Q(tmp_30_reg_1359[11]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[12]),
        .Q(tmp_30_reg_1359[12]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[13]),
        .Q(tmp_30_reg_1359[13]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[14]),
        .Q(tmp_30_reg_1359[14]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[1]),
        .Q(tmp_30_reg_1359[1]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[2]),
        .Q(tmp_30_reg_1359[2]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[3]),
        .Q(tmp_30_reg_1359[3]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[4]),
        .Q(tmp_30_reg_1359[4]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[5]),
        .Q(tmp_30_reg_1359[5]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[6]),
        .Q(tmp_30_reg_1359[6]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[7]),
        .Q(tmp_30_reg_1359[7]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[8]),
        .Q(tmp_30_reg_1359[8]),
        .R(1'b0));
  FDRE \tmp_30_reg_1359_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[9]),
        .Q(tmp_30_reg_1359[9]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_14),
        .Q(tmp_31_reg_1364[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_4),
        .Q(tmp_31_reg_1364[10]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_3),
        .Q(tmp_31_reg_1364[11]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_2),
        .Q(tmp_31_reg_1364[12]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_1),
        .Q(tmp_31_reg_1364[13]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_0),
        .Q(tmp_31_reg_1364[14]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_13),
        .Q(tmp_31_reg_1364[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_12),
        .Q(tmp_31_reg_1364[2]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_11),
        .Q(tmp_31_reg_1364[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_10),
        .Q(tmp_31_reg_1364[4]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_9),
        .Q(tmp_31_reg_1364[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_8),
        .Q(tmp_31_reg_1364[6]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_7),
        .Q(tmp_31_reg_1364[7]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_6),
        .Q(tmp_31_reg_1364[8]),
        .R(1'b0));
  FDRE \tmp_31_reg_1364_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_5),
        .Q(tmp_31_reg_1364[9]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[0]),
        .Q(tmp_32_reg_1394[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[10]),
        .Q(tmp_32_reg_1394[10]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[11]),
        .Q(tmp_32_reg_1394[11]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[12]),
        .Q(tmp_32_reg_1394[12]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[13]),
        .Q(tmp_32_reg_1394[13]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[14]),
        .Q(tmp_32_reg_1394[14]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[1]),
        .Q(tmp_32_reg_1394[1]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[2]),
        .Q(tmp_32_reg_1394[2]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[3]),
        .Q(tmp_32_reg_1394[3]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[4]),
        .Q(tmp_32_reg_1394[4]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[5]),
        .Q(tmp_32_reg_1394[5]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[6]),
        .Q(tmp_32_reg_1394[6]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[7]),
        .Q(tmp_32_reg_1394[7]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[8]),
        .Q(tmp_32_reg_1394[8]),
        .R(1'b0));
  FDRE \tmp_32_reg_1394_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[9]),
        .Q(tmp_32_reg_1394[9]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_14),
        .Q(tmp_33_reg_1399[0]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_4),
        .Q(tmp_33_reg_1399[10]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_3),
        .Q(tmp_33_reg_1399[11]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_2),
        .Q(tmp_33_reg_1399[12]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_1),
        .Q(tmp_33_reg_1399[13]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_0),
        .Q(tmp_33_reg_1399[14]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_13),
        .Q(tmp_33_reg_1399[1]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_12),
        .Q(tmp_33_reg_1399[2]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_11),
        .Q(tmp_33_reg_1399[3]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_10),
        .Q(tmp_33_reg_1399[4]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_9),
        .Q(tmp_33_reg_1399[5]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_8),
        .Q(tmp_33_reg_1399[6]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_7),
        .Q(tmp_33_reg_1399[7]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_6),
        .Q(tmp_33_reg_1399[8]),
        .R(1'b0));
  FDRE \tmp_33_reg_1399_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_5),
        .Q(tmp_33_reg_1399[9]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[0]),
        .Q(tmp_34_reg_1419[0]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[10]),
        .Q(tmp_34_reg_1419[10]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[11]),
        .Q(tmp_34_reg_1419[11]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[12]),
        .Q(tmp_34_reg_1419[12]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[13]),
        .Q(tmp_34_reg_1419[13]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[14]),
        .Q(tmp_34_reg_1419[14]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[1]),
        .Q(tmp_34_reg_1419[1]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[2]),
        .Q(tmp_34_reg_1419[2]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[3]),
        .Q(tmp_34_reg_1419[3]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[4]),
        .Q(tmp_34_reg_1419[4]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[5]),
        .Q(tmp_34_reg_1419[5]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[6]),
        .Q(tmp_34_reg_1419[6]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[7]),
        .Q(tmp_34_reg_1419[7]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[8]),
        .Q(tmp_34_reg_1419[8]),
        .R(1'b0));
  FDRE \tmp_34_reg_1419_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[9]),
        .Q(tmp_34_reg_1419[9]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_14),
        .Q(tmp_35_reg_1424[0]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_4),
        .Q(tmp_35_reg_1424[10]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_3),
        .Q(tmp_35_reg_1424[11]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_2),
        .Q(tmp_35_reg_1424[12]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_1),
        .Q(tmp_35_reg_1424[13]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_0),
        .Q(tmp_35_reg_1424[14]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_13),
        .Q(tmp_35_reg_1424[1]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_12),
        .Q(tmp_35_reg_1424[2]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_11),
        .Q(tmp_35_reg_1424[3]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_10),
        .Q(tmp_35_reg_1424[4]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_9),
        .Q(tmp_35_reg_1424[5]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_8),
        .Q(tmp_35_reg_1424[6]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_7),
        .Q(tmp_35_reg_1424[7]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_6),
        .Q(tmp_35_reg_1424[8]),
        .R(1'b0));
  FDRE \tmp_35_reg_1424_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_13s_16s_29_1_1_U113_n_5),
        .Q(tmp_35_reg_1424[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_228_Conv2D_3_b" *) 
module design_1_network_0_0_conv2d_fix16_228_Conv2D_3_b
   (\q0_reg[11] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [11:0]\q0_reg[11] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [11:0]\q0_reg[11] ;

  design_1_network_0_0_conv2d_fix16_228_Conv2D_3_b_rom conv2d_fix16_228_Conv2D_3_b_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[11]_0 (\q0_reg[11] ));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_228_Conv2D_3_b_rom" *) 
module design_1_network_0_0_conv2d_fix16_228_Conv2D_3_b_rom
   (\q0_reg[11]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [11:0]\q0_reg[11]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [11:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [11:0]\q0_reg[11]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h3CB7)) 
    \q0[0]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hC309)) 
    \q0[10]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h1563)) 
    \q0[11]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFC39)) 
    \q0[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h3403)) 
    \q0[2]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hB440)) 
    \q0[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h64E4)) 
    \q0[4]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hDA55)) 
    \q0[5]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h56F3)) 
    \q0[6]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h47FA)) 
    \q0[7]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h47CC)) 
    \q0[8]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hD77A)) 
    \q0[9]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_228_Conv2D_3_w" *) 
module design_1_network_0_0_conv2d_fix16_228_Conv2D_3_w
   (\ap_CS_fsm_reg[11] ,
    tmp_125_fu_578_p1,
    q0,
    DOBDO,
    q2,
    Q,
    q2_reg,
    \tmp_122_reg_1249_reg[10] ,
    ap_clk);
  output \ap_CS_fsm_reg[11] ;
  output [8:0]tmp_125_fu_578_p1;
  output [12:0]q0;
  output [12:0]DOBDO;
  output [12:0]q2;
  input [10:0]Q;
  input [3:0]q2_reg;
  input [10:0]\tmp_122_reg_1249_reg[10] ;
  input ap_clk;

  wire [12:0]DOBDO;
  wire [10:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire [12:0]q0;
  wire [12:0]q2;
  wire [3:0]q2_reg;
  wire [10:0]\tmp_122_reg_1249_reg[10] ;
  wire [8:0]tmp_125_fu_578_p1;

  design_1_network_0_0_conv2d_fix16_228_Conv2D_3_w_rom conv2d_fix16_228_Conv2D_3_w_rom_U
       (.DOBDO(DOBDO),
        .O(tmp_125_fu_578_p1[3:0]),
        .Q(Q),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .ap_clk(ap_clk),
        .q0(q0),
        .q2(q2),
        .q2_reg_0(q2_reg),
        .\tmp_121_reg_1219_reg[6] (tmp_125_fu_578_p1[7:4]),
        .\tmp_122_reg_1249_reg[10] (\tmp_122_reg_1249_reg[10] ),
        .tmp_125_fu_578_p1(tmp_125_fu_578_p1[8]));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_228_Conv2D_3_w_rom" *) 
module design_1_network_0_0_conv2d_fix16_228_Conv2D_3_w_rom
   (\ap_CS_fsm_reg[11] ,
    O,
    \tmp_121_reg_1219_reg[6] ,
    tmp_125_fu_578_p1,
    q0,
    DOBDO,
    q2,
    Q,
    q2_reg_0,
    \tmp_122_reg_1249_reg[10] ,
    ap_clk);
  output \ap_CS_fsm_reg[11] ;
  output [3:0]O;
  output [3:0]\tmp_121_reg_1219_reg[6] ;
  output [0:0]tmp_125_fu_578_p1;
  output [12:0]q0;
  output [12:0]DOBDO;
  output [12:0]q2;
  input [10:0]Q;
  input [3:0]q2_reg_0;
  input [10:0]\tmp_122_reg_1249_reg[10] ;
  input ap_clk;

  wire [10:0]Conv2D_3_w_address0;
  wire [10:0]Conv2D_3_w_address1;
  wire [12:0]DOBDO;
  wire [3:0]O;
  wire [10:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce1;
  wire [12:0]q0;
  wire q0_reg_i_24__2_n_0;
  wire q0_reg_i_25__2_n_0;
  wire q0_reg_i_26__2_n_0;
  wire q0_reg_i_27__2_n_0;
  wire q0_reg_i_28__2_n_0;
  wire q0_reg_i_29__1_n_0;
  wire q0_reg_i_30__1_n_0;
  wire q0_reg_i_31__1_n_0;
  wire q0_reg_i_32__0_n_0;
  wire q0_reg_i_33__0_n_0;
  wire q0_reg_i_34__0_n_0;
  wire q0_reg_i_35__0_n_0;
  wire q0_reg_i_36__0_n_0;
  wire q0_reg_i_37__0_n_0;
  wire q0_reg_i_38__0_n_0;
  wire q0_reg_i_39__0_n_0;
  wire q0_reg_i_40__0_n_0;
  wire q0_reg_i_41__0_n_0;
  wire q0_reg_i_42__0_n_0;
  wire q0_reg_i_43__0_n_0;
  wire q0_reg_i_44__0_n_0;
  wire q0_reg_i_45__0_n_0;
  wire q0_reg_i_46__0_n_0;
  wire q0_reg_i_47__0_n_0;
  wire q0_reg_i_48__0_n_0;
  wire q0_reg_i_49__0_n_0;
  wire q0_reg_i_50__0_n_0;
  wire q0_reg_i_51__0_n_0;
  wire q0_reg_i_52__0_n_0;
  wire q0_reg_i_53__0_n_0;
  wire [12:0]q2;
  wire [3:0]q2_reg_0;
  wire [3:0]\tmp_121_reg_1219_reg[6] ;
  wire \tmp_122_reg_1249[10]_i_2__0_n_0 ;
  wire \tmp_122_reg_1249[5]_i_2__0_n_0 ;
  wire \tmp_122_reg_1249[5]_i_3__0_n_0 ;
  wire \tmp_122_reg_1249[5]_i_4__0_n_0 ;
  wire \tmp_122_reg_1249[9]_i_2__0_n_0 ;
  wire \tmp_122_reg_1249[9]_i_3__0_n_0 ;
  wire \tmp_122_reg_1249[9]_i_4__0_n_0 ;
  wire \tmp_122_reg_1249[9]_i_5__0_n_0 ;
  wire [10:0]\tmp_122_reg_1249_reg[10] ;
  wire \tmp_122_reg_1249_reg[5]_i_1__0_n_0 ;
  wire \tmp_122_reg_1249_reg[5]_i_1__0_n_1 ;
  wire \tmp_122_reg_1249_reg[5]_i_1__0_n_2 ;
  wire \tmp_122_reg_1249_reg[5]_i_1__0_n_3 ;
  wire \tmp_122_reg_1249_reg[9]_i_1__0_n_0 ;
  wire \tmp_122_reg_1249_reg[9]_i_1__0_n_1 ;
  wire \tmp_122_reg_1249_reg[9]_i_1__0_n_2 ;
  wire \tmp_122_reg_1249_reg[9]_i_1__0_n_3 ;
  wire [0:0]tmp_125_fu_578_p1;
  wire [10:3]tmp_133_2_2_fu_800_p1;
  wire NLW_q0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_q0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_q0_reg_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_SBITERR_UNCONNECTED;
  wire [31:13]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [31:13]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_RDADDRECC_UNCONNECTED;
  wire NLW_q2_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_q2_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_q2_reg_DBITERR_UNCONNECTED;
  wire NLW_q2_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_q2_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_q2_reg_SBITERR_UNCONNECTED;
  wire [31:13]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q2_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q2_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_tmp_122_reg_1249_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_122_reg_1249_reg[10]_i_1__0_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "26624" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1C5E07B803C602A3063C0346010E0956011319EE048A1E4203B80182163507F2),
    .INIT_01(256'h05281A9F021405B51A05037207081BE704400358181E08111F501AE705610462),
    .INIT_02(256'h1CB4091F1A4702CB0345021005EB07351AB70B2C02C7068E09B90421006318E0),
    .INIT_03(256'h03A2006A19AD035B18DA0560090E16EE04DA1BAA04371615192D03AF05630C6A),
    .INIT_04(256'h06F105C61D3A162C061417511D6B187D00C91C43020C04D91CAF06471BDC18B7),
    .INIT_05(256'h163D01870886158609B51C94008E022C0863036A05A8008007431562064E1E50),
    .INIT_06(256'h002B15670426066C00B705F706E915D21719047202F6159A048904B015BF00EF),
    .INIT_07(256'h01A017DC014A02B30BE119E91FC619B208F4007108F802DB095009C11A1C08D8),
    .INIT_08(256'h07D905D900991A2E1F92049C078A024C1A06060F02B61A9C015A191F1D651A75),
    .INIT_09(256'h171C08AF055D1C1800BE024319E01DF9001004FC056618CC0610167101581B44),
    .INIT_0A(256'h091F1DA61AC103B218EB184915F705A3190D07470523185E06991A0A09080378),
    .INIT_0B(256'h1A901FE5099C1995182105E71B431B2C05D107771DF615D115A31C6C16711D9B),
    .INIT_0C(256'h1E8C1FE4040C18251EAF16C31E9717D004CE19EC025D091C01AF19FC01D21622),
    .INIT_0D(256'h1CE91A5F0211169C15CC02CC062719860020071E1EFF17581A8D1AAD1BD21FD1),
    .INIT_0E(256'h1EE20741084703AB067501DB000A187F056805C71A45160E069E044B1ADB1B7A),
    .INIT_0F(256'h041E1EBF05091694168E1DBD094F1E7E17CD05D718DC05641F04184A06CE04F8),
    .INIT_10(256'h01C306D919A119081C891A6907961E0F012701A1042406DB08BE1C7901E91B12),
    .INIT_11(256'h1BD404E108B50A611CCE16481B5315F21ACC17451F9E18921DE209C416331E66),
    .INIT_12(256'h1BE00398030E15A31C8303BE02F109F305AE1BD306FF06BC1D5205B9045B1712),
    .INIT_13(256'h01FA1A95085D030E0149082B1B111C7B1EB90B0809BF1B5C1FF21E1401431E6A),
    .INIT_14(256'h089800F71F2E0114075D05B81DC401BB1A70024E029517A0198B187416290853),
    .INIT_15(256'h083A049C097501BA1E9E05731C270B12181206761AE51B821AF10AB202FA1C4D),
    .INIT_16(256'h03BC086A1FBF1EEE08671DF81C601C67095305011C181D1507931C3E03930244),
    .INIT_17(256'h09BC0A870496098708521ABC15F5083A1DC003E71CED19F11E67051C0776050F),
    .INIT_18(256'h1D1D01531D1019D300E61D1717D21AAC163D006700FC1F7C061F05EA18E31B8F),
    .INIT_19(256'h1E40055606E7172A018F1B5E05871CAC0734197C072702DA1E11018215621B39),
    .INIT_1A(256'h1C631CCB1A7616E70A66097F164A1C8408C41ACA073509541F6B146517631B65),
    .INIT_1B(256'h186900F918F805C90536066218CA16B418911989097C1BDF0146051F16DE0694),
    .INIT_1C(256'h157D032304531B1018741E3D1B83069F081B09FE1E24069C04D412A3198E0000),
    .INIT_1D(256'h05FB095117BD176C09A11D211D400325071718E003AD1FFA045003111C4A09F3),
    .INIT_1E(256'h00DA14DB053B05B1066F074406CF163C04951A881BBC189404D9059C009808E5),
    .INIT_1F(256'h1B5905AE00811E7503DB03E61986183F06B81CFB070408A318E60559035E0797),
    .INIT_20(256'h1F371BBD041616FC031916FD06571B51157E002409971EB804271812067E0139),
    .INIT_21(256'h048E07791B4419E90811021316FB13E31867075A037D02C91EB0029307660AB3),
    .INIT_22(256'h1610035D1AA301530C841B9E057F077705A60689014A0584049F040D16DC1886),
    .INIT_23(256'h024F024D0B621A54085602E4095E023304341C37048D17F81AC11A4600350162),
    .INIT_24(256'h0412022F052508121C2618A609C81CF2042F1B0E0676080D08091EDE1F581956),
    .INIT_25(256'h1DB21FC51A39086219E005B5048C085E07880A3C1A341D4F02E21C221F2E1EA0),
    .INIT_26(256'h1F2A082C025902661D12045217311A7B088502C60A50004016B5003219DE043D),
    .INIT_27(256'h1C4408A21C3F092B03661A5C09CA156E038709AD064107DA024A1C4002DC0B13),
    .INIT_28(256'h1CBF1E96021B00D403DB1F6604D505DA185E06B7059C168B09D7022518691D7C),
    .INIT_29(256'h0C59087C0A9E033A1AB7074F071A16D506821F1118741D81158A1B171B6D1BF0),
    .INIT_2A(256'h047316F200F40A8B0317073E1D9C014B0376160C054A18CD04A016ED0B401960),
    .INIT_2B(256'h14FA17080258182105D605E51972060A1B9E18AC01E01CED1C981CCF08D11B03),
    .INIT_2C(256'h1E3619B71D64059C06B700FB15B609921725045308600ACC1A250B5907C1022C),
    .INIT_2D(256'h18441CEC1BCD15691A8C08CD1FF208EA19BF176719210569012F07B603EE1E12),
    .INIT_2E(256'h084000361BA8095A177C1F460877033F193604861CDF098717791F0219CA053B),
    .INIT_2F(256'h14BA00E91C71187417730754055F02BA07E8160F184E01181F591FA71DCE1BD3),
    .INIT_30(256'h06811F1B05F801821DAD1EB4082003A31909066B18ED098D0A2201E61D010183),
    .INIT_31(256'h020A05D8076C07A61FAE02DE09B918F31D13043E1A8702F7068C1D5303050623),
    .INIT_32(256'h1AB31F3701CA093A083417130725083A19781A641E5718CA18AE16D9161D04DF),
    .INIT_33(256'h159F018A00C21DA81BA717411DDB05E3165E02BD14FC081D19E7039903AD0107),
    .INIT_34(256'h08661E91085608180A000B511ED800DB187C18751E5403170769147E08E5182A),
    .INIT_35(256'h068B077D16FD02F80956027000E91F6E1DE905EA17B208D31964056B01011A31),
    .INIT_36(256'h1DD51F5517451AF80583187F173D18CD19780ABE1AC9197A02981C7A1E64006B),
    .INIT_37(256'h0AFA04A11FE1028D03E409EA1C6006FF1DCB00A7040F03C618FA04ED05E91E08),
    .INIT_38(256'h07021AC2168915C507EB03911E3B1B1C02C9083401E9032C016D09EA1B4318D4),
    .INIT_39(256'h17AA05C908D203D5007F050509BA024918A2180F1EA8041316A615E51F8B18C2),
    .INIT_3A(256'h086109FD011A070800D81A4808831F730A5A1EDB038A16E108A71C24003018FD),
    .INIT_3B(256'h1D1B056A0B181B3A05CF06021A04068A0A23081A07CF16381E3D088C1E7D1EE2),
    .INIT_3C(256'h1AFF196101A51D7117AF059B16C50A881E7216F40AC91D2818321F0B1E521BC8),
    .INIT_3D(256'h0A111BDE1AE91874164419D91BC01AAD1CB11BA51E331B000A1C1A9202160795),
    .INIT_3E(256'h1698038F183101BF1F5D037D198505F2037B1BF308CC1CC31D9405E61D0D0901),
    .INIT_3F(256'h1B3004151EF21870052D15600149160106640479042018601FE60B29189C0081),
    .INIT_40(256'h00BF1EF71FEC09ED184D182B00F4179F06B51E5301D406F500C40647052500CB),
    .INIT_41(256'h019107E20B5E1926071D057B04AE091F1DB21C6A077806391C92024C189F18D7),
    .INIT_42(256'h03D91EBA168E19BE014C1A0B088E02C70A7C03E8092F08891CBC1BC404221570),
    .INIT_43(256'h0711015D06F71A4500121A8B1BB40B691AF4076000390663035E1CD309571642),
    .INIT_44(256'h17EE03E007AD1BE31DF6179C077418BC1B9B004216371E221CAB1D3818D806E1),
    .INIT_45(256'h01A11C131551078B1C690D340A1503131D9C1D180AA407C402900975056A19E5),
    .INIT_46(256'h018A03941BE506231C6E014A048315CC1C81187917FF15F51ED61EF21C030387),
    .INIT_47(256'h1E971EC11E6C07911CD6196F08D41BF41C221C04160216630B98184909220062),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b1,Conv2D_3_w_address0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Conv2D_3_w_address1,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_q0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_q0_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[31:13],q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[31:13],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce1),
        .ENBWREN(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce1),
        .INJECTDBITERR(NLW_q0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF00F13FDF00F02EC)) 
    q0_reg_i_10__2
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(q2_reg_0[3]),
        .I5(O[0]),
        .O(Conv2D_3_w_address0[2]));
  LUT5 #(
    .INIT(32'h4B5B4B4A)) 
    q0_reg_i_11__2
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[2]),
        .I2(Q[1]),
        .I3(q2_reg_0[1]),
        .I4(\tmp_122_reg_1249_reg[10] [1]),
        .O(Conv2D_3_w_address0[1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    q0_reg_i_12__2
       (.I0(Q[0]),
        .I1(q2_reg_0[3]),
        .I2(q2_reg_0[2]),
        .I3(q2_reg_0[1]),
        .I4(\tmp_122_reg_1249_reg[10] [0]),
        .O(Conv2D_3_w_address0[0]));
  LUT6 #(
    .INIT(64'hFEEEFEEECCFFCCCC)) 
    q0_reg_i_13__2
       (.I0(q0_reg_i_32__0_n_0),
        .I1(q0_reg_i_33__0_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_25__2_n_0),
        .I4(q0_reg_i_34__0_n_0),
        .I5(Q[10]),
        .O(Conv2D_3_w_address1[10]));
  LUT6 #(
    .INIT(64'hFEEEFEEECCFFCCCC)) 
    q0_reg_i_14__2
       (.I0(q0_reg_i_32__0_n_0),
        .I1(q0_reg_i_35__0_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_27__2_n_0),
        .I4(q0_reg_i_34__0_n_0),
        .I5(Q[9]),
        .O(Conv2D_3_w_address1[9]));
  LUT6 #(
    .INIT(64'hFEFEEEEECCCCFFCC)) 
    q0_reg_i_15__2
       (.I0(q0_reg_i_32__0_n_0),
        .I1(q0_reg_i_36__0_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_34__0_n_0),
        .I4(q0_reg_i_28__2_n_0),
        .I5(Q[8]),
        .O(Conv2D_3_w_address1[8]));
  LUT6 #(
    .INIT(64'hFEFEEEEECCCCFFCC)) 
    q0_reg_i_16__2
       (.I0(q0_reg_i_32__0_n_0),
        .I1(q0_reg_i_37__0_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_34__0_n_0),
        .I4(q0_reg_i_29__1_n_0),
        .I5(Q[7]),
        .O(Conv2D_3_w_address1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8888F)) 
    q0_reg_i_17__2
       (.I0(Q[6]),
        .I1(q0_reg_i_32__0_n_0),
        .I2(q0_reg_i_38__0_n_0),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_121_reg_1219_reg[6] [0]),
        .I5(q0_reg_i_39__0_n_0),
        .O(Conv2D_3_w_address1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8888F)) 
    q0_reg_i_18__2
       (.I0(Q[5]),
        .I1(q0_reg_i_32__0_n_0),
        .I2(q0_reg_i_40__0_n_0),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(O[3]),
        .I5(q0_reg_i_41__0_n_0),
        .O(Conv2D_3_w_address1[5]));
  LUT6 #(
    .INIT(64'hEEEEFEFEFFCCCCCC)) 
    q0_reg_i_19__2
       (.I0(q0_reg_i_32__0_n_0),
        .I1(q0_reg_i_42__0_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_34__0_n_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(Conv2D_3_w_address1[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_1__2
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[3]),
        .I3(q2_reg_0[0]),
        .O(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce1));
  LUT6 #(
    .INIT(64'hFFFFAEAB0C03AEAB)) 
    q0_reg_i_20__2
       (.I0(q0_reg_i_34__0_n_0),
        .I1(q0_reg_i_43__0_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(O[1]),
        .I4(Q[3]),
        .I5(q0_reg_i_32__0_n_0),
        .O(Conv2D_3_w_address1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    q0_reg_i_21__2
       (.I0(q0_reg_i_44__0_n_0),
        .I1(q0_reg_i_45__0_n_0),
        .I2(Q[0]),
        .I3(q0_reg_i_46__0_n_0),
        .I4(q0_reg_i_47__0_n_0),
        .I5(q0_reg_i_48__0_n_0),
        .O(Conv2D_3_w_address1[2]));
  LUT6 #(
    .INIT(64'hC3C3C3C33CC33CAA)) 
    q0_reg_i_22__2
       (.I0(q0_reg_i_49__0_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[1]),
        .I5(q2_reg_0[3]),
        .O(Conv2D_3_w_address1[1]));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    q0_reg_i_23__2
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[2]),
        .I3(q2_reg_0[3]),
        .I4(Q[0]),
        .O(Conv2D_3_w_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFAFAF080)) 
    q0_reg_i_24__2
       (.I0(Q[1]),
        .I1(q2_reg_0[1]),
        .I2(Q[2]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .O(q0_reg_i_24__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    q0_reg_i_25__2
       (.I0(q0_reg_i_27__2_n_0),
        .I1(Q[9]),
        .O(q0_reg_i_25__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h03030F2A)) 
    q0_reg_i_26__2
       (.I0(q2_reg_0[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .O(q0_reg_i_26__2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q0_reg_i_27__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(q0_reg_i_27__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    q0_reg_i_28__2
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(q0_reg_i_28__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    q0_reg_i_29__1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(q0_reg_i_29__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFCCF022F222F2)) 
    q0_reg_i_2__2
       (.I0(q0_reg_i_24__2_n_0),
        .I1(q0_reg_i_25__2_n_0),
        .I2(tmp_125_fu_578_p1),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_i_26__2_n_0),
        .I5(Q[10]),
        .O(Conv2D_3_w_address0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_30__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(q0_reg_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_31__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(q0_reg_i_31__1_n_0));
  LUT6 #(
    .INIT(64'h0101133701011300)) 
    q0_reg_i_32__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .I5(q2_reg_0[1]),
        .O(q0_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    q0_reg_i_33__0
       (.I0(\tmp_121_reg_1219_reg[6] [2]),
        .I1(q0_reg_i_50__0_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [1]),
        .I3(\tmp_121_reg_1219_reg[6] [3]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(tmp_125_fu_578_p1),
        .O(q0_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hFFECFCECFE88FC88)) 
    q0_reg_i_34__0
       (.I0(Q[0]),
        .I1(q2_reg_0[3]),
        .I2(q2_reg_0[2]),
        .I3(Q[2]),
        .I4(q2_reg_0[1]),
        .I5(Q[1]),
        .O(q0_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    q0_reg_i_35__0
       (.I0(\tmp_121_reg_1219_reg[6] [1]),
        .I1(q0_reg_i_38__0_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [0]),
        .I3(\tmp_121_reg_1219_reg[6] [2]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(\tmp_121_reg_1219_reg[6] [3]),
        .O(q0_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    q0_reg_i_36__0
       (.I0(\tmp_121_reg_1219_reg[6] [0]),
        .I1(q0_reg_i_38__0_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [1]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_121_reg_1219_reg[6] [2]),
        .O(q0_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h0000000B00000004)) 
    q0_reg_i_37__0
       (.I0(q0_reg_i_38__0_n_0),
        .I1(\tmp_121_reg_1219_reg[6] [0]),
        .I2(q2_reg_0[1]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .I5(\tmp_121_reg_1219_reg[6] [1]),
        .O(q0_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q0_reg_i_38__0
       (.I0(O[2]),
        .I1(O[0]),
        .I2(\tmp_122_reg_1249_reg[10] [0]),
        .I3(\tmp_122_reg_1249_reg[10] [1]),
        .I4(O[1]),
        .I5(O[3]),
        .O(q0_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h0AAAAAAAC0000000)) 
    q0_reg_i_39__0
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(q0_reg_i_34__0_n_0),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(q0_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFCCF022F222F2)) 
    q0_reg_i_3__2
       (.I0(q0_reg_i_24__2_n_0),
        .I1(q0_reg_i_27__2_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [3]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_i_26__2_n_0),
        .I5(Q[9]),
        .O(Conv2D_3_w_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    q0_reg_i_40__0
       (.I0(O[1]),
        .I1(\tmp_122_reg_1249_reg[10] [1]),
        .I2(\tmp_122_reg_1249_reg[10] [0]),
        .I3(O[0]),
        .I4(O[2]),
        .O(q0_reg_i_40__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    q0_reg_i_41__0
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(q0_reg_i_34__0_n_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(q0_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    q0_reg_i_42__0
       (.I0(O[0]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(\tmp_122_reg_1249_reg[10] [1]),
        .I3(O[1]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(O[2]),
        .O(q0_reg_i_42__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_43__0
       (.I0(\tmp_122_reg_1249_reg[10] [1]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(O[0]),
        .O(q0_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h0100010001010100)) 
    q0_reg_i_44__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q2_reg_0[3]),
        .I4(q0_reg_i_51__0_n_0),
        .I5(q2_reg_0[1]),
        .O(q0_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hA012A00200320022)) 
    q0_reg_i_45__0
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_0[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(q0_reg_i_47__0_n_0),
        .I5(Q[1]),
        .O(q0_reg_i_45__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h001C)) 
    q0_reg_i_46__0
       (.I0(q2_reg_0[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(q2_reg_0[3]),
        .O(q0_reg_i_46__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    q0_reg_i_47__0
       (.I0(O[0]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(\tmp_122_reg_1249_reg[10] [1]),
        .I3(q2_reg_0[1]),
        .O(q0_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hA800A800A8A8A800)) 
    q0_reg_i_48__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q2_reg_0[3]),
        .I4(q0_reg_i_51__0_n_0),
        .I5(q0_reg_i_52__0_n_0),
        .O(q0_reg_i_48__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_49__0
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(\tmp_122_reg_1249_reg[10] [1]),
        .O(q0_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_4__2
       (.I0(q0_reg_i_26__2_n_0),
        .I1(q0_reg_i_24__2_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [2]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[8]),
        .I5(q0_reg_i_28__2_n_0),
        .O(Conv2D_3_w_address0[8]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    q0_reg_i_50__0
       (.I0(O[3]),
        .I1(O[1]),
        .I2(q0_reg_i_53__0_n_0),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\tmp_121_reg_1219_reg[6] [0]),
        .O(q0_reg_i_50__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q0_reg_i_51__0
       (.I0(\tmp_122_reg_1249_reg[10] [1]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(O[0]),
        .O(q0_reg_i_51__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_52__0
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .O(q0_reg_i_52__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_53__0
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(\tmp_122_reg_1249_reg[10] [1]),
        .O(q0_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_5__2
       (.I0(q0_reg_i_26__2_n_0),
        .I1(q0_reg_i_24__2_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [1]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[7]),
        .I5(q0_reg_i_29__1_n_0),
        .O(Conv2D_3_w_address0[7]));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_6__2
       (.I0(q0_reg_i_26__2_n_0),
        .I1(q0_reg_i_24__2_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [0]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[6]),
        .I5(q0_reg_i_30__1_n_0),
        .O(Conv2D_3_w_address0[6]));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_7__2
       (.I0(q0_reg_i_26__2_n_0),
        .I1(q0_reg_i_24__2_n_0),
        .I2(O[3]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[5]),
        .I5(q0_reg_i_31__1_n_0),
        .O(Conv2D_3_w_address0[5]));
  LUT6 #(
    .INIT(64'hAAFAFFFACCFC00F0)) 
    q0_reg_i_8__2
       (.I0(q0_reg_i_26__2_n_0),
        .I1(q0_reg_i_24__2_n_0),
        .I2(O[2]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(Conv2D_3_w_address0[4]));
  LUT5 #(
    .INIT(32'hFFF222F2)) 
    q0_reg_i_9__2
       (.I0(O[1]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q0_reg_i_24__2_n_0),
        .I3(Q[3]),
        .I4(q0_reg_i_26__2_n_0),
        .O(Conv2D_3_w_address0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "26624" *) 
  (* RTL_RAM_NAME = "q2" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1C5E07B803C602A3063C0346010E0956011319EE048A1E4203B80182163507F2),
    .INIT_01(256'h05281A9F021405B51A05037207081BE704400358181E08111F501AE705610462),
    .INIT_02(256'h1CB4091F1A4702CB0345021005EB07351AB70B2C02C7068E09B90421006318E0),
    .INIT_03(256'h03A2006A19AD035B18DA0560090E16EE04DA1BAA04371615192D03AF05630C6A),
    .INIT_04(256'h06F105C61D3A162C061417511D6B187D00C91C43020C04D91CAF06471BDC18B7),
    .INIT_05(256'h163D01870886158609B51C94008E022C0863036A05A8008007431562064E1E50),
    .INIT_06(256'h002B15670426066C00B705F706E915D21719047202F6159A048904B015BF00EF),
    .INIT_07(256'h01A017DC014A02B30BE119E91FC619B208F4007108F802DB095009C11A1C08D8),
    .INIT_08(256'h07D905D900991A2E1F92049C078A024C1A06060F02B61A9C015A191F1D651A75),
    .INIT_09(256'h171C08AF055D1C1800BE024319E01DF9001004FC056618CC0610167101581B44),
    .INIT_0A(256'h091F1DA61AC103B218EB184915F705A3190D07470523185E06991A0A09080378),
    .INIT_0B(256'h1A901FE5099C1995182105E71B431B2C05D107771DF615D115A31C6C16711D9B),
    .INIT_0C(256'h1E8C1FE4040C18251EAF16C31E9717D004CE19EC025D091C01AF19FC01D21622),
    .INIT_0D(256'h1CE91A5F0211169C15CC02CC062719860020071E1EFF17581A8D1AAD1BD21FD1),
    .INIT_0E(256'h1EE20741084703AB067501DB000A187F056805C71A45160E069E044B1ADB1B7A),
    .INIT_0F(256'h041E1EBF05091694168E1DBD094F1E7E17CD05D718DC05641F04184A06CE04F8),
    .INIT_10(256'h01C306D919A119081C891A6907961E0F012701A1042406DB08BE1C7901E91B12),
    .INIT_11(256'h1BD404E108B50A611CCE16481B5315F21ACC17451F9E18921DE209C416331E66),
    .INIT_12(256'h1BE00398030E15A31C8303BE02F109F305AE1BD306FF06BC1D5205B9045B1712),
    .INIT_13(256'h01FA1A95085D030E0149082B1B111C7B1EB90B0809BF1B5C1FF21E1401431E6A),
    .INIT_14(256'h089800F71F2E0114075D05B81DC401BB1A70024E029517A0198B187416290853),
    .INIT_15(256'h083A049C097501BA1E9E05731C270B12181206761AE51B821AF10AB202FA1C4D),
    .INIT_16(256'h03BC086A1FBF1EEE08671DF81C601C67095305011C181D1507931C3E03930244),
    .INIT_17(256'h09BC0A870496098708521ABC15F5083A1DC003E71CED19F11E67051C0776050F),
    .INIT_18(256'h1D1D01531D1019D300E61D1717D21AAC163D006700FC1F7C061F05EA18E31B8F),
    .INIT_19(256'h1E40055606E7172A018F1B5E05871CAC0734197C072702DA1E11018215621B39),
    .INIT_1A(256'h1C631CCB1A7616E70A66097F164A1C8408C41ACA073509541F6B146517631B65),
    .INIT_1B(256'h186900F918F805C90536066218CA16B418911989097C1BDF0146051F16DE0694),
    .INIT_1C(256'h157D032304531B1018741E3D1B83069F081B09FE1E24069C04D412A3198E0000),
    .INIT_1D(256'h05FB095117BD176C09A11D211D400325071718E003AD1FFA045003111C4A09F3),
    .INIT_1E(256'h00DA14DB053B05B1066F074406CF163C04951A881BBC189404D9059C009808E5),
    .INIT_1F(256'h1B5905AE00811E7503DB03E61986183F06B81CFB070408A318E60559035E0797),
    .INIT_20(256'h1F371BBD041616FC031916FD06571B51157E002409971EB804271812067E0139),
    .INIT_21(256'h048E07791B4419E90811021316FB13E31867075A037D02C91EB0029307660AB3),
    .INIT_22(256'h1610035D1AA301530C841B9E057F077705A60689014A0584049F040D16DC1886),
    .INIT_23(256'h024F024D0B621A54085602E4095E023304341C37048D17F81AC11A4600350162),
    .INIT_24(256'h0412022F052508121C2618A609C81CF2042F1B0E0676080D08091EDE1F581956),
    .INIT_25(256'h1DB21FC51A39086219E005B5048C085E07880A3C1A341D4F02E21C221F2E1EA0),
    .INIT_26(256'h1F2A082C025902661D12045217311A7B088502C60A50004016B5003219DE043D),
    .INIT_27(256'h1C4408A21C3F092B03661A5C09CA156E038709AD064107DA024A1C4002DC0B13),
    .INIT_28(256'h1CBF1E96021B00D403DB1F6604D505DA185E06B7059C168B09D7022518691D7C),
    .INIT_29(256'h0C59087C0A9E033A1AB7074F071A16D506821F1118741D81158A1B171B6D1BF0),
    .INIT_2A(256'h047316F200F40A8B0317073E1D9C014B0376160C054A18CD04A016ED0B401960),
    .INIT_2B(256'h14FA17080258182105D605E51972060A1B9E18AC01E01CED1C981CCF08D11B03),
    .INIT_2C(256'h1E3619B71D64059C06B700FB15B609921725045308600ACC1A250B5907C1022C),
    .INIT_2D(256'h18441CEC1BCD15691A8C08CD1FF208EA19BF176719210569012F07B603EE1E12),
    .INIT_2E(256'h084000361BA8095A177C1F460877033F193604861CDF098717791F0219CA053B),
    .INIT_2F(256'h14BA00E91C71187417730754055F02BA07E8160F184E01181F591FA71DCE1BD3),
    .INIT_30(256'h06811F1B05F801821DAD1EB4082003A31909066B18ED098D0A2201E61D010183),
    .INIT_31(256'h020A05D8076C07A61FAE02DE09B918F31D13043E1A8702F7068C1D5303050623),
    .INIT_32(256'h1AB31F3701CA093A083417130725083A19781A641E5718CA18AE16D9161D04DF),
    .INIT_33(256'h159F018A00C21DA81BA717411DDB05E3165E02BD14FC081D19E7039903AD0107),
    .INIT_34(256'h08661E91085608180A000B511ED800DB187C18751E5403170769147E08E5182A),
    .INIT_35(256'h068B077D16FD02F80956027000E91F6E1DE905EA17B208D31964056B01011A31),
    .INIT_36(256'h1DD51F5517451AF80583187F173D18CD19780ABE1AC9197A02981C7A1E64006B),
    .INIT_37(256'h0AFA04A11FE1028D03E409EA1C6006FF1DCB00A7040F03C618FA04ED05E91E08),
    .INIT_38(256'h07021AC2168915C507EB03911E3B1B1C02C9083401E9032C016D09EA1B4318D4),
    .INIT_39(256'h17AA05C908D203D5007F050509BA024918A2180F1EA8041316A615E51F8B18C2),
    .INIT_3A(256'h086109FD011A070800D81A4808831F730A5A1EDB038A16E108A71C24003018FD),
    .INIT_3B(256'h1D1B056A0B181B3A05CF06021A04068A0A23081A07CF16381E3D088C1E7D1EE2),
    .INIT_3C(256'h1AFF196101A51D7117AF059B16C50A881E7216F40AC91D2818321F0B1E521BC8),
    .INIT_3D(256'h0A111BDE1AE91874164419D91BC01AAD1CB11BA51E331B000A1C1A9202160795),
    .INIT_3E(256'h1698038F183101BF1F5D037D198505F2037B1BF308CC1CC31D9405E61D0D0901),
    .INIT_3F(256'h1B3004151EF21870052D15600149160106640479042018601FE60B29189C0081),
    .INIT_40(256'h00BF1EF71FEC09ED184D182B00F4179F06B51E5301D406F500C40647052500CB),
    .INIT_41(256'h019107E20B5E1926071D057B04AE091F1DB21C6A077806391C92024C189F18D7),
    .INIT_42(256'h03D91EBA168E19BE014C1A0B088E02C70A7C03E8092F08891CBC1BC404221570),
    .INIT_43(256'h0711015D06F71A4500121A8B1BB40B691AF4076000390663035E1CD309571642),
    .INIT_44(256'h17EE03E007AD1BE31DF6179C077418BC1B9B004216371E221CAB1D3818D806E1),
    .INIT_45(256'h01A11C131551078B1C690D340A1503131D9C1D180AA407C402900975056A19E5),
    .INIT_46(256'h018A03941BE506231C6E014A048315CC1C81187917FF15F51ED61EF21C030387),
    .INIT_47(256'h1E971EC11E6C07911CD6196F08D41BF41C221C04160216630B98184909220062),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b1,tmp_133_2_2_fu_800_p1,Q[2:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_q2_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q2_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_q2_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[31:13],q2}),
        .DOBDO(NLW_q2_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q2_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(q2_reg_0[3]),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_q2_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q2_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q2_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q2_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hD2)) 
    q2_reg_i_1__2
       (.I0(Q[9]),
        .I1(q0_reg_i_27__2_n_0),
        .I2(Q[10]),
        .O(tmp_133_2_2_fu_800_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_2__2
       (.I0(q0_reg_i_27__2_n_0),
        .I1(Q[9]),
        .O(tmp_133_2_2_fu_800_p1[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    q2_reg_i_3__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(tmp_133_2_2_fu_800_p1[8]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    q2_reg_i_4__2
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(tmp_133_2_2_fu_800_p1[7]));
  LUT4 #(
    .INIT(16'h7F80)) 
    q2_reg_i_5__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(tmp_133_2_2_fu_800_p1[6]));
  LUT3 #(
    .INIT(8'h78)) 
    q2_reg_i_6__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(tmp_133_2_2_fu_800_p1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_7__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(tmp_133_2_2_fu_800_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    q2_reg_i_8__0
       (.I0(Q[3]),
        .O(tmp_133_2_2_fu_800_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_43__1
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[1]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[10]_i_2__0 
       (.I0(\tmp_122_reg_1249_reg[10] [7]),
        .I1(\tmp_122_reg_1249_reg[10] [10]),
        .O(\tmp_122_reg_1249[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[5]_i_2__0 
       (.I0(\tmp_122_reg_1249_reg[10] [2]),
        .I1(\tmp_122_reg_1249_reg[10] [5]),
        .O(\tmp_122_reg_1249[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[5]_i_3__0 
       (.I0(\tmp_122_reg_1249_reg[10] [1]),
        .I1(\tmp_122_reg_1249_reg[10] [4]),
        .O(\tmp_122_reg_1249[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[5]_i_4__0 
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(\tmp_122_reg_1249_reg[10] [3]),
        .O(\tmp_122_reg_1249[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_2__0 
       (.I0(\tmp_122_reg_1249_reg[10] [6]),
        .I1(\tmp_122_reg_1249_reg[10] [9]),
        .O(\tmp_122_reg_1249[9]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_3__0 
       (.I0(\tmp_122_reg_1249_reg[10] [5]),
        .I1(\tmp_122_reg_1249_reg[10] [8]),
        .O(\tmp_122_reg_1249[9]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_4__0 
       (.I0(\tmp_122_reg_1249_reg[10] [4]),
        .I1(\tmp_122_reg_1249_reg[10] [7]),
        .O(\tmp_122_reg_1249[9]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_5__0 
       (.I0(\tmp_122_reg_1249_reg[10] [3]),
        .I1(\tmp_122_reg_1249_reg[10] [6]),
        .O(\tmp_122_reg_1249[9]_i_5__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1249_reg[10]_i_1__0 
       (.CI(\tmp_122_reg_1249_reg[9]_i_1__0_n_0 ),
        .CO(\NLW_tmp_122_reg_1249_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_122_reg_1249_reg[10]_i_1__0_O_UNCONNECTED [3:1],tmp_125_fu_578_p1}),
        .S({1'b0,1'b0,1'b0,\tmp_122_reg_1249[10]_i_2__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1249_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp_122_reg_1249_reg[5]_i_1__0_n_0 ,\tmp_122_reg_1249_reg[5]_i_1__0_n_1 ,\tmp_122_reg_1249_reg[5]_i_1__0_n_2 ,\tmp_122_reg_1249_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_reg_1249_reg[10] [2:0],1'b0}),
        .O(O),
        .S({\tmp_122_reg_1249[5]_i_2__0_n_0 ,\tmp_122_reg_1249[5]_i_3__0_n_0 ,\tmp_122_reg_1249[5]_i_4__0_n_0 ,\tmp_122_reg_1249_reg[10] [2]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1249_reg[9]_i_1__0 
       (.CI(\tmp_122_reg_1249_reg[5]_i_1__0_n_0 ),
        .CO({\tmp_122_reg_1249_reg[9]_i_1__0_n_0 ,\tmp_122_reg_1249_reg[9]_i_1__0_n_1 ,\tmp_122_reg_1249_reg[9]_i_1__0_n_2 ,\tmp_122_reg_1249_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_122_reg_1249_reg[10] [6:3]),
        .O(\tmp_121_reg_1219_reg[6] ),
        .S({\tmp_122_reg_1249[9]_i_2__0_n_0 ,\tmp_122_reg_1249[9]_i_3__0_n_0 ,\tmp_122_reg_1249[9]_i_4__0_n_0 ,\tmp_122_reg_1249[9]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_2_Conv2D_1_b" *) 
module design_1_network_0_0_conv2d_fix16_2_Conv2D_1_b
   (\q0_reg[11] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]\q0_reg[11] ;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [10:0]\q0_reg[11] ;

  design_1_network_0_0_conv2d_fix16_2_Conv2D_1_b_rom conv2d_fix16_2_Conv2D_1_b_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[11]_0 (\q0_reg[11] ));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_2_Conv2D_1_b_rom" *) 
module design_1_network_0_0_conv2d_fix16_2_Conv2D_1_b_rom
   (\q0_reg[11]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]\q0_reg[11]_0 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [11:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [10:0]\q0_reg[11]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h3D)) 
    \q0[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \q0[10]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h86)) 
    \q0[11]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \q0[1]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \q0[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[3]_i_1__0 
       (.I0(Q[1]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \q0[4]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h79)) 
    \q0[5]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \q0[6]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \q0[7]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h92)) 
    \q0[9]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[11]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_2_Conv2D_1_w" *) 
module design_1_network_0_0_conv2d_fix16_2_Conv2D_1_w
   (\ap_CS_fsm_reg[11] ,
    tmp_130_fu_578_p1,
    q0,
    DOBDO,
    q2,
    Q,
    q2_reg,
    \tmp_122_reg_1249_reg[10] ,
    ap_clk);
  output \ap_CS_fsm_reg[11] ;
  output [8:0]tmp_130_fu_578_p1;
  output [12:0]q0;
  output [12:0]DOBDO;
  output [12:0]q2;
  input [10:0]Q;
  input [3:0]q2_reg;
  input [10:0]\tmp_122_reg_1249_reg[10] ;
  input ap_clk;

  wire [12:0]DOBDO;
  wire [10:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire [12:0]q0;
  wire [12:0]q2;
  wire [3:0]q2_reg;
  wire [10:0]\tmp_122_reg_1249_reg[10] ;
  wire [8:0]tmp_130_fu_578_p1;

  design_1_network_0_0_conv2d_fix16_2_Conv2D_1_w_rom conv2d_fix16_2_Conv2D_1_w_rom_U
       (.DOBDO(DOBDO),
        .O(tmp_130_fu_578_p1[3:0]),
        .Q(Q),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .ap_clk(ap_clk),
        .q0(q0),
        .q2(q2),
        .q2_reg_0(q2_reg),
        .\tmp_121_reg_1219_reg[6] (tmp_130_fu_578_p1[7:4]),
        .\tmp_122_reg_1249_reg[10] (\tmp_122_reg_1249_reg[10] ),
        .tmp_130_fu_578_p1(tmp_130_fu_578_p1[8]));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_2_Conv2D_1_w_rom" *) 
module design_1_network_0_0_conv2d_fix16_2_Conv2D_1_w_rom
   (\ap_CS_fsm_reg[11] ,
    O,
    \tmp_121_reg_1219_reg[6] ,
    tmp_130_fu_578_p1,
    q0,
    DOBDO,
    q2,
    Q,
    q2_reg_0,
    \tmp_122_reg_1249_reg[10] ,
    ap_clk);
  output \ap_CS_fsm_reg[11] ;
  output [3:0]O;
  output [3:0]\tmp_121_reg_1219_reg[6] ;
  output [0:0]tmp_130_fu_578_p1;
  output [12:0]q0;
  output [12:0]DOBDO;
  output [12:0]q2;
  input [10:0]Q;
  input [3:0]q2_reg_0;
  input [10:0]\tmp_122_reg_1249_reg[10] ;
  input ap_clk;

  wire [10:0]Conv2D_1_w_address0;
  wire [10:0]Conv2D_1_w_address1;
  wire [12:0]DOBDO;
  wire [3:0]O;
  wire [10:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce1;
  wire [12:0]q0;
  wire q0_reg_i_24__1_n_0;
  wire q0_reg_i_25__1_n_0;
  wire q0_reg_i_26__1_n_0;
  wire q0_reg_i_27__1_n_0;
  wire q0_reg_i_28__1_n_0;
  wire q0_reg_i_29__0_n_0;
  wire q0_reg_i_30__0_n_0;
  wire q0_reg_i_31__0_n_0;
  wire q0_reg_i_32_n_0;
  wire q0_reg_i_33_n_0;
  wire q0_reg_i_34_n_0;
  wire q0_reg_i_35_n_0;
  wire q0_reg_i_36_n_0;
  wire q0_reg_i_37_n_0;
  wire q0_reg_i_38_n_0;
  wire q0_reg_i_39_n_0;
  wire q0_reg_i_40_n_0;
  wire q0_reg_i_41_n_0;
  wire q0_reg_i_42_n_0;
  wire q0_reg_i_43_n_0;
  wire q0_reg_i_44_n_0;
  wire q0_reg_i_45_n_0;
  wire q0_reg_i_46_n_0;
  wire q0_reg_i_47_n_0;
  wire q0_reg_i_48_n_0;
  wire q0_reg_i_49_n_0;
  wire q0_reg_i_50_n_0;
  wire q0_reg_i_51_n_0;
  wire q0_reg_i_52_n_0;
  wire q0_reg_i_53_n_0;
  wire [12:0]q2;
  wire [3:0]q2_reg_0;
  wire [3:0]\tmp_121_reg_1219_reg[6] ;
  wire \tmp_122_reg_1249[10]_i_2_n_0 ;
  wire \tmp_122_reg_1249[5]_i_2_n_0 ;
  wire \tmp_122_reg_1249[5]_i_3_n_0 ;
  wire \tmp_122_reg_1249[5]_i_4_n_0 ;
  wire \tmp_122_reg_1249[9]_i_2_n_0 ;
  wire \tmp_122_reg_1249[9]_i_3_n_0 ;
  wire \tmp_122_reg_1249[9]_i_4_n_0 ;
  wire \tmp_122_reg_1249[9]_i_5_n_0 ;
  wire [10:0]\tmp_122_reg_1249_reg[10] ;
  wire \tmp_122_reg_1249_reg[5]_i_1_n_0 ;
  wire \tmp_122_reg_1249_reg[5]_i_1_n_1 ;
  wire \tmp_122_reg_1249_reg[5]_i_1_n_2 ;
  wire \tmp_122_reg_1249_reg[5]_i_1_n_3 ;
  wire \tmp_122_reg_1249_reg[9]_i_1_n_0 ;
  wire \tmp_122_reg_1249_reg[9]_i_1_n_1 ;
  wire \tmp_122_reg_1249_reg[9]_i_1_n_2 ;
  wire \tmp_122_reg_1249_reg[9]_i_1_n_3 ;
  wire [0:0]tmp_130_fu_578_p1;
  wire [10:3]tmp_133_2_2_fu_800_p1;
  wire NLW_q0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_q0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_q0_reg_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_SBITERR_UNCONNECTED;
  wire [31:13]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [31:13]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_RDADDRECC_UNCONNECTED;
  wire NLW_q2_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_q2_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_q2_reg_DBITERR_UNCONNECTED;
  wire NLW_q2_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_q2_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_q2_reg_SBITERR_UNCONNECTED;
  wire [31:13]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q2_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q2_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_tmp_122_reg_1249_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_122_reg_1249_reg[10]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "26624" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1E1D074119941EAD1635182D180407D907330745036719E208E51DA103F21FE7),
    .INIT_01(256'h184B1C20164407690B4C012E095F01ED03931DBE1CD0191C15A91B170542194E),
    .INIT_02(256'h191915BB192A055008AA179117E71FCC09DB0711015A0187154D06F41A411E66),
    .INIT_03(256'h0286000B049A15CF181707C51A5106D6156E088605F801EB1F9317F001E618D5),
    .INIT_04(256'h02FA05DD1F9802280961066207AC1966184D1968082402481B211D3E1D6607E7),
    .INIT_05(256'h1B0C00C4041A039D1F9E1E48084E03E40292072802DB08D11E1E05641F4F1E4D),
    .INIT_06(256'h1AEC15FC05FA1A690887078102F2066B1A9205EA197F02C502E50AC105D3004B),
    .INIT_07(256'h08AC1CF706B3072F045E1FB915870697043415BF063200311FB30A6209EB03DA),
    .INIT_08(256'h1A9300E31A9F01421D801FA300301EFA0A5A1C851ADD083516DB17781D301D77),
    .INIT_09(256'h1A4E086402D406080088192D18E7175608A909A417B31BE2059F0AB000DE18B1),
    .INIT_0A(256'h08861CE2088706DA03B30B5900D801551F2F0B3F031905A118D308A61B930540),
    .INIT_0B(256'h1A4404211B4005811F710DD301711A72069C1CBE1FCE1CAD08FC09C81C9B0397),
    .INIT_0C(256'h1CE61FDC15A31AC31F2215FE0177039406A401F01B9E001200530718017B1587),
    .INIT_0D(256'h0C2501F21D251CDE1E8D169808A11653062505120C431CF301AA023F0681070A),
    .INIT_0E(256'h082000270353026200F01EE71EA301B116C400E41794076E1DA91616160118BE),
    .INIT_0F(256'h1AF1160718991F5309560C3E1D8601E7049D01C5170B18B516D0058B057C0921),
    .INIT_10(256'h032607ED01AE036D031415B3179B1F9919A41B7919931847038D1F7A190D1CFA),
    .INIT_11(256'h00A6020507D5173C1E5617BE1A3804521A550AB204C50AB818541ACF08241B18),
    .INIT_12(256'h07B61FA918C40A1501460515023E073C1AB1088816AA196203691C6C085302EF),
    .INIT_13(256'h1B4900CB1B8D05E61A1F19A2176E0215180A0468188601441AA11D29019002BA),
    .INIT_14(256'h03E61C1606F009740996051904ED1CAE153F1F091E7505851C1306FA074C170E),
    .INIT_15(256'h15F31ECA016315941E4D1DB6006115D406A0049C1DFD1C87073E071001EA1F52),
    .INIT_16(256'h033417E2016305401CB1159607711EDF1CA2083300C507E91E6B18F71E88088F),
    .INIT_17(256'h1C29054B1F0C01EE19B5087A0106083F15FA07CC156D09201F58157E02180391),
    .INIT_18(256'h1A3B1CD41658096F16FA096E1F481DE31B0618C701F61F3E156C05AC08351F9E),
    .INIT_19(256'h03ED0265172E02D11E9D1E6E17BF02811FCF03A21EEB1BA51F8D17FD027F055C),
    .INIT_1A(256'h030701480A1A164D007F029618B70175187B034C099905DF1CDD04BC02A80220),
    .INIT_1B(256'h1F931AC01A7C172C170600FF1EE802C317D909C015EA095A066218B91AB31EA6),
    .INIT_1C(256'h03EC16FC1937177516C617E5090616A618C915EA1CAA02E0062B174C19521D13),
    .INIT_1D(256'h04FE1AA218C504AF19C5073C092119BC1E6807DE0578031516FD056800E80213),
    .INIT_1E(256'h1B39167A173309281972182D17AD18DC1B2F082002E601EB00F5004D077803EF),
    .INIT_1F(256'h003F1C8A041B1C3D197616741BCF09A8169A1AAB18AB1CFE03390AE308860AE8),
    .INIT_20(256'h192D0480185D1AFE060B03671873037905A7016618EA193C066C16AF010E0935),
    .INIT_21(256'h015D1BCD041207FC028305AF1E490A081A381D04167B069002961B38095D05A6),
    .INIT_22(256'h0A5618A91AAC01B815BF16BF09A5036E06C11B5A1D191924039402FD06FD03E0),
    .INIT_23(256'h095B18AC01651C2F1BFC198B17540843166508B71E3B04C000A006FD05501EDF),
    .INIT_24(256'h1C591A2008FB1F17189203B205E01F9D09681A1502DD1C171E9219F01F281415),
    .INIT_25(256'h0A4F1711017E1AF408251DB1169E1BF11CD3185F04EB007C1B1F03501F56191B),
    .INIT_26(256'h02BE1772061B0709162209581E3304D61A141A6A0013058A1638050219131DAF),
    .INIT_27(256'h1711017A1AC11FB21CD719641A5607C403E205D1181718D7068B1CD80A9D1DBC),
    .INIT_28(256'h177F196C1CEE1BB3080306A81CD803FA044305FB1E520A29048F1E1507FF1B22),
    .INIT_29(256'h15BD1F6B04AD04F508A404821E851E3D1D0F170007CA05C1071616E619410A17),
    .INIT_2A(256'h01951CD800B3193D187015AE05E218D1034D088B03481B361E421BDD1AFD1D71),
    .INIT_2B(256'h063F04991F7C1EA4169E1B7B07B31ECA170A04D401581CE41CAE167917EC09BE),
    .INIT_2C(256'h1569041B1C52003117C419F503E0162218681FFE171901DD1C3C05D41F2E1AAC),
    .INIT_2D(256'h158908EC16CB01A602F40A76026905F5149117141E96002709441C2A017E0964),
    .INIT_2E(256'h05B91AD3197B04F017A41957016F1EDE1C381DFE030A09471C0B012B03FB0B18),
    .INIT_2F(256'h07CF1A96063205B81F21062019CC029519280A7D19540370076800A906931D82),
    .INIT_30(256'h01C608A41F72095D0A0B1EDE1BE9075C1650036A06511DAE01A70181092118E5),
    .INIT_31(256'h024319620A51084404DF0B1817D71E5A01F8048300081B92089B167200E51E29),
    .INIT_32(256'h1F631FD104DD03581E0E029A08DF18F518C7062A1F450635042E1D731F320B24),
    .INIT_33(256'h19E80104015509E10B0D1A7517FF1995068D0450083A15341BAD18B401D81844),
    .INIT_34(256'h091301F0199A07981AF11E291C431E4601B7059C0A63161B1AD31E2B03230539),
    .INIT_35(256'h163A1C95043918401B6A095B0AAA044815511CBD031716121AA41CEF0359082E),
    .INIT_36(256'h1F4408D2010D1A490452050519CD04B51454055304101D8503A01CDC05DC018A),
    .INIT_37(256'h018406B700010B0A057406CF037E06A41B6616911A241FE817531DB3167808C3),
    .INIT_38(256'h0022023A1AF0048F001602F915C1007616E81E0A18021F0502B917360435038B),
    .INIT_39(256'h00B803130393099015B715EC18F21D25086405AB1F8719FA1E8E065515F10732),
    .INIT_3A(256'h1A421DDF192C184F076B02E00198162202760798194E1F981B3008521F1A02C7),
    .INIT_3B(256'h158A09A0071907DC06C71F6F1E2F17F306FC056119D6068606C5014E1D801A8C),
    .INIT_3C(256'h1C04192915B2060B166301981E10158B1704168F1946170D1A4A062E149C06D6),
    .INIT_3D(256'h16AE028A004608031D4D1D18169007FD013206D918B81A13154D176005D11B1C),
    .INIT_3E(256'h18F21C8818AF186018BB0454057D197401F70242073508641A6717AD1AED1BE0),
    .INIT_3F(256'h18641E0318F519FD03AD179C06F3079319DA04351BE2087615F807ED017B0188),
    .INIT_40(256'h025402EF14A2182504A71AFA1BF5091A03EF1F1A171F18FF172B1E2E05BE01CB),
    .INIT_41(256'h09621B3715A809151A9D02211EF3093403E3154601581ADB1F010BA609760C1D),
    .INIT_42(256'h07991D781B3A07291EEB024E1E9F1B42045805DC1BFA029B09E8007E1E261E25),
    .INIT_43(256'h1D5E1579197203681C7E002008361BF918BC05CC0021046A0DD707321C050770),
    .INIT_44(256'h09B11D1C03DA083218BA1E0A0414025D045E07E41B5107FD1DC01B501DF91DB5),
    .INIT_45(256'h168A1EA81952008B08EF0752198702900A4A022000491AB316D8059B19F105C8),
    .INIT_46(256'h0A671FAB1AC618ED1A83021F079005EB031306391BAD1FD90859187F1E9E0642),
    .INIT_47(256'h193119170387089D0528190101C31A4D1CB60A8F06D619E81AC11F2C19D9093A),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b1,Conv2D_1_w_address0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Conv2D_1_w_address1,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_q0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_q0_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[31:13],q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[31:13],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce1),
        .ENBWREN(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce1),
        .INJECTDBITERR(NLW_q0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF00F13FDF00F02EC)) 
    q0_reg_i_10__1
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(q2_reg_0[3]),
        .I5(O[0]),
        .O(Conv2D_1_w_address0[2]));
  LUT5 #(
    .INIT(32'h4B5B4B4A)) 
    q0_reg_i_11__1
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[2]),
        .I2(Q[1]),
        .I3(q2_reg_0[1]),
        .I4(\tmp_122_reg_1249_reg[10] [1]),
        .O(Conv2D_1_w_address0[1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    q0_reg_i_12__1
       (.I0(Q[0]),
        .I1(q2_reg_0[3]),
        .I2(q2_reg_0[2]),
        .I3(q2_reg_0[1]),
        .I4(\tmp_122_reg_1249_reg[10] [0]),
        .O(Conv2D_1_w_address0[0]));
  LUT6 #(
    .INIT(64'hFEEEFEEECCFFCCCC)) 
    q0_reg_i_13__1
       (.I0(q0_reg_i_32_n_0),
        .I1(q0_reg_i_33_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_25__1_n_0),
        .I4(q0_reg_i_34_n_0),
        .I5(Q[10]),
        .O(Conv2D_1_w_address1[10]));
  LUT6 #(
    .INIT(64'hFEEEFEEECCFFCCCC)) 
    q0_reg_i_14__1
       (.I0(q0_reg_i_32_n_0),
        .I1(q0_reg_i_35_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_27__1_n_0),
        .I4(q0_reg_i_34_n_0),
        .I5(Q[9]),
        .O(Conv2D_1_w_address1[9]));
  LUT6 #(
    .INIT(64'hFEFEEEEECCCCFFCC)) 
    q0_reg_i_15__1
       (.I0(q0_reg_i_32_n_0),
        .I1(q0_reg_i_36_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_34_n_0),
        .I4(q0_reg_i_28__1_n_0),
        .I5(Q[8]),
        .O(Conv2D_1_w_address1[8]));
  LUT6 #(
    .INIT(64'hFEFEEEEECCCCFFCC)) 
    q0_reg_i_16__1
       (.I0(q0_reg_i_32_n_0),
        .I1(q0_reg_i_37_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_34_n_0),
        .I4(q0_reg_i_29__0_n_0),
        .I5(Q[7]),
        .O(Conv2D_1_w_address1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8888F)) 
    q0_reg_i_17__1
       (.I0(Q[6]),
        .I1(q0_reg_i_32_n_0),
        .I2(q0_reg_i_38_n_0),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_121_reg_1219_reg[6] [0]),
        .I5(q0_reg_i_39_n_0),
        .O(Conv2D_1_w_address1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8888F)) 
    q0_reg_i_18__1
       (.I0(Q[5]),
        .I1(q0_reg_i_32_n_0),
        .I2(q0_reg_i_40_n_0),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(O[3]),
        .I5(q0_reg_i_41_n_0),
        .O(Conv2D_1_w_address1[5]));
  LUT6 #(
    .INIT(64'hEEEEFEFEFFCCCCCC)) 
    q0_reg_i_19__1
       (.I0(q0_reg_i_32_n_0),
        .I1(q0_reg_i_42_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(q0_reg_i_34_n_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(Conv2D_1_w_address1[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_1__1
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[3]),
        .I3(q2_reg_0[0]),
        .O(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce1));
  LUT6 #(
    .INIT(64'hFFFFAEAB0C03AEAB)) 
    q0_reg_i_20__1
       (.I0(q0_reg_i_34_n_0),
        .I1(q0_reg_i_43_n_0),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(O[1]),
        .I4(Q[3]),
        .I5(q0_reg_i_32_n_0),
        .O(Conv2D_1_w_address1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    q0_reg_i_21__1
       (.I0(q0_reg_i_44_n_0),
        .I1(q0_reg_i_45_n_0),
        .I2(Q[0]),
        .I3(q0_reg_i_46_n_0),
        .I4(q0_reg_i_47_n_0),
        .I5(q0_reg_i_48_n_0),
        .O(Conv2D_1_w_address1[2]));
  LUT6 #(
    .INIT(64'hC3C3C3C33CC33CAA)) 
    q0_reg_i_22__1
       (.I0(q0_reg_i_49_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[1]),
        .I5(q2_reg_0[3]),
        .O(Conv2D_1_w_address1[1]));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    q0_reg_i_23__1
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[2]),
        .I3(q2_reg_0[3]),
        .I4(Q[0]),
        .O(Conv2D_1_w_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFAFAF080)) 
    q0_reg_i_24__1
       (.I0(Q[1]),
        .I1(q2_reg_0[1]),
        .I2(Q[2]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .O(q0_reg_i_24__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    q0_reg_i_25__1
       (.I0(q0_reg_i_27__1_n_0),
        .I1(Q[9]),
        .O(q0_reg_i_25__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h03030F2A)) 
    q0_reg_i_26__1
       (.I0(q2_reg_0[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .O(q0_reg_i_26__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q0_reg_i_27__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(q0_reg_i_27__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    q0_reg_i_28__1
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(q0_reg_i_28__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    q0_reg_i_29__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(q0_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFCCF022F222F2)) 
    q0_reg_i_2__1
       (.I0(q0_reg_i_24__1_n_0),
        .I1(q0_reg_i_25__1_n_0),
        .I2(tmp_130_fu_578_p1),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_i_26__1_n_0),
        .I5(Q[10]),
        .O(Conv2D_1_w_address0[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_30__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(q0_reg_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_31__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(q0_reg_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h0101133701011300)) 
    q0_reg_i_32
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .I5(q2_reg_0[1]),
        .O(q0_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    q0_reg_i_33
       (.I0(\tmp_121_reg_1219_reg[6] [2]),
        .I1(q0_reg_i_50_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [1]),
        .I3(\tmp_121_reg_1219_reg[6] [3]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(tmp_130_fu_578_p1),
        .O(q0_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFECFCECFE88FC88)) 
    q0_reg_i_34
       (.I0(Q[0]),
        .I1(q2_reg_0[3]),
        .I2(q2_reg_0[2]),
        .I3(Q[2]),
        .I4(q2_reg_0[1]),
        .I5(Q[1]),
        .O(q0_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    q0_reg_i_35
       (.I0(\tmp_121_reg_1219_reg[6] [1]),
        .I1(q0_reg_i_38_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [0]),
        .I3(\tmp_121_reg_1219_reg[6] [2]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(\tmp_121_reg_1219_reg[6] [3]),
        .O(q0_reg_i_35_n_0));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    q0_reg_i_36
       (.I0(\tmp_121_reg_1219_reg[6] [0]),
        .I1(q0_reg_i_38_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [1]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_121_reg_1219_reg[6] [2]),
        .O(q0_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h0000000B00000004)) 
    q0_reg_i_37
       (.I0(q0_reg_i_38_n_0),
        .I1(\tmp_121_reg_1219_reg[6] [0]),
        .I2(q2_reg_0[1]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .I5(\tmp_121_reg_1219_reg[6] [1]),
        .O(q0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q0_reg_i_38
       (.I0(O[2]),
        .I1(O[0]),
        .I2(\tmp_122_reg_1249_reg[10] [0]),
        .I3(\tmp_122_reg_1249_reg[10] [1]),
        .I4(O[1]),
        .I5(O[3]),
        .O(q0_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h0AAAAAAAC0000000)) 
    q0_reg_i_39
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(q0_reg_i_34_n_0),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(q0_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFCCF022F222F2)) 
    q0_reg_i_3__1
       (.I0(q0_reg_i_24__1_n_0),
        .I1(q0_reg_i_27__1_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [3]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_i_26__1_n_0),
        .I5(Q[9]),
        .O(Conv2D_1_w_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    q0_reg_i_40
       (.I0(O[1]),
        .I1(\tmp_122_reg_1249_reg[10] [1]),
        .I2(\tmp_122_reg_1249_reg[10] [0]),
        .I3(O[0]),
        .I4(O[2]),
        .O(q0_reg_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    q0_reg_i_41
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(q0_reg_i_34_n_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(q0_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    q0_reg_i_42
       (.I0(O[0]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(\tmp_122_reg_1249_reg[10] [1]),
        .I3(O[1]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(O[2]),
        .O(q0_reg_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_43
       (.I0(\tmp_122_reg_1249_reg[10] [1]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(O[0]),
        .O(q0_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h0100010001010100)) 
    q0_reg_i_44
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q2_reg_0[3]),
        .I4(q0_reg_i_51_n_0),
        .I5(q2_reg_0[1]),
        .O(q0_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hA012A00200320022)) 
    q0_reg_i_45
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_0[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(q0_reg_i_47_n_0),
        .I5(Q[1]),
        .O(q0_reg_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h001C)) 
    q0_reg_i_46
       (.I0(q2_reg_0[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(q2_reg_0[3]),
        .O(q0_reg_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    q0_reg_i_47
       (.I0(O[0]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(\tmp_122_reg_1249_reg[10] [1]),
        .I3(q2_reg_0[1]),
        .O(q0_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hA800A800A8A8A800)) 
    q0_reg_i_48
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q2_reg_0[3]),
        .I4(q0_reg_i_51_n_0),
        .I5(q0_reg_i_52_n_0),
        .O(q0_reg_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_49
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(\tmp_122_reg_1249_reg[10] [1]),
        .O(q0_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_4__1
       (.I0(q0_reg_i_26__1_n_0),
        .I1(q0_reg_i_24__1_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [2]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[8]),
        .I5(q0_reg_i_28__1_n_0),
        .O(Conv2D_1_w_address0[8]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    q0_reg_i_50
       (.I0(O[3]),
        .I1(O[1]),
        .I2(q0_reg_i_53_n_0),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\tmp_121_reg_1219_reg[6] [0]),
        .O(q0_reg_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q0_reg_i_51
       (.I0(\tmp_122_reg_1249_reg[10] [1]),
        .I1(\tmp_122_reg_1249_reg[10] [0]),
        .I2(O[0]),
        .O(q0_reg_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_52
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .O(q0_reg_i_52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_53
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(\tmp_122_reg_1249_reg[10] [1]),
        .O(q0_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_5__1
       (.I0(q0_reg_i_26__1_n_0),
        .I1(q0_reg_i_24__1_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [1]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[7]),
        .I5(q0_reg_i_29__0_n_0),
        .O(Conv2D_1_w_address0[7]));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_6__1
       (.I0(q0_reg_i_26__1_n_0),
        .I1(q0_reg_i_24__1_n_0),
        .I2(\tmp_121_reg_1219_reg[6] [0]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[6]),
        .I5(q0_reg_i_30__0_n_0),
        .O(Conv2D_1_w_address0[6]));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_7__1
       (.I0(q0_reg_i_26__1_n_0),
        .I1(q0_reg_i_24__1_n_0),
        .I2(O[3]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[5]),
        .I5(q0_reg_i_31__0_n_0),
        .O(Conv2D_1_w_address0[5]));
  LUT6 #(
    .INIT(64'hAAFAFFFACCFC00F0)) 
    q0_reg_i_8__1
       (.I0(q0_reg_i_26__1_n_0),
        .I1(q0_reg_i_24__1_n_0),
        .I2(O[2]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(Conv2D_1_w_address0[4]));
  LUT5 #(
    .INIT(32'hFFF222F2)) 
    q0_reg_i_9__1
       (.I0(O[1]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q0_reg_i_24__1_n_0),
        .I3(Q[3]),
        .I4(q0_reg_i_26__1_n_0),
        .O(Conv2D_1_w_address0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "26624" *) 
  (* RTL_RAM_NAME = "q2" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1E1D074119941EAD1635182D180407D907330745036719E208E51DA103F21FE7),
    .INIT_01(256'h184B1C20164407690B4C012E095F01ED03931DBE1CD0191C15A91B170542194E),
    .INIT_02(256'h191915BB192A055008AA179117E71FCC09DB0711015A0187154D06F41A411E66),
    .INIT_03(256'h0286000B049A15CF181707C51A5106D6156E088605F801EB1F9317F001E618D5),
    .INIT_04(256'h02FA05DD1F9802280961066207AC1966184D1968082402481B211D3E1D6607E7),
    .INIT_05(256'h1B0C00C4041A039D1F9E1E48084E03E40292072802DB08D11E1E05641F4F1E4D),
    .INIT_06(256'h1AEC15FC05FA1A690887078102F2066B1A9205EA197F02C502E50AC105D3004B),
    .INIT_07(256'h08AC1CF706B3072F045E1FB915870697043415BF063200311FB30A6209EB03DA),
    .INIT_08(256'h1A9300E31A9F01421D801FA300301EFA0A5A1C851ADD083516DB17781D301D77),
    .INIT_09(256'h1A4E086402D406080088192D18E7175608A909A417B31BE2059F0AB000DE18B1),
    .INIT_0A(256'h08861CE2088706DA03B30B5900D801551F2F0B3F031905A118D308A61B930540),
    .INIT_0B(256'h1A4404211B4005811F710DD301711A72069C1CBE1FCE1CAD08FC09C81C9B0397),
    .INIT_0C(256'h1CE61FDC15A31AC31F2215FE0177039406A401F01B9E001200530718017B1587),
    .INIT_0D(256'h0C2501F21D251CDE1E8D169808A11653062505120C431CF301AA023F0681070A),
    .INIT_0E(256'h082000270353026200F01EE71EA301B116C400E41794076E1DA91616160118BE),
    .INIT_0F(256'h1AF1160718991F5309560C3E1D8601E7049D01C5170B18B516D0058B057C0921),
    .INIT_10(256'h032607ED01AE036D031415B3179B1F9919A41B7919931847038D1F7A190D1CFA),
    .INIT_11(256'h00A6020507D5173C1E5617BE1A3804521A550AB204C50AB818541ACF08241B18),
    .INIT_12(256'h07B61FA918C40A1501460515023E073C1AB1088816AA196203691C6C085302EF),
    .INIT_13(256'h1B4900CB1B8D05E61A1F19A2176E0215180A0468188601441AA11D29019002BA),
    .INIT_14(256'h03E61C1606F009740996051904ED1CAE153F1F091E7505851C1306FA074C170E),
    .INIT_15(256'h15F31ECA016315941E4D1DB6006115D406A0049C1DFD1C87073E071001EA1F52),
    .INIT_16(256'h033417E2016305401CB1159607711EDF1CA2083300C507E91E6B18F71E88088F),
    .INIT_17(256'h1C29054B1F0C01EE19B5087A0106083F15FA07CC156D09201F58157E02180391),
    .INIT_18(256'h1A3B1CD41658096F16FA096E1F481DE31B0618C701F61F3E156C05AC08351F9E),
    .INIT_19(256'h03ED0265172E02D11E9D1E6E17BF02811FCF03A21EEB1BA51F8D17FD027F055C),
    .INIT_1A(256'h030701480A1A164D007F029618B70175187B034C099905DF1CDD04BC02A80220),
    .INIT_1B(256'h1F931AC01A7C172C170600FF1EE802C317D909C015EA095A066218B91AB31EA6),
    .INIT_1C(256'h03EC16FC1937177516C617E5090616A618C915EA1CAA02E0062B174C19521D13),
    .INIT_1D(256'h04FE1AA218C504AF19C5073C092119BC1E6807DE0578031516FD056800E80213),
    .INIT_1E(256'h1B39167A173309281972182D17AD18DC1B2F082002E601EB00F5004D077803EF),
    .INIT_1F(256'h003F1C8A041B1C3D197616741BCF09A8169A1AAB18AB1CFE03390AE308860AE8),
    .INIT_20(256'h192D0480185D1AFE060B03671873037905A7016618EA193C066C16AF010E0935),
    .INIT_21(256'h015D1BCD041207FC028305AF1E490A081A381D04167B069002961B38095D05A6),
    .INIT_22(256'h0A5618A91AAC01B815BF16BF09A5036E06C11B5A1D191924039402FD06FD03E0),
    .INIT_23(256'h095B18AC01651C2F1BFC198B17540843166508B71E3B04C000A006FD05501EDF),
    .INIT_24(256'h1C591A2008FB1F17189203B205E01F9D09681A1502DD1C171E9219F01F281415),
    .INIT_25(256'h0A4F1711017E1AF408251DB1169E1BF11CD3185F04EB007C1B1F03501F56191B),
    .INIT_26(256'h02BE1772061B0709162209581E3304D61A141A6A0013058A1638050219131DAF),
    .INIT_27(256'h1711017A1AC11FB21CD719641A5607C403E205D1181718D7068B1CD80A9D1DBC),
    .INIT_28(256'h177F196C1CEE1BB3080306A81CD803FA044305FB1E520A29048F1E1507FF1B22),
    .INIT_29(256'h15BD1F6B04AD04F508A404821E851E3D1D0F170007CA05C1071616E619410A17),
    .INIT_2A(256'h01951CD800B3193D187015AE05E218D1034D088B03481B361E421BDD1AFD1D71),
    .INIT_2B(256'h063F04991F7C1EA4169E1B7B07B31ECA170A04D401581CE41CAE167917EC09BE),
    .INIT_2C(256'h1569041B1C52003117C419F503E0162218681FFE171901DD1C3C05D41F2E1AAC),
    .INIT_2D(256'h158908EC16CB01A602F40A76026905F5149117141E96002709441C2A017E0964),
    .INIT_2E(256'h05B91AD3197B04F017A41957016F1EDE1C381DFE030A09471C0B012B03FB0B18),
    .INIT_2F(256'h07CF1A96063205B81F21062019CC029519280A7D19540370076800A906931D82),
    .INIT_30(256'h01C608A41F72095D0A0B1EDE1BE9075C1650036A06511DAE01A70181092118E5),
    .INIT_31(256'h024319620A51084404DF0B1817D71E5A01F8048300081B92089B167200E51E29),
    .INIT_32(256'h1F631FD104DD03581E0E029A08DF18F518C7062A1F450635042E1D731F320B24),
    .INIT_33(256'h19E80104015509E10B0D1A7517FF1995068D0450083A15341BAD18B401D81844),
    .INIT_34(256'h091301F0199A07981AF11E291C431E4601B7059C0A63161B1AD31E2B03230539),
    .INIT_35(256'h163A1C95043918401B6A095B0AAA044815511CBD031716121AA41CEF0359082E),
    .INIT_36(256'h1F4408D2010D1A490452050519CD04B51454055304101D8503A01CDC05DC018A),
    .INIT_37(256'h018406B700010B0A057406CF037E06A41B6616911A241FE817531DB3167808C3),
    .INIT_38(256'h0022023A1AF0048F001602F915C1007616E81E0A18021F0502B917360435038B),
    .INIT_39(256'h00B803130393099015B715EC18F21D25086405AB1F8719FA1E8E065515F10732),
    .INIT_3A(256'h1A421DDF192C184F076B02E00198162202760798194E1F981B3008521F1A02C7),
    .INIT_3B(256'h158A09A0071907DC06C71F6F1E2F17F306FC056119D6068606C5014E1D801A8C),
    .INIT_3C(256'h1C04192915B2060B166301981E10158B1704168F1946170D1A4A062E149C06D6),
    .INIT_3D(256'h16AE028A004608031D4D1D18169007FD013206D918B81A13154D176005D11B1C),
    .INIT_3E(256'h18F21C8818AF186018BB0454057D197401F70242073508641A6717AD1AED1BE0),
    .INIT_3F(256'h18641E0318F519FD03AD179C06F3079319DA04351BE2087615F807ED017B0188),
    .INIT_40(256'h025402EF14A2182504A71AFA1BF5091A03EF1F1A171F18FF172B1E2E05BE01CB),
    .INIT_41(256'h09621B3715A809151A9D02211EF3093403E3154601581ADB1F010BA609760C1D),
    .INIT_42(256'h07991D781B3A07291EEB024E1E9F1B42045805DC1BFA029B09E8007E1E261E25),
    .INIT_43(256'h1D5E1579197203681C7E002008361BF918BC05CC0021046A0DD707321C050770),
    .INIT_44(256'h09B11D1C03DA083218BA1E0A0414025D045E07E41B5107FD1DC01B501DF91DB5),
    .INIT_45(256'h168A1EA81952008B08EF0752198702900A4A022000491AB316D8059B19F105C8),
    .INIT_46(256'h0A671FAB1AC618ED1A83021F079005EB031306391BAD1FD90859187F1E9E0642),
    .INIT_47(256'h193119170387089D0528190101C31A4D1CB60A8F06D619E81AC11F2C19D9093A),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b1,tmp_133_2_2_fu_800_p1,Q[2:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_q2_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q2_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_q2_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[31:13],q2}),
        .DOBDO(NLW_q2_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q2_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(q2_reg_0[3]),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_q2_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q2_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q2_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q2_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hD2)) 
    q2_reg_i_1__1
       (.I0(Q[9]),
        .I1(q0_reg_i_27__1_n_0),
        .I2(Q[10]),
        .O(tmp_133_2_2_fu_800_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_2__1
       (.I0(q0_reg_i_27__1_n_0),
        .I1(Q[9]),
        .O(tmp_133_2_2_fu_800_p1[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    q2_reg_i_3__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(tmp_133_2_2_fu_800_p1[8]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    q2_reg_i_4__1
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(tmp_133_2_2_fu_800_p1[7]));
  LUT4 #(
    .INIT(16'h7F80)) 
    q2_reg_i_5
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(tmp_133_2_2_fu_800_p1[6]));
  LUT3 #(
    .INIT(8'h78)) 
    q2_reg_i_6
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(tmp_133_2_2_fu_800_p1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_7__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(tmp_133_2_2_fu_800_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    q2_reg_i_8
       (.I0(Q[3]),
        .O(tmp_133_2_2_fu_800_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_38
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[1]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[10]_i_2 
       (.I0(\tmp_122_reg_1249_reg[10] [7]),
        .I1(\tmp_122_reg_1249_reg[10] [10]),
        .O(\tmp_122_reg_1249[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[5]_i_2 
       (.I0(\tmp_122_reg_1249_reg[10] [2]),
        .I1(\tmp_122_reg_1249_reg[10] [5]),
        .O(\tmp_122_reg_1249[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[5]_i_3 
       (.I0(\tmp_122_reg_1249_reg[10] [1]),
        .I1(\tmp_122_reg_1249_reg[10] [4]),
        .O(\tmp_122_reg_1249[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[5]_i_4 
       (.I0(\tmp_122_reg_1249_reg[10] [0]),
        .I1(\tmp_122_reg_1249_reg[10] [3]),
        .O(\tmp_122_reg_1249[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_2 
       (.I0(\tmp_122_reg_1249_reg[10] [6]),
        .I1(\tmp_122_reg_1249_reg[10] [9]),
        .O(\tmp_122_reg_1249[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_3 
       (.I0(\tmp_122_reg_1249_reg[10] [5]),
        .I1(\tmp_122_reg_1249_reg[10] [8]),
        .O(\tmp_122_reg_1249[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_4 
       (.I0(\tmp_122_reg_1249_reg[10] [4]),
        .I1(\tmp_122_reg_1249_reg[10] [7]),
        .O(\tmp_122_reg_1249[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1249[9]_i_5 
       (.I0(\tmp_122_reg_1249_reg[10] [3]),
        .I1(\tmp_122_reg_1249_reg[10] [6]),
        .O(\tmp_122_reg_1249[9]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1249_reg[10]_i_1 
       (.CI(\tmp_122_reg_1249_reg[9]_i_1_n_0 ),
        .CO(\NLW_tmp_122_reg_1249_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_122_reg_1249_reg[10]_i_1_O_UNCONNECTED [3:1],tmp_130_fu_578_p1}),
        .S({1'b0,1'b0,1'b0,\tmp_122_reg_1249[10]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1249_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_122_reg_1249_reg[5]_i_1_n_0 ,\tmp_122_reg_1249_reg[5]_i_1_n_1 ,\tmp_122_reg_1249_reg[5]_i_1_n_2 ,\tmp_122_reg_1249_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_reg_1249_reg[10] [2:0],1'b0}),
        .O(O),
        .S({\tmp_122_reg_1249[5]_i_2_n_0 ,\tmp_122_reg_1249[5]_i_3_n_0 ,\tmp_122_reg_1249[5]_i_4_n_0 ,\tmp_122_reg_1249_reg[10] [2]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1249_reg[9]_i_1 
       (.CI(\tmp_122_reg_1249_reg[5]_i_1_n_0 ),
        .CO({\tmp_122_reg_1249_reg[9]_i_1_n_0 ,\tmp_122_reg_1249_reg[9]_i_1_n_1 ,\tmp_122_reg_1249_reg[9]_i_1_n_2 ,\tmp_122_reg_1249_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_122_reg_1249_reg[10] [6:3]),
        .O(\tmp_121_reg_1219_reg[6] ),
        .S({\tmp_122_reg_1249[9]_i_2_n_0 ,\tmp_122_reg_1249[9]_i_3_n_0 ,\tmp_122_reg_1249[9]_i_4_n_0 ,\tmp_122_reg_1249[9]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_3" *) 
module design_1_network_0_0_conv2d_fix16_3
   (S,
    Q,
    \Conv2D_2_b_load_cast_reg_1105_reg[10]_0 ,
    DIADI,
    ADDRBWRADDR,
    CO,
    WEA,
    D,
    ADDRARDADDR,
    Conv2D_2_array_ce0,
    Padding2D_2_array_ce1,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    DOBDO,
    DOADO,
    \tmp2_reg_1366_reg[15]_0 ,
    grp_conv2d_fix16_3_fu_486_ap_start_reg,
    O,
    DI,
    \p_tmp_s_reg_1416_reg[14]_i_3 ,
    ram_reg,
    Conv2D_2_array_address0,
    ram_reg_0,
    grp_padding2d_fix16_2_fu_613_output_r_address0,
    SR,
    \p_tmp_s_reg_1416_reg[14]_0 );
  output [1:0]S;
  output [10:0]Q;
  output [0:0]\Conv2D_2_b_load_cast_reg_1105_reg[10]_0 ;
  output [15:0]DIADI;
  output [9:0]ADDRBWRADDR;
  output [0:0]CO;
  output [0:0]WEA;
  output [1:0]D;
  output [8:0]ADDRARDADDR;
  output Conv2D_2_array_ce0;
  output Padding2D_2_array_ce1;
  output \ap_CS_fsm_reg[8]_0 ;
  output [9:0]\ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [15:0]DOBDO;
  input [15:0]DOADO;
  input [15:0]\tmp2_reg_1366_reg[15]_0 ;
  input grp_conv2d_fix16_3_fu_486_ap_start_reg;
  input [0:0]O;
  input [0:0]DI;
  input [1:0]\p_tmp_s_reg_1416_reg[14]_i_3 ;
  input [3:0]ram_reg;
  input [8:0]Conv2D_2_array_address0;
  input [0:0]ram_reg_0;
  input [9:0]grp_padding2d_fix16_2_fu_613_output_r_address0;
  input [0:0]SR;
  input [14:0]\p_tmp_s_reg_1416_reg[14]_0 ;

  wire [8:0]A;
  wire [8:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [9:0]B;
  wire [9:1]C;
  wire CEB2;
  wire [0:0]CO;
  wire [8:0]Conv2D_2_array_address0;
  wire Conv2D_2_array_ce0;
  wire Conv2D_2_b_U_n_0;
  wire Conv2D_2_b_U_n_1;
  wire Conv2D_2_b_U_n_10;
  wire Conv2D_2_b_U_n_2;
  wire Conv2D_2_b_U_n_3;
  wire Conv2D_2_b_U_n_4;
  wire Conv2D_2_b_U_n_5;
  wire Conv2D_2_b_U_n_6;
  wire Conv2D_2_b_U_n_7;
  wire Conv2D_2_b_U_n_8;
  wire Conv2D_2_b_U_n_9;
  wire [0:0]\Conv2D_2_b_load_cast_reg_1105_reg[10]_0 ;
  wire [13:0]Conv2D_2_w_q0;
  wire [13:0]Conv2D_2_w_q1;
  wire [13:0]Conv2D_2_w_q2;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire [0:0]O;
  wire Padding2D_2_array_ce1;
  wire [10:0]Q;
  wire RSTC;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[0]_i_4_n_0 ;
  wire \ap_CS_fsm[17]_i_4_n_0 ;
  wire \ap_CS_fsm[17]_i_5_n_0 ;
  wire \ap_CS_fsm[17]_i_6_n_0 ;
  wire \ap_CS_fsm[17]_i_7_n_0 ;
  wire \ap_CS_fsm[17]_i_8_n_0 ;
  wire \ap_CS_fsm[17]_i_9_n_0 ;
  wire \ap_CS_fsm[2]_i_1__10_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[4]_i_4_n_0 ;
  wire \ap_CS_fsm[4]_i_5_n_0 ;
  wire \ap_CS_fsm[4]_i_6_n_0 ;
  wire \ap_CS_fsm[4]_i_7_n_0 ;
  wire \ap_CS_fsm[4]_i_8_n_0 ;
  wire \ap_CS_fsm[4]_i_9_n_0 ;
  wire \ap_CS_fsm[7]_i_1__1_n_0 ;
  wire [9:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[17]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire exitcond2_fu_518_p2;
  wire exitcond3_fu_469_p2;
  wire exitcond4_fu_444_p2;
  wire exitcond5_fu_420_p2;
  wire [9:0]grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0;
  wire grp_conv2d_fix16_3_fu_486_ap_start_reg;
  wire [9:0]grp_padding2d_fix16_2_fu_613_output_r_address0;
  wire [15:0]in_d_1_fu_523_p2;
  wire [15:0]in_d_1_reg_1175;
  wire \in_d_1_reg_1175_reg[12]_i_1_n_0 ;
  wire \in_d_1_reg_1175_reg[12]_i_1_n_1 ;
  wire \in_d_1_reg_1175_reg[12]_i_1_n_2 ;
  wire \in_d_1_reg_1175_reg[12]_i_1_n_3 ;
  wire \in_d_1_reg_1175_reg[15]_i_1_n_2 ;
  wire \in_d_1_reg_1175_reg[15]_i_1_n_3 ;
  wire \in_d_1_reg_1175_reg[4]_i_1_n_0 ;
  wire \in_d_1_reg_1175_reg[4]_i_1_n_1 ;
  wire \in_d_1_reg_1175_reg[4]_i_1_n_2 ;
  wire \in_d_1_reg_1175_reg[4]_i_1_n_3 ;
  wire \in_d_1_reg_1175_reg[8]_i_1_n_0 ;
  wire \in_d_1_reg_1175_reg[8]_i_1_n_1 ;
  wire \in_d_1_reg_1175_reg[8]_i_1_n_2 ;
  wire \in_d_1_reg_1175_reg[8]_i_1_n_3 ;
  wire in_d_reg_348;
  wire \in_d_reg_348_reg_n_0_[0] ;
  wire \in_d_reg_348_reg_n_0_[10] ;
  wire \in_d_reg_348_reg_n_0_[11] ;
  wire \in_d_reg_348_reg_n_0_[12] ;
  wire \in_d_reg_348_reg_n_0_[13] ;
  wire \in_d_reg_348_reg_n_0_[14] ;
  wire \in_d_reg_348_reg_n_0_[15] ;
  wire \in_d_reg_348_reg_n_0_[1] ;
  wire \in_d_reg_348_reg_n_0_[2] ;
  wire \in_d_reg_348_reg_n_0_[3] ;
  wire \in_d_reg_348_reg_n_0_[4] ;
  wire \in_d_reg_348_reg_n_0_[5] ;
  wire \in_d_reg_348_reg_n_0_[6] ;
  wire \in_d_reg_348_reg_n_0_[7] ;
  wire \in_d_reg_348_reg_n_0_[8] ;
  wire \in_d_reg_348_reg_n_0_[9] ;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_0;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_1;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_10;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_11;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_12;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_13;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_14;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_15;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_2;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_3;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_4;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_5;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_6;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_7;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_8;
  wire network_mul_mul_16s_14s_30_1_1_U78_n_9;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_17;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_18;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_19;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_20;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_21;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_22;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_23;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_24;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_25;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_26;
  wire network_mul_mul_16s_14s_30_1_1_U79_n_27;
  wire network_mul_mul_16s_14s_30_1_1_U80_n_18;
  wire network_mul_mul_16s_14s_30_1_1_U80_n_19;
  wire network_mul_mul_16s_14s_30_1_1_U80_n_20;
  wire network_mul_mul_16s_14s_30_1_1_U80_n_21;
  wire network_mul_mul_16s_14s_30_1_1_U80_n_22;
  wire network_mul_mul_16s_14s_30_1_1_U80_n_23;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_16;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_17;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_18;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_19;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_20;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_21;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_22;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_23;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_24;
  wire network_mul_mul_16s_14s_30_1_1_U81_n_25;
  wire [8:0]next_mul2_fu_415_p2;
  wire [8:0]next_mul2_reg_1087;
  wire \next_mul2_reg_1087[4]_i_2_n_0 ;
  wire \next_mul2_reg_1087[4]_i_3_n_0 ;
  wire \next_mul2_reg_1087_reg[4]_i_1_n_0 ;
  wire \next_mul2_reg_1087_reg[4]_i_1_n_1 ;
  wire \next_mul2_reg_1087_reg[4]_i_1_n_2 ;
  wire \next_mul2_reg_1087_reg[4]_i_1_n_3 ;
  wire \next_mul2_reg_1087_reg[8]_i_1_n_1 ;
  wire \next_mul2_reg_1087_reg[8]_i_1_n_2 ;
  wire \next_mul2_reg_1087_reg[8]_i_1_n_3 ;
  wire [9:3]next_mul5_fu_410_p2;
  wire [9:3]next_mul5_reg_1082;
  wire \next_mul5_reg_1082_reg[7]_i_1_n_0 ;
  wire \next_mul5_reg_1082_reg[7]_i_1_n_1 ;
  wire \next_mul5_reg_1082_reg[7]_i_1_n_2 ;
  wire \next_mul5_reg_1082_reg[7]_i_1_n_3 ;
  wire \next_mul5_reg_1082_reg[9]_i_1_n_3 ;
  wire [9:0]next_mul_fu_533_p2;
  wire [9:0]next_mul_reg_1180;
  wire \next_mul_reg_1180[4]_i_2_n_0 ;
  wire \next_mul_reg_1180_reg[4]_i_1_n_0 ;
  wire \next_mul_reg_1180_reg[4]_i_1_n_1 ;
  wire \next_mul_reg_1180_reg[4]_i_1_n_2 ;
  wire \next_mul_reg_1180_reg[4]_i_1_n_3 ;
  wire \next_mul_reg_1180_reg[8]_i_1_n_0 ;
  wire \next_mul_reg_1180_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_1180_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_1180_reg[8]_i_1_n_3 ;
  wire [15:0]out_d_3_fu_425_p2;
  wire [15:0]out_d_3_reg_1095;
  wire \out_d_3_reg_1095_reg[12]_i_1_n_0 ;
  wire \out_d_3_reg_1095_reg[12]_i_1_n_1 ;
  wire \out_d_3_reg_1095_reg[12]_i_1_n_2 ;
  wire \out_d_3_reg_1095_reg[12]_i_1_n_3 ;
  wire \out_d_3_reg_1095_reg[15]_i_1_n_2 ;
  wire \out_d_3_reg_1095_reg[15]_i_1_n_3 ;
  wire \out_d_3_reg_1095_reg[4]_i_1_n_0 ;
  wire \out_d_3_reg_1095_reg[4]_i_1_n_1 ;
  wire \out_d_3_reg_1095_reg[4]_i_1_n_2 ;
  wire \out_d_3_reg_1095_reg[4]_i_1_n_3 ;
  wire \out_d_3_reg_1095_reg[8]_i_1_n_0 ;
  wire \out_d_3_reg_1095_reg[8]_i_1_n_1 ;
  wire \out_d_3_reg_1095_reg[8]_i_1_n_2 ;
  wire \out_d_3_reg_1095_reg[8]_i_1_n_3 ;
  wire out_d_reg_291;
  wire \out_d_reg_291_reg_n_0_[0] ;
  wire \out_d_reg_291_reg_n_0_[10] ;
  wire \out_d_reg_291_reg_n_0_[11] ;
  wire \out_d_reg_291_reg_n_0_[12] ;
  wire \out_d_reg_291_reg_n_0_[13] ;
  wire \out_d_reg_291_reg_n_0_[14] ;
  wire \out_d_reg_291_reg_n_0_[15] ;
  wire \out_d_reg_291_reg_n_0_[1] ;
  wire \out_d_reg_291_reg_n_0_[2] ;
  wire \out_d_reg_291_reg_n_0_[3] ;
  wire \out_d_reg_291_reg_n_0_[4] ;
  wire \out_d_reg_291_reg_n_0_[5] ;
  wire \out_d_reg_291_reg_n_0_[6] ;
  wire \out_d_reg_291_reg_n_0_[7] ;
  wire \out_d_reg_291_reg_n_0_[8] ;
  wire \out_d_reg_291_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_449_p2;
  wire [15:0]out_h_3_reg_1118;
  wire \out_h_3_reg_1118_reg[12]_i_1_n_0 ;
  wire \out_h_3_reg_1118_reg[12]_i_1_n_1 ;
  wire \out_h_3_reg_1118_reg[12]_i_1_n_2 ;
  wire \out_h_3_reg_1118_reg[12]_i_1_n_3 ;
  wire \out_h_3_reg_1118_reg[15]_i_1_n_2 ;
  wire \out_h_3_reg_1118_reg[15]_i_1_n_3 ;
  wire \out_h_3_reg_1118_reg[4]_i_1_n_0 ;
  wire \out_h_3_reg_1118_reg[4]_i_1_n_1 ;
  wire \out_h_3_reg_1118_reg[4]_i_1_n_2 ;
  wire \out_h_3_reg_1118_reg[4]_i_1_n_3 ;
  wire \out_h_3_reg_1118_reg[8]_i_1_n_0 ;
  wire \out_h_3_reg_1118_reg[8]_i_1_n_1 ;
  wire \out_h_3_reg_1118_reg[8]_i_1_n_2 ;
  wire \out_h_3_reg_1118_reg[8]_i_1_n_3 ;
  wire out_h_reg_326;
  wire \out_h_reg_326_reg_n_0_[0] ;
  wire \out_h_reg_326_reg_n_0_[10] ;
  wire \out_h_reg_326_reg_n_0_[11] ;
  wire \out_h_reg_326_reg_n_0_[12] ;
  wire \out_h_reg_326_reg_n_0_[13] ;
  wire \out_h_reg_326_reg_n_0_[14] ;
  wire \out_h_reg_326_reg_n_0_[15] ;
  wire \out_h_reg_326_reg_n_0_[1] ;
  wire \out_h_reg_326_reg_n_0_[2] ;
  wire \out_h_reg_326_reg_n_0_[3] ;
  wire \out_h_reg_326_reg_n_0_[4] ;
  wire \out_h_reg_326_reg_n_0_[5] ;
  wire \out_h_reg_326_reg_n_0_[6] ;
  wire \out_h_reg_326_reg_n_0_[7] ;
  wire \out_h_reg_326_reg_n_0_[8] ;
  wire \out_h_reg_326_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_474_p2;
  wire [15:0]out_w_3_reg_1141;
  wire \out_w_3_reg_1141_reg[12]_i_1_n_0 ;
  wire \out_w_3_reg_1141_reg[12]_i_1_n_1 ;
  wire \out_w_3_reg_1141_reg[12]_i_1_n_2 ;
  wire \out_w_3_reg_1141_reg[12]_i_1_n_3 ;
  wire \out_w_3_reg_1141_reg[15]_i_1_n_2 ;
  wire \out_w_3_reg_1141_reg[15]_i_1_n_3 ;
  wire \out_w_3_reg_1141_reg[4]_i_1_n_0 ;
  wire \out_w_3_reg_1141_reg[4]_i_1_n_1 ;
  wire \out_w_3_reg_1141_reg[4]_i_1_n_2 ;
  wire \out_w_3_reg_1141_reg[4]_i_1_n_3 ;
  wire \out_w_3_reg_1141_reg[8]_i_1_n_0 ;
  wire \out_w_3_reg_1141_reg[8]_i_1_n_1 ;
  wire \out_w_3_reg_1141_reg[8]_i_1_n_2 ;
  wire \out_w_3_reg_1141_reg[8]_i_1_n_3 ;
  wire [15:0]out_w_reg_337;
  wire [8:0]output_addr11_reg_1153;
  wire [15:0]p_0_in;
  wire [8:0]p_1_in;
  wire [8:0]p_3_in;
  wire p_tmp_s_reg_1416;
  wire \p_tmp_s_reg_1416[14]_i_16_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_17_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_19_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_20_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_21_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_22_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_23_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_24_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_25_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_26_n_0 ;
  wire [14:0]\p_tmp_s_reg_1416_reg[14]_0 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12_n_0 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_12_n_3 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18_n_0 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_18_n_3 ;
  wire [1:0]\p_tmp_s_reg_1416_reg[14]_i_3 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_7_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_7_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_7_n_3 ;
  wire \p_tmp_s_reg_1416_reg_n_0_[0] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[10] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[11] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[12] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[13] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[14] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[1] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[2] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[3] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[4] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[5] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[6] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[7] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[8] ;
  wire \p_tmp_s_reg_1416_reg_n_0_[9] ;
  wire [8:0]phi_mul1_reg_302;
  wire [9:3]phi_mul4_reg_314;
  wire [9:0]phi_mul_reg_359;
  wire [3:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_i_100_n_0;
  wire ram_reg_i_101_n_0;
  wire ram_reg_i_102_n_0;
  wire ram_reg_i_103_n_0;
  wire ram_reg_i_105_n_0;
  wire ram_reg_i_106_n_0;
  wire ram_reg_i_117_n_0;
  wire ram_reg_i_118_n_0;
  wire ram_reg_i_119_n_0;
  wire ram_reg_i_120_n_0;
  wire ram_reg_i_138_n_0;
  wire ram_reg_i_139_n_0;
  wire ram_reg_i_140_n_0;
  wire ram_reg_i_141_n_0;
  wire ram_reg_i_154_n_0;
  wire ram_reg_i_155_n_0;
  wire ram_reg_i_28_n_0;
  wire ram_reg_i_29_n_2;
  wire ram_reg_i_29_n_3;
  wire ram_reg_i_30_n_0;
  wire ram_reg_i_30_n_1;
  wire ram_reg_i_30_n_2;
  wire ram_reg_i_30_n_3;
  wire ram_reg_i_31_n_0;
  wire ram_reg_i_32_n_0;
  wire ram_reg_i_33_n_0;
  wire ram_reg_i_34_n_0;
  wire ram_reg_i_35_n_0;
  wire ram_reg_i_36_n_0;
  wire ram_reg_i_62_n_3;
  wire ram_reg_i_62_n_6;
  wire ram_reg_i_62_n_7;
  wire ram_reg_i_63_n_0;
  wire ram_reg_i_63_n_1;
  wire ram_reg_i_63_n_2;
  wire ram_reg_i_63_n_3;
  wire ram_reg_i_63_n_4;
  wire ram_reg_i_63_n_5;
  wire ram_reg_i_63_n_6;
  wire ram_reg_i_63_n_7;
  wire ram_reg_i_64_n_0;
  wire ram_reg_i_64_n_1;
  wire ram_reg_i_64_n_2;
  wire ram_reg_i_64_n_3;
  wire ram_reg_i_64_n_4;
  wire ram_reg_i_64_n_5;
  wire ram_reg_i_64_n_6;
  wire ram_reg_i_64_n_7;
  wire ram_reg_i_66_n_3;
  wire ram_reg_i_66_n_6;
  wire ram_reg_i_66_n_7;
  wire ram_reg_i_71_n_0;
  wire ram_reg_i_71_n_1;
  wire ram_reg_i_71_n_2;
  wire ram_reg_i_71_n_3;
  wire ram_reg_i_71_n_4;
  wire ram_reg_i_71_n_5;
  wire ram_reg_i_71_n_6;
  wire ram_reg_i_71_n_7;
  wire ram_reg_i_78_n_0;
  wire ram_reg_i_78_n_1;
  wire ram_reg_i_78_n_2;
  wire ram_reg_i_78_n_3;
  wire ram_reg_i_78_n_4;
  wire ram_reg_i_78_n_5;
  wire ram_reg_i_78_n_6;
  wire ram_reg_i_78_n_7;
  wire ram_reg_i_86_n_0;
  wire ram_reg_i_87_n_0;
  wire ram_reg_i_92_n_0;
  wire ram_reg_i_93_n_0;
  wire ram_reg_i_94_n_0;
  wire ram_reg_i_95_n_0;
  wire reg_3700;
  wire reg_3740;
  wire reg_3780;
  wire reg_3820;
  wire reg_3860;
  wire [15:0]tmp1_fu_859_p2;
  wire [15:0]tmp1_reg_1386;
  wire \tmp1_reg_1386[11]_i_6_n_0 ;
  wire \tmp1_reg_1386[11]_i_7_n_0 ;
  wire \tmp1_reg_1386[11]_i_8_n_0 ;
  wire \tmp1_reg_1386[11]_i_9_n_0 ;
  wire \tmp1_reg_1386[15]_i_6_n_0 ;
  wire \tmp1_reg_1386[15]_i_7_n_0 ;
  wire \tmp1_reg_1386[15]_i_8_n_0 ;
  wire \tmp1_reg_1386[3]_i_3_n_0 ;
  wire \tmp1_reg_1386[3]_i_4_n_0 ;
  wire \tmp1_reg_1386[3]_i_5_n_0 ;
  wire \tmp1_reg_1386[3]_i_6_n_0 ;
  wire \tmp1_reg_1386[3]_i_7_n_0 ;
  wire \tmp1_reg_1386[3]_i_8_n_0 ;
  wire \tmp1_reg_1386[7]_i_6_n_0 ;
  wire \tmp1_reg_1386[7]_i_7_n_0 ;
  wire \tmp1_reg_1386[7]_i_8_n_0 ;
  wire \tmp1_reg_1386[7]_i_9_n_0 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_0 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[11]_i_1_n_3 ;
  wire \tmp1_reg_1386_reg[15]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[15]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[15]_i_1_n_3 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_0 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[3]_i_1_n_3 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_0 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_1 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_2 ;
  wire \tmp1_reg_1386_reg[7]_i_1_n_3 ;
  wire [15:0]tmp2_fu_807_p2;
  wire [15:0]tmp2_reg_1366;
  wire \tmp2_reg_1366[11]_i_2_n_0 ;
  wire \tmp2_reg_1366[11]_i_3_n_0 ;
  wire \tmp2_reg_1366[11]_i_4_n_0 ;
  wire \tmp2_reg_1366[11]_i_5_n_0 ;
  wire \tmp2_reg_1366[15]_i_2_n_0 ;
  wire \tmp2_reg_1366[15]_i_3_n_0 ;
  wire \tmp2_reg_1366[15]_i_4_n_0 ;
  wire \tmp2_reg_1366[15]_i_5_n_0 ;
  wire \tmp2_reg_1366[3]_i_2_n_0 ;
  wire \tmp2_reg_1366[3]_i_3_n_0 ;
  wire \tmp2_reg_1366[3]_i_4_n_0 ;
  wire \tmp2_reg_1366[3]_i_5_n_0 ;
  wire \tmp2_reg_1366[7]_i_2_n_0 ;
  wire \tmp2_reg_1366[7]_i_3_n_0 ;
  wire \tmp2_reg_1366[7]_i_4_n_0 ;
  wire \tmp2_reg_1366[7]_i_5_n_0 ;
  wire \tmp2_reg_1366_reg[11]_i_1_n_0 ;
  wire \tmp2_reg_1366_reg[11]_i_1_n_1 ;
  wire \tmp2_reg_1366_reg[11]_i_1_n_2 ;
  wire \tmp2_reg_1366_reg[11]_i_1_n_3 ;
  wire [15:0]\tmp2_reg_1366_reg[15]_0 ;
  wire \tmp2_reg_1366_reg[15]_i_1_n_1 ;
  wire \tmp2_reg_1366_reg[15]_i_1_n_2 ;
  wire \tmp2_reg_1366_reg[15]_i_1_n_3 ;
  wire \tmp2_reg_1366_reg[3]_i_1_n_0 ;
  wire \tmp2_reg_1366_reg[3]_i_1_n_1 ;
  wire \tmp2_reg_1366_reg[3]_i_1_n_2 ;
  wire \tmp2_reg_1366_reg[3]_i_1_n_3 ;
  wire \tmp2_reg_1366_reg[7]_i_1_n_0 ;
  wire \tmp2_reg_1366_reg[7]_i_1_n_1 ;
  wire \tmp2_reg_1366_reg[7]_i_1_n_2 ;
  wire \tmp2_reg_1366_reg[7]_i_1_n_3 ;
  wire [9:0]tmp4_fu_544_p2;
  wire [9:0]tmp4_reg_1191;
  wire tmp5_1_reg_1242_reg_i_1_n_7;
  wire tmp5_1_reg_1242_reg_i_2_n_0;
  wire tmp5_1_reg_1242_reg_i_2_n_1;
  wire tmp5_1_reg_1242_reg_i_2_n_2;
  wire tmp5_1_reg_1242_reg_i_2_n_3;
  wire tmp5_1_reg_1242_reg_i_2_n_4;
  wire tmp5_1_reg_1242_reg_i_2_n_5;
  wire tmp5_1_reg_1242_reg_i_2_n_6;
  wire tmp5_1_reg_1242_reg_i_2_n_7;
  wire tmp5_1_reg_1242_reg_i_3_n_0;
  wire tmp5_1_reg_1242_reg_i_3_n_1;
  wire tmp5_1_reg_1242_reg_i_3_n_2;
  wire tmp5_1_reg_1242_reg_i_3_n_3;
  wire tmp5_1_reg_1242_reg_i_3_n_4;
  wire tmp5_1_reg_1242_reg_i_3_n_5;
  wire tmp5_1_reg_1242_reg_i_3_n_6;
  wire tmp5_1_reg_1242_reg_i_3_n_7;
  wire tmp5_1_reg_1242_reg_i_4_n_0;
  wire tmp5_1_reg_1242_reg_n_100;
  wire tmp5_1_reg_1242_reg_n_101;
  wire tmp5_1_reg_1242_reg_n_102;
  wire tmp5_1_reg_1242_reg_n_103;
  wire tmp5_1_reg_1242_reg_n_104;
  wire tmp5_1_reg_1242_reg_n_105;
  wire tmp5_1_reg_1242_reg_n_96;
  wire tmp5_1_reg_1242_reg_n_97;
  wire tmp5_1_reg_1242_reg_n_98;
  wire tmp5_1_reg_1242_reg_n_99;
  wire tmp5_reg_1198_reg_i_10_n_0;
  wire tmp5_reg_1198_reg_i_11_n_0;
  wire tmp5_reg_1198_reg_i_12_n_0;
  wire tmp5_reg_1198_reg_i_13_n_0;
  wire tmp5_reg_1198_reg_i_1_n_3;
  wire tmp5_reg_1198_reg_i_2_n_0;
  wire tmp5_reg_1198_reg_i_2_n_1;
  wire tmp5_reg_1198_reg_i_2_n_2;
  wire tmp5_reg_1198_reg_i_2_n_3;
  wire tmp5_reg_1198_reg_i_3_n_0;
  wire tmp5_reg_1198_reg_i_3_n_1;
  wire tmp5_reg_1198_reg_i_3_n_2;
  wire tmp5_reg_1198_reg_i_3_n_3;
  wire tmp5_reg_1198_reg_i_4_n_0;
  wire tmp5_reg_1198_reg_i_5_n_0;
  wire tmp5_reg_1198_reg_i_6_n_0;
  wire tmp5_reg_1198_reg_i_7_n_0;
  wire tmp5_reg_1198_reg_i_8_n_0;
  wire tmp5_reg_1198_reg_i_9_n_0;
  wire tmp5_reg_1198_reg_n_100;
  wire tmp5_reg_1198_reg_n_101;
  wire tmp5_reg_1198_reg_n_102;
  wire tmp5_reg_1198_reg_n_103;
  wire tmp5_reg_1198_reg_n_104;
  wire tmp5_reg_1198_reg_n_105;
  wire tmp5_reg_1198_reg_n_96;
  wire tmp5_reg_1198_reg_n_97;
  wire tmp5_reg_1198_reg_n_98;
  wire tmp5_reg_1198_reg_n_99;
  wire [15:0]tmp9_fu_898_p2;
  wire [15:0]tmp9_reg_1401;
  wire \tmp9_reg_1401[11]_i_2_n_0 ;
  wire \tmp9_reg_1401[11]_i_3_n_0 ;
  wire \tmp9_reg_1401[11]_i_4_n_0 ;
  wire \tmp9_reg_1401[11]_i_5_n_0 ;
  wire \tmp9_reg_1401[15]_i_2_n_0 ;
  wire \tmp9_reg_1401[15]_i_3_n_0 ;
  wire \tmp9_reg_1401[15]_i_4_n_0 ;
  wire \tmp9_reg_1401[15]_i_5_n_0 ;
  wire \tmp9_reg_1401[3]_i_2_n_0 ;
  wire \tmp9_reg_1401[3]_i_3_n_0 ;
  wire \tmp9_reg_1401[3]_i_4_n_0 ;
  wire \tmp9_reg_1401[3]_i_5_n_0 ;
  wire \tmp9_reg_1401[7]_i_2_n_0 ;
  wire \tmp9_reg_1401[7]_i_3_n_0 ;
  wire \tmp9_reg_1401[7]_i_4_n_0 ;
  wire \tmp9_reg_1401[7]_i_5_n_0 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_0 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[11]_i_1_n_3 ;
  wire \tmp9_reg_1401_reg[15]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[15]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[15]_i_1_n_3 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_0 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[3]_i_1_n_3 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_0 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_1 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_2 ;
  wire \tmp9_reg_1401_reg[7]_i_1_n_3 ;
  wire [9:0]tmp_108_reg_1123;
  wire [9:0]tmp_109_reg_1146_reg__0;
  wire tmp_110_fu_488_p2_i_10_n_0;
  wire tmp_110_fu_488_p2_i_11_n_0;
  wire tmp_110_fu_488_p2_i_12_n_0;
  wire tmp_110_fu_488_p2_i_2_n_0;
  wire tmp_110_fu_488_p2_i_2_n_1;
  wire tmp_110_fu_488_p2_i_2_n_2;
  wire tmp_110_fu_488_p2_i_2_n_3;
  wire tmp_110_fu_488_p2_i_3_n_0;
  wire tmp_110_fu_488_p2_i_3_n_1;
  wire tmp_110_fu_488_p2_i_3_n_2;
  wire tmp_110_fu_488_p2_i_3_n_3;
  wire tmp_110_fu_488_p2_i_4_n_0;
  wire tmp_110_fu_488_p2_i_5_n_0;
  wire tmp_110_fu_488_p2_i_6_n_0;
  wire tmp_110_fu_488_p2_i_7_n_0;
  wire tmp_110_fu_488_p2_i_8_n_0;
  wire tmp_110_fu_488_p2_i_9_n_0;
  wire tmp_110_fu_488_p2_n_100;
  wire tmp_110_fu_488_p2_n_101;
  wire tmp_110_fu_488_p2_n_102;
  wire tmp_110_fu_488_p2_n_103;
  wire tmp_110_fu_488_p2_n_104;
  wire tmp_110_fu_488_p2_n_105;
  wire tmp_110_fu_488_p2_n_97;
  wire tmp_110_fu_488_p2_n_98;
  wire tmp_110_fu_488_p2_n_99;
  wire [9:0]tmp_114_fu_538_p2;
  wire \tmp_114_reg_1185[3]_i_2_n_0 ;
  wire \tmp_114_reg_1185[3]_i_3_n_0 ;
  wire \tmp_114_reg_1185[3]_i_4_n_0 ;
  wire \tmp_114_reg_1185[3]_i_5_n_0 ;
  wire \tmp_114_reg_1185[7]_i_2_n_0 ;
  wire \tmp_114_reg_1185[7]_i_3_n_0 ;
  wire \tmp_114_reg_1185[7]_i_4_n_0 ;
  wire \tmp_114_reg_1185[7]_i_5_n_0 ;
  wire \tmp_114_reg_1185[9]_i_2_n_0 ;
  wire \tmp_114_reg_1185[9]_i_3_n_0 ;
  wire \tmp_114_reg_1185_reg[3]_i_1_n_0 ;
  wire \tmp_114_reg_1185_reg[3]_i_1_n_1 ;
  wire \tmp_114_reg_1185_reg[3]_i_1_n_2 ;
  wire \tmp_114_reg_1185_reg[3]_i_1_n_3 ;
  wire \tmp_114_reg_1185_reg[7]_i_1_n_0 ;
  wire \tmp_114_reg_1185_reg[7]_i_1_n_1 ;
  wire \tmp_114_reg_1185_reg[7]_i_1_n_2 ;
  wire \tmp_114_reg_1185_reg[7]_i_1_n_3 ;
  wire \tmp_114_reg_1185_reg[9]_i_1_n_3 ;
  wire \tmp_114_reg_1185_reg_n_0_[7] ;
  wire \tmp_114_reg_1185_reg_n_0_[8] ;
  wire \tmp_114_reg_1185_reg_n_0_[9] ;
  wire [9:0]tmp_115_reg_1215;
  wire [9:2]tmp_118_fu_582_p1;
  wire [15:0]tmp_120_reg_1281;
  wire \tmp_127_0_1_cast_reg_1158[1]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[2]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[3]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[4]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[5]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[6]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[6]_i_2_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[7]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[8]_i_1_n_0 ;
  wire \tmp_127_0_1_cast_reg_1158[9]_i_1_n_0 ;
  wire [9:0]tmp_127_0_1_cast_reg_1158_reg__0;
  wire \tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ;
  wire [9:1]tmp_127_0_2_cast_reg_1165_reg__0;
  wire tmp_128_2_1_reg_1316_reg_n_100;
  wire tmp_128_2_1_reg_1316_reg_n_101;
  wire tmp_128_2_1_reg_1316_reg_n_102;
  wire tmp_128_2_1_reg_1316_reg_n_103;
  wire tmp_128_2_1_reg_1316_reg_n_104;
  wire tmp_128_2_1_reg_1316_reg_n_105;
  wire tmp_128_2_1_reg_1316_reg_n_96;
  wire tmp_128_2_1_reg_1316_reg_n_97;
  wire tmp_128_2_1_reg_1316_reg_n_98;
  wire tmp_128_2_1_reg_1316_reg_n_99;
  wire tmp_128_2_2_reg_1321_reg_n_100;
  wire tmp_128_2_2_reg_1321_reg_n_101;
  wire tmp_128_2_2_reg_1321_reg_n_102;
  wire tmp_128_2_2_reg_1321_reg_n_103;
  wire tmp_128_2_2_reg_1321_reg_n_104;
  wire tmp_128_2_2_reg_1321_reg_n_105;
  wire tmp_128_2_2_reg_1321_reg_n_96;
  wire tmp_128_2_2_reg_1321_reg_n_97;
  wire tmp_128_2_2_reg_1321_reg_n_98;
  wire tmp_128_2_2_reg_1321_reg_n_99;
  wire tmp_128_2_reg_1311_reg_i_1_n_3;
  wire tmp_128_2_reg_1311_reg_i_2_n_0;
  wire tmp_128_2_reg_1311_reg_i_2_n_1;
  wire tmp_128_2_reg_1311_reg_i_2_n_2;
  wire tmp_128_2_reg_1311_reg_i_2_n_3;
  wire tmp_128_2_reg_1311_reg_i_3_n_0;
  wire tmp_128_2_reg_1311_reg_i_3_n_1;
  wire tmp_128_2_reg_1311_reg_i_3_n_2;
  wire tmp_128_2_reg_1311_reg_i_3_n_3;
  wire tmp_128_2_reg_1311_reg_i_4_n_0;
  wire tmp_128_2_reg_1311_reg_n_100;
  wire tmp_128_2_reg_1311_reg_n_101;
  wire tmp_128_2_reg_1311_reg_n_102;
  wire tmp_128_2_reg_1311_reg_n_103;
  wire tmp_128_2_reg_1311_reg_n_104;
  wire tmp_128_2_reg_1311_reg_n_105;
  wire tmp_128_2_reg_1311_reg_n_96;
  wire tmp_128_2_reg_1311_reg_n_97;
  wire tmp_128_2_reg_1311_reg_n_98;
  wire tmp_128_2_reg_1311_reg_n_99;
  wire [15:0]tmp_137_0_1_reg_1326;
  wire [15:0]tmp_137_0_2_reg_1331;
  wire [15:0]tmp_137_1_1_reg_1371;
  wire [15:0]tmp_137_1_2_reg_1376;
  wire [14:0]tmp_137_1_reg_1336;
  wire [15:0]tmp_137_2_1_reg_1396;
  wire [15:0]tmp_137_2_2_reg_1406;
  wire [15:0]tmp_137_2_reg_1391;
  wire [15:0]tmp_138_2_2_fu_933_p2;
  wire [15:0]tmp_138_2_2_reg_1411;
  wire \tmp_138_2_2_reg_1411[11]_i_11_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_12_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_13_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_14_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_15_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_16_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_17_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_18_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[11]_i_9_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_11_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_12_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_13_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_14_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_15_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_16_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_17_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_18_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_19_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_20_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_21_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_22_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_23_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_24_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_25_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[15]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[3]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_11_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_12_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_13_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_14_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_15_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_16_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_17_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_2_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_3_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_4_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_5_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_6_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_7_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_8_n_0 ;
  wire \tmp_138_2_2_reg_1411[7]_i_9_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[11]_i_1_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_1_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[3]_i_1_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_3 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_0 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_1 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_2 ;
  wire \tmp_138_2_2_reg_1411_reg[7]_i_1_n_3 ;
  wire [9:3]tmp_24_fu_563_p2;
  wire tmp_reg_11280;
  wire [3:2]\NLW_ap_CS_fsm_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_1175_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_1175_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul2_reg_1087_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul5_reg_1082_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul5_reg_1082_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_next_mul_reg_1180_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_1180_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_1095_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_1095_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_1118_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_1118_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_1141_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_1141_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_7_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_i_29_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_29_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_30_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_62_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_62_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_66_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_66_O_UNCONNECTED;
  wire [3:3]\NLW_tmp1_reg_1386_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp2_reg_1366_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp5_1_reg_1242_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_1_reg_1242_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_1_reg_1242_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_1_reg_1242_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1242_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp5_1_reg_1242_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_1_reg_1242_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_reg_1242_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp5_1_reg_1242_reg_i_1_O_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1198_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_reg_1198_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_reg_1198_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_reg_1198_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp5_reg_1198_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_reg_1198_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp5_reg_1198_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp5_reg_1198_reg_i_1_O_UNCONNECTED;
  wire [3:3]\NLW_tmp9_reg_1401_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_110_fu_488_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_110_fu_488_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_110_fu_488_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_110_fu_488_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_110_fu_488_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_110_fu_488_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_110_fu_488_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_110_fu_488_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_110_fu_488_p2_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_tmp_110_fu_488_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_110_fu_488_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_110_fu_488_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_110_fu_488_p2_i_1_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_114_reg_1185_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_114_reg_1185_reg[9]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_128_2_1_reg_1316_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_1_reg_1316_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_1_reg_1316_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_1_reg_1316_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_1_reg_1316_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_128_2_1_reg_1316_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_1_reg_1316_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_2_reg_1321_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_2_reg_1321_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_2_reg_1321_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_2_reg_1321_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_128_2_2_reg_1321_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_2_reg_1321_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_128_2_reg_1311_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_128_2_reg_1311_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_128_2_reg_1311_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_128_2_reg_1311_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_128_2_reg_1311_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_128_2_reg_1311_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_128_2_reg_1311_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_128_2_reg_1311_reg_i_1_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_138_2_2_reg_1411_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_138_2_2_reg_1411_reg[15]_i_9_CO_UNCONNECTED ;

  design_1_network_0_0_conv2d_fix16_3_Conv2D_2_b Conv2D_2_b_U
       (.D({Conv2D_2_b_U_n_0,Conv2D_2_b_U_n_1,Conv2D_2_b_U_n_2,Conv2D_2_b_U_n_3,Conv2D_2_b_U_n_4,Conv2D_2_b_U_n_5,Conv2D_2_b_U_n_6,Conv2D_2_b_U_n_7,Conv2D_2_b_U_n_8,Conv2D_2_b_U_n_9,Conv2D_2_b_U_n_10}),
        .Q({\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] ,\out_d_reg_291_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_10),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_0),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_9),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_8),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_7),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_6),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_5),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_4),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_3),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_2),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_1105_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Conv2D_2_b_U_n_1),
        .Q(Q[9]),
        .R(1'b0));
  design_1_network_0_0_conv2d_fix16_3_Conv2D_2_w Conv2D_2_w_U
       (.D(tmp_118_fu_582_p1),
        .DOBDO(Conv2D_2_w_q1),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_clk(ap_clk),
        .q0(Conv2D_2_w_q0),
        .q0_reg(tmp_115_reg_1215),
        .q2(Conv2D_2_w_q2),
        .\tmp_115_reg_1215_reg[9] ({\tmp_114_reg_1185_reg_n_0_[9] ,\tmp_114_reg_1185_reg_n_0_[8] ,\tmp_114_reg_1185_reg_n_0_[7] ,tmp_24_fu_563_p2}));
  LUT6 #(
    .INIT(64'h4447444444444444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(reg_3740),
        .I4(\ap_CS_fsm[0]_i_3_n_0 ),
        .I5(\ap_CS_fsm[0]_i_4_n_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(exitcond5_fu_420_p2),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state6),
        .I5(RSTC),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .I2(CEB2),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_518_p2),
        .O(ap_NS_fsm[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[17]_i_1__3 
       (.I0(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_420_p2),
        .I4(ram_reg[2]),
        .I5(ram_reg[1]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[17]_i_4 
       (.I0(\in_d_reg_348_reg_n_0_[15] ),
        .O(\ap_CS_fsm[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_5 
       (.I0(\in_d_reg_348_reg_n_0_[14] ),
        .I1(\in_d_reg_348_reg_n_0_[13] ),
        .I2(\in_d_reg_348_reg_n_0_[12] ),
        .O(\ap_CS_fsm[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_6 
       (.I0(\in_d_reg_348_reg_n_0_[11] ),
        .I1(\in_d_reg_348_reg_n_0_[10] ),
        .I2(\in_d_reg_348_reg_n_0_[9] ),
        .O(\ap_CS_fsm[17]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_7 
       (.I0(\in_d_reg_348_reg_n_0_[8] ),
        .I1(\in_d_reg_348_reg_n_0_[7] ),
        .I2(\in_d_reg_348_reg_n_0_[6] ),
        .O(\ap_CS_fsm[17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[17]_i_8 
       (.I0(\in_d_reg_348_reg_n_0_[5] ),
        .I1(\in_d_reg_348_reg_n_0_[4] ),
        .I2(\in_d_reg_348_reg_n_0_[3] ),
        .O(\ap_CS_fsm[17]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[17]_i_9 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .I1(\in_d_reg_348_reg_n_0_[1] ),
        .I2(\in_d_reg_348_reg_n_0_[0] ),
        .O(\ap_CS_fsm[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ram_reg[2]),
        .I1(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_420_p2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_444_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(exitcond5_fu_420_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\out_d_reg_291_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\out_d_reg_291_reg_n_0_[14] ),
        .I1(\out_d_reg_291_reg_n_0_[13] ),
        .I2(\out_d_reg_291_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\out_d_reg_291_reg_n_0_[11] ),
        .I1(\out_d_reg_291_reg_n_0_[10] ),
        .I2(\out_d_reg_291_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\out_d_reg_291_reg_n_0_[8] ),
        .I1(\out_d_reg_291_reg_n_0_[7] ),
        .I2(\out_d_reg_291_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\out_d_reg_291_reg_n_0_[5] ),
        .I1(\out_d_reg_291_reg_n_0_[4] ),
        .I2(\out_d_reg_291_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\out_d_reg_291_reg_n_0_[2] ),
        .I1(\out_d_reg_291_reg_n_0_[0] ),
        .I2(\out_d_reg_291_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_i_29_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_444_p2),
        .O(tmp_reg_11280));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\out_h_reg_326_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(\out_h_reg_326_reg_n_0_[14] ),
        .I1(\out_h_reg_326_reg_n_0_[13] ),
        .I2(\out_h_reg_326_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(\out_h_reg_326_reg_n_0_[11] ),
        .I1(\out_h_reg_326_reg_n_0_[10] ),
        .I2(\out_h_reg_326_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(\out_h_reg_326_reg_n_0_[8] ),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .I2(\out_h_reg_326_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(\out_h_reg_326_reg_n_0_[5] ),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .I2(\out_h_reg_326_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_9 
       (.I0(\out_h_reg_326_reg_n_0_[2] ),
        .I1(\out_h_reg_326_reg_n_0_[1] ),
        .I2(\out_h_reg_326_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(RSTC),
        .I1(ap_CS_fsm_state19),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_i_29_n_2),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_518_p2),
        .O(\ap_CS_fsm[7]_i_1__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[17]_i_2 
       (.CI(\ap_CS_fsm_reg[17]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[17]_i_2_CO_UNCONNECTED [3:2],exitcond2_fu_518_p2,\ap_CS_fsm_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[17]_i_4_n_0 ,\ap_CS_fsm[17]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[17]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[17]_i_3_n_0 ,\ap_CS_fsm_reg[17]_i_3_n_1 ,\ap_CS_fsm_reg[17]_i_3_n_2 ,\ap_CS_fsm_reg[17]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[17]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_6_n_0 ,\ap_CS_fsm[17]_i_7_n_0 ,\ap_CS_fsm[17]_i_8_n_0 ,\ap_CS_fsm[17]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__10_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3:2],exitcond5_fu_420_p2,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_11280),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2 
       (.CI(\ap_CS_fsm_reg[4]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2_CO_UNCONNECTED [3:2],exitcond4_fu_444_p2,\ap_CS_fsm_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4_n_0 ,\ap_CS_fsm[4]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3_n_0 ,\ap_CS_fsm_reg[4]_i_3_n_1 ,\ap_CS_fsm_reg[4]_i_3_n_2 ,\ap_CS_fsm_reg[4]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6_n_0 ,\ap_CS_fsm[4]_i_7_n_0 ,\ap_CS_fsm[4]_i_8_n_0 ,\ap_CS_fsm[4]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .Q(CEB2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEB2),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_conv2d_fix16_3_fu_486_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_420_p2),
        .I2(ram_reg[1]),
        .I3(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_1175[0]_i_1 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .O(in_d_1_fu_523_p2[0]));
  FDRE \in_d_1_reg_1175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[0]),
        .Q(in_d_1_reg_1175[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[10]),
        .Q(in_d_1_reg_1175[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[11]),
        .Q(in_d_1_reg_1175[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[12]),
        .Q(in_d_1_reg_1175[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[12]_i_1 
       (.CI(\in_d_1_reg_1175_reg[8]_i_1_n_0 ),
        .CO({\in_d_1_reg_1175_reg[12]_i_1_n_0 ,\in_d_1_reg_1175_reg[12]_i_1_n_1 ,\in_d_1_reg_1175_reg[12]_i_1_n_2 ,\in_d_1_reg_1175_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_523_p2[12:9]),
        .S({\in_d_reg_348_reg_n_0_[12] ,\in_d_reg_348_reg_n_0_[11] ,\in_d_reg_348_reg_n_0_[10] ,\in_d_reg_348_reg_n_0_[9] }));
  FDRE \in_d_1_reg_1175_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[13]),
        .Q(in_d_1_reg_1175[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[14]),
        .Q(in_d_1_reg_1175[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[15]),
        .Q(in_d_1_reg_1175[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[15]_i_1 
       (.CI(\in_d_1_reg_1175_reg[12]_i_1_n_0 ),
        .CO({\NLW_in_d_1_reg_1175_reg[15]_i_1_CO_UNCONNECTED [3:2],\in_d_1_reg_1175_reg[15]_i_1_n_2 ,\in_d_1_reg_1175_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_1175_reg[15]_i_1_O_UNCONNECTED [3],in_d_1_fu_523_p2[15:13]}),
        .S({1'b0,\in_d_reg_348_reg_n_0_[15] ,\in_d_reg_348_reg_n_0_[14] ,\in_d_reg_348_reg_n_0_[13] }));
  FDRE \in_d_1_reg_1175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[1]),
        .Q(in_d_1_reg_1175[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[2]),
        .Q(in_d_1_reg_1175[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[3]),
        .Q(in_d_1_reg_1175[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[4]),
        .Q(in_d_1_reg_1175[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\in_d_1_reg_1175_reg[4]_i_1_n_0 ,\in_d_1_reg_1175_reg[4]_i_1_n_1 ,\in_d_1_reg_1175_reg[4]_i_1_n_2 ,\in_d_1_reg_1175_reg[4]_i_1_n_3 }),
        .CYINIT(\in_d_reg_348_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_523_p2[4:1]),
        .S({\in_d_reg_348_reg_n_0_[4] ,\in_d_reg_348_reg_n_0_[3] ,\in_d_reg_348_reg_n_0_[2] ,\in_d_reg_348_reg_n_0_[1] }));
  FDRE \in_d_1_reg_1175_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[5]),
        .Q(in_d_1_reg_1175[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[6]),
        .Q(in_d_1_reg_1175[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[7]),
        .Q(in_d_1_reg_1175[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_1175_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[8]),
        .Q(in_d_1_reg_1175[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_1175_reg[8]_i_1 
       (.CI(\in_d_1_reg_1175_reg[4]_i_1_n_0 ),
        .CO({\in_d_1_reg_1175_reg[8]_i_1_n_0 ,\in_d_1_reg_1175_reg[8]_i_1_n_1 ,\in_d_1_reg_1175_reg[8]_i_1_n_2 ,\in_d_1_reg_1175_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_523_p2[8:5]),
        .S({\in_d_reg_348_reg_n_0_[8] ,\in_d_reg_348_reg_n_0_[7] ,\in_d_reg_348_reg_n_0_[6] ,\in_d_reg_348_reg_n_0_[5] }));
  FDRE \in_d_1_reg_1175_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_523_p2[9]),
        .Q(in_d_1_reg_1175[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \in_d_reg_348[15]_i_1 
       (.I0(ram_reg_i_29_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state17),
        .O(in_d_reg_348));
  FDRE \in_d_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[0]),
        .Q(\in_d_reg_348_reg_n_0_[0] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[10]),
        .Q(\in_d_reg_348_reg_n_0_[10] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[11]),
        .Q(\in_d_reg_348_reg_n_0_[11] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[12]),
        .Q(\in_d_reg_348_reg_n_0_[12] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[13]),
        .Q(\in_d_reg_348_reg_n_0_[13] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[14]),
        .Q(\in_d_reg_348_reg_n_0_[14] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[15]),
        .Q(\in_d_reg_348_reg_n_0_[15] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[1]),
        .Q(\in_d_reg_348_reg_n_0_[1] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[2]),
        .Q(\in_d_reg_348_reg_n_0_[2] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[3]),
        .Q(\in_d_reg_348_reg_n_0_[3] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[4]),
        .Q(\in_d_reg_348_reg_n_0_[4] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[5]),
        .Q(\in_d_reg_348_reg_n_0_[5] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[6]),
        .Q(\in_d_reg_348_reg_n_0_[6] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[7]),
        .Q(\in_d_reg_348_reg_n_0_[7] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[8]),
        .Q(\in_d_reg_348_reg_n_0_[8] ),
        .R(in_d_reg_348));
  FDRE \in_d_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_d_1_reg_1175[9]),
        .Q(\in_d_reg_348_reg_n_0_[9] ),
        .R(in_d_reg_348));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1 network_mul_mul_16s_14s_30_1_1_U78
       (.D({network_mul_mul_16s_14s_30_1_1_U78_n_0,network_mul_mul_16s_14s_30_1_1_U78_n_1,network_mul_mul_16s_14s_30_1_1_U78_n_2,network_mul_mul_16s_14s_30_1_1_U78_n_3,network_mul_mul_16s_14s_30_1_1_U78_n_4,network_mul_mul_16s_14s_30_1_1_U78_n_5,network_mul_mul_16s_14s_30_1_1_U78_n_6,network_mul_mul_16s_14s_30_1_1_U78_n_7,network_mul_mul_16s_14s_30_1_1_U78_n_8,network_mul_mul_16s_14s_30_1_1_U78_n_9,network_mul_mul_16s_14s_30_1_1_U78_n_10,network_mul_mul_16s_14s_30_1_1_U78_n_11,network_mul_mul_16s_14s_30_1_1_U78_n_12,network_mul_mul_16s_14s_30_1_1_U78_n_13,network_mul_mul_16s_14s_30_1_1_U78_n_14,network_mul_mul_16s_14s_30_1_1_U78_n_15}),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .q0(Conv2D_2_w_q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_12 network_mul_mul_16s_14s_30_1_1_U79
       (.DI({network_mul_mul_16s_14s_30_1_1_U79_n_18,network_mul_mul_16s_14s_30_1_1_U79_n_19,network_mul_mul_16s_14s_30_1_1_U79_n_20}),
        .DOBDO(DOBDO),
        .P({tmp_137_0_1_reg_1326[15:6],tmp_137_0_1_reg_1326[4:0]}),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_14s_30_1_1_U79_n_17),
        .p_0(network_mul_mul_16s_14s_30_1_1_U79_n_21),
        .p_1(network_mul_mul_16s_14s_30_1_1_U79_n_22),
        .p_2(network_mul_mul_16s_14s_30_1_1_U79_n_23),
        .p_3(network_mul_mul_16s_14s_30_1_1_U79_n_24),
        .p_4(network_mul_mul_16s_14s_30_1_1_U79_n_25),
        .p_5(network_mul_mul_16s_14s_30_1_1_U79_n_26),
        .p_6(network_mul_mul_16s_14s_30_1_1_U79_n_27),
        .q0(Conv2D_2_w_q0),
        .reg_3740(reg_3740),
        .reg_3780(reg_3780),
        .\tmp1_reg_1386_reg[15] ({tmp_137_0_2_reg_1331[11:10],tmp_137_0_2_reg_1331[8:2]}),
        .\tmp1_reg_1386_reg[15]_0 ({tmp_137_1_reg_1336[11:10],tmp_137_1_reg_1336[8:2]}),
        .\tmp1_reg_1386_reg[15]_1 ({tmp2_reg_1366[11],tmp2_reg_1366[8],tmp2_reg_1366[6:5],tmp2_reg_1366[3]}));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_13 network_mul_mul_16s_14s_30_1_1_U80
       (.DI(network_mul_mul_16s_14s_30_1_1_U80_n_18),
        .DOADO(DOADO),
        .DOBDO(Conv2D_2_w_q1),
        .P(tmp_137_0_2_reg_1331),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_14s_30_1_1_U80_n_19),
        .p_0(network_mul_mul_16s_14s_30_1_1_U80_n_20),
        .p_1(network_mul_mul_16s_14s_30_1_1_U80_n_21),
        .p_2(network_mul_mul_16s_14s_30_1_1_U80_n_22),
        .p_3(network_mul_mul_16s_14s_30_1_1_U80_n_23),
        .reg_3700(reg_3700),
        .reg_3820(reg_3820),
        .\tmp1_reg_1386_reg[15] ({tmp_137_0_1_reg_1326[13:12],tmp_137_0_1_reg_1326[4:1]}),
        .\tmp1_reg_1386_reg[15]_0 ({tmp_137_1_reg_1336[13:12],tmp_137_1_reg_1336[4:1]}),
        .\tmp1_reg_1386_reg[15]_1 ({tmp2_reg_1366[13],tmp2_reg_1366[4],tmp2_reg_1366[2]}));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_14 network_mul_mul_16s_14s_30_1_1_U81
       (.DI({network_mul_mul_16s_14s_30_1_1_U81_n_16,network_mul_mul_16s_14s_30_1_1_U81_n_17,network_mul_mul_16s_14s_30_1_1_U81_n_18}),
        .DOBDO(DOBDO),
        .P(tmp_137_1_reg_1336),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .S(network_mul_mul_16s_14s_30_1_1_U81_n_24),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_14s_30_1_1_U81_n_19),
        .p_0(network_mul_mul_16s_14s_30_1_1_U81_n_20),
        .p_1(network_mul_mul_16s_14s_30_1_1_U81_n_21),
        .p_2(network_mul_mul_16s_14s_30_1_1_U81_n_22),
        .p_3(network_mul_mul_16s_14s_30_1_1_U81_n_23),
        .p_4(network_mul_mul_16s_14s_30_1_1_U81_n_25),
        .q2(Conv2D_2_w_q2),
        .reg_3860(reg_3860),
        .\tmp1_reg_1386[15]_i_5 (tmp_137_0_1_reg_1326[15:6]),
        .\tmp1_reg_1386[15]_i_5_0 (tmp_137_0_2_reg_1331[15:6]),
        .\tmp1_reg_1386[15]_i_5_1 ({tmp2_reg_1366[15:14],tmp2_reg_1366[12],tmp2_reg_1366[10:9],tmp2_reg_1366[7]}));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_15 network_mul_mul_16s_14s_30_1_1_U83
       (.D(p_0_in),
        .DOBDO(Conv2D_2_w_q1),
        .ap_clk(ap_clk),
        .p(DOBDO),
        .reg_3780(reg_3780),
        .reg_3820(reg_3820));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_16 network_mul_mul_16s_14s_30_1_1_U86
       (.DOADO(DOADO),
        .P(tmp_137_2_2_reg_1406),
        .Q(ap_CS_fsm_state15),
        .ap_clk(ap_clk),
        .q2(Conv2D_2_w_q2),
        .reg_3700(reg_3700),
        .reg_3860(reg_3860));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1087[0]_i_1 
       (.I0(phi_mul1_reg_302[0]),
        .O(next_mul2_fu_415_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1087[4]_i_2 
       (.I0(phi_mul1_reg_302[2]),
        .O(\next_mul2_reg_1087[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_1087[4]_i_3 
       (.I0(phi_mul1_reg_302[1]),
        .O(\next_mul2_reg_1087[4]_i_3_n_0 ));
  FDRE \next_mul2_reg_1087_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[0]),
        .Q(next_mul2_reg_1087[0]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[1]),
        .Q(next_mul2_reg_1087[1]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[2]),
        .Q(next_mul2_reg_1087[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[3]),
        .Q(next_mul2_reg_1087[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[4]),
        .Q(next_mul2_reg_1087[4]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1087_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul2_reg_1087_reg[4]_i_1_n_0 ,\next_mul2_reg_1087_reg[4]_i_1_n_1 ,\next_mul2_reg_1087_reg[4]_i_1_n_2 ,\next_mul2_reg_1087_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul1_reg_302[0]),
        .DI(phi_mul1_reg_302[4:1]),
        .O(next_mul2_fu_415_p2[4:1]),
        .S({phi_mul1_reg_302[4:3],\next_mul2_reg_1087[4]_i_2_n_0 ,\next_mul2_reg_1087[4]_i_3_n_0 }));
  FDRE \next_mul2_reg_1087_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[5]),
        .Q(next_mul2_reg_1087[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[6]),
        .Q(next_mul2_reg_1087[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[7]),
        .Q(next_mul2_reg_1087[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_1087_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_415_p2[8]),
        .Q(next_mul2_reg_1087[8]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1087_reg[8]_i_1 
       (.CI(\next_mul2_reg_1087_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul2_reg_1087_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul2_reg_1087_reg[8]_i_1_n_1 ,\next_mul2_reg_1087_reg[8]_i_1_n_2 ,\next_mul2_reg_1087_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul1_reg_302[7:5]}),
        .O(next_mul2_fu_415_p2[8:5]),
        .S(phi_mul1_reg_302[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_1082[3]_i_1 
       (.I0(phi_mul4_reg_314[3]),
        .O(next_mul5_fu_410_p2[3]));
  FDRE \next_mul5_reg_1082_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[3]),
        .Q(next_mul5_reg_1082[3]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[4]),
        .Q(next_mul5_reg_1082[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[5]),
        .Q(next_mul5_reg_1082[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[6]),
        .Q(next_mul5_reg_1082[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[7]),
        .Q(next_mul5_reg_1082[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1082_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_1082_reg[7]_i_1_n_0 ,\next_mul5_reg_1082_reg[7]_i_1_n_1 ,\next_mul5_reg_1082_reg[7]_i_1_n_2 ,\next_mul5_reg_1082_reg[7]_i_1_n_3 }),
        .CYINIT(phi_mul4_reg_314[3]),
        .DI(phi_mul4_reg_314[7:4]),
        .O(next_mul5_fu_410_p2[7:4]),
        .S(phi_mul4_reg_314[7:4]));
  FDRE \next_mul5_reg_1082_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[8]),
        .Q(next_mul5_reg_1082[8]),
        .R(1'b0));
  FDRE \next_mul5_reg_1082_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_410_p2[9]),
        .Q(next_mul5_reg_1082[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul5_reg_1082_reg[9]_i_1 
       (.CI(\next_mul5_reg_1082_reg[7]_i_1_n_0 ),
        .CO({\NLW_next_mul5_reg_1082_reg[9]_i_1_CO_UNCONNECTED [3:1],\next_mul5_reg_1082_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul4_reg_314[8]}),
        .O({\NLW_next_mul5_reg_1082_reg[9]_i_1_O_UNCONNECTED [3:2],next_mul5_fu_410_p2[9:8]}),
        .S({1'b0,1'b0,phi_mul4_reg_314[9:8]}));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1180[0]_i_1 
       (.I0(phi_mul_reg_359[0]),
        .O(next_mul_fu_533_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_1180[4]_i_2 
       (.I0(phi_mul_reg_359[3]),
        .O(\next_mul_reg_1180[4]_i_2_n_0 ));
  FDRE \next_mul_reg_1180_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[0]),
        .Q(next_mul_reg_1180[0]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[1]),
        .Q(next_mul_reg_1180[1]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[2]),
        .Q(next_mul_reg_1180[2]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[3]),
        .Q(next_mul_reg_1180[3]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[4]),
        .Q(next_mul_reg_1180[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1180_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_1180_reg[4]_i_1_n_0 ,\next_mul_reg_1180_reg[4]_i_1_n_1 ,\next_mul_reg_1180_reg[4]_i_1_n_2 ,\next_mul_reg_1180_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_359[0]),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O(next_mul_fu_533_p2[4:1]),
        .S({phi_mul_reg_359[4],\next_mul_reg_1180[4]_i_2_n_0 ,phi_mul_reg_359[2:1]}));
  FDRE \next_mul_reg_1180_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[5]),
        .Q(next_mul_reg_1180[5]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[6]),
        .Q(next_mul_reg_1180[6]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[7]),
        .Q(next_mul_reg_1180[7]),
        .R(1'b0));
  FDRE \next_mul_reg_1180_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[8]),
        .Q(next_mul_reg_1180[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1180_reg[8]_i_1 
       (.CI(\next_mul_reg_1180_reg[4]_i_1_n_0 ),
        .CO({\next_mul_reg_1180_reg[8]_i_1_n_0 ,\next_mul_reg_1180_reg[8]_i_1_n_1 ,\next_mul_reg_1180_reg[8]_i_1_n_2 ,\next_mul_reg_1180_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_mul_fu_533_p2[8:5]),
        .S(phi_mul_reg_359[8:5]));
  FDRE \next_mul_reg_1180_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(next_mul_fu_533_p2[9]),
        .Q(next_mul_reg_1180[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1180_reg[9]_i_1 
       (.CI(\next_mul_reg_1180_reg[8]_i_1_n_0 ),
        .CO(\NLW_next_mul_reg_1180_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_1180_reg[9]_i_1_O_UNCONNECTED [3:1],next_mul_fu_533_p2[9]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_359[9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_1095[0]_i_1 
       (.I0(\out_d_reg_291_reg_n_0_[0] ),
        .O(out_d_3_fu_425_p2[0]));
  FDRE \out_d_3_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[0]),
        .Q(out_d_3_reg_1095[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[10]),
        .Q(out_d_3_reg_1095[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[11]),
        .Q(out_d_3_reg_1095[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[12]),
        .Q(out_d_3_reg_1095[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[12]_i_1 
       (.CI(\out_d_3_reg_1095_reg[8]_i_1_n_0 ),
        .CO({\out_d_3_reg_1095_reg[12]_i_1_n_0 ,\out_d_3_reg_1095_reg[12]_i_1_n_1 ,\out_d_3_reg_1095_reg[12]_i_1_n_2 ,\out_d_3_reg_1095_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_425_p2[12:9]),
        .S({\out_d_reg_291_reg_n_0_[12] ,\out_d_reg_291_reg_n_0_[11] ,\out_d_reg_291_reg_n_0_[10] ,\out_d_reg_291_reg_n_0_[9] }));
  FDRE \out_d_3_reg_1095_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[13]),
        .Q(out_d_3_reg_1095[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[14]),
        .Q(out_d_3_reg_1095[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[15]),
        .Q(out_d_3_reg_1095[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[15]_i_1 
       (.CI(\out_d_3_reg_1095_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_3_reg_1095_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_3_reg_1095_reg[15]_i_1_n_2 ,\out_d_3_reg_1095_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_1095_reg[15]_i_1_O_UNCONNECTED [3],out_d_3_fu_425_p2[15:13]}),
        .S({1'b0,\out_d_reg_291_reg_n_0_[15] ,\out_d_reg_291_reg_n_0_[14] ,\out_d_reg_291_reg_n_0_[13] }));
  FDRE \out_d_3_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[1]),
        .Q(out_d_3_reg_1095[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[2]),
        .Q(out_d_3_reg_1095[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[3]),
        .Q(out_d_3_reg_1095[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[4]),
        .Q(out_d_3_reg_1095[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_3_reg_1095_reg[4]_i_1_n_0 ,\out_d_3_reg_1095_reg[4]_i_1_n_1 ,\out_d_3_reg_1095_reg[4]_i_1_n_2 ,\out_d_3_reg_1095_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_291_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_425_p2[4:1]),
        .S({\out_d_reg_291_reg_n_0_[4] ,\out_d_reg_291_reg_n_0_[3] ,\out_d_reg_291_reg_n_0_[2] ,\out_d_reg_291_reg_n_0_[1] }));
  FDRE \out_d_3_reg_1095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[5]),
        .Q(out_d_3_reg_1095[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[6]),
        .Q(out_d_3_reg_1095[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[7]),
        .Q(out_d_3_reg_1095[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_1095_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[8]),
        .Q(out_d_3_reg_1095[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_1095_reg[8]_i_1 
       (.CI(\out_d_3_reg_1095_reg[4]_i_1_n_0 ),
        .CO({\out_d_3_reg_1095_reg[8]_i_1_n_0 ,\out_d_3_reg_1095_reg[8]_i_1_n_1 ,\out_d_3_reg_1095_reg[8]_i_1_n_2 ,\out_d_3_reg_1095_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_425_p2[8:5]),
        .S({\out_d_reg_291_reg_n_0_[8] ,\out_d_reg_291_reg_n_0_[7] ,\out_d_reg_291_reg_n_0_[6] ,\out_d_reg_291_reg_n_0_[5] }));
  FDRE \out_d_3_reg_1095_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_425_p2[9]),
        .Q(out_d_3_reg_1095[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_291[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_444_p2),
        .O(out_d_reg_291));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_291[15]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_444_p2),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[0]),
        .Q(\out_d_reg_291_reg_n_0_[0] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[10]),
        .Q(\out_d_reg_291_reg_n_0_[10] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[11]),
        .Q(\out_d_reg_291_reg_n_0_[11] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[12]),
        .Q(\out_d_reg_291_reg_n_0_[12] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[13]),
        .Q(\out_d_reg_291_reg_n_0_[13] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[14]),
        .Q(\out_d_reg_291_reg_n_0_[14] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[15]),
        .Q(\out_d_reg_291_reg_n_0_[15] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[1]),
        .Q(\out_d_reg_291_reg_n_0_[1] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[2]),
        .Q(\out_d_reg_291_reg_n_0_[2] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[3]),
        .Q(\out_d_reg_291_reg_n_0_[3] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[4]),
        .Q(\out_d_reg_291_reg_n_0_[4] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[5]),
        .Q(\out_d_reg_291_reg_n_0_[5] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[6]),
        .Q(\out_d_reg_291_reg_n_0_[6] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[7]),
        .Q(\out_d_reg_291_reg_n_0_[7] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[8]),
        .Q(\out_d_reg_291_reg_n_0_[8] ),
        .R(out_d_reg_291));
  FDRE \out_d_reg_291_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_1095[9]),
        .Q(\out_d_reg_291_reg_n_0_[9] ),
        .R(out_d_reg_291));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_1118[0]_i_1 
       (.I0(\out_h_reg_326_reg_n_0_[0] ),
        .O(out_h_3_fu_449_p2[0]));
  FDRE \out_h_3_reg_1118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[0]),
        .Q(out_h_3_reg_1118[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[10]),
        .Q(out_h_3_reg_1118[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[11]),
        .Q(out_h_3_reg_1118[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[12]),
        .Q(out_h_3_reg_1118[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[12]_i_1 
       (.CI(\out_h_3_reg_1118_reg[8]_i_1_n_0 ),
        .CO({\out_h_3_reg_1118_reg[12]_i_1_n_0 ,\out_h_3_reg_1118_reg[12]_i_1_n_1 ,\out_h_3_reg_1118_reg[12]_i_1_n_2 ,\out_h_3_reg_1118_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_449_p2[12:9]),
        .S({\out_h_reg_326_reg_n_0_[12] ,\out_h_reg_326_reg_n_0_[11] ,\out_h_reg_326_reg_n_0_[10] ,\out_h_reg_326_reg_n_0_[9] }));
  FDRE \out_h_3_reg_1118_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[13]),
        .Q(out_h_3_reg_1118[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[14]),
        .Q(out_h_3_reg_1118[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[15]),
        .Q(out_h_3_reg_1118[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[15]_i_1 
       (.CI(\out_h_3_reg_1118_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_3_reg_1118_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_3_reg_1118_reg[15]_i_1_n_2 ,\out_h_3_reg_1118_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_1118_reg[15]_i_1_O_UNCONNECTED [3],out_h_3_fu_449_p2[15:13]}),
        .S({1'b0,\out_h_reg_326_reg_n_0_[15] ,\out_h_reg_326_reg_n_0_[14] ,\out_h_reg_326_reg_n_0_[13] }));
  FDRE \out_h_3_reg_1118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[1]),
        .Q(out_h_3_reg_1118[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[2]),
        .Q(out_h_3_reg_1118[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[3]),
        .Q(out_h_3_reg_1118[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[4]),
        .Q(out_h_3_reg_1118[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_3_reg_1118_reg[4]_i_1_n_0 ,\out_h_3_reg_1118_reg[4]_i_1_n_1 ,\out_h_3_reg_1118_reg[4]_i_1_n_2 ,\out_h_3_reg_1118_reg[4]_i_1_n_3 }),
        .CYINIT(\out_h_reg_326_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_449_p2[4:1]),
        .S({\out_h_reg_326_reg_n_0_[4] ,\out_h_reg_326_reg_n_0_[3] ,\out_h_reg_326_reg_n_0_[2] ,\out_h_reg_326_reg_n_0_[1] }));
  FDRE \out_h_3_reg_1118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[5]),
        .Q(out_h_3_reg_1118[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[6]),
        .Q(out_h_3_reg_1118[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[7]),
        .Q(out_h_3_reg_1118[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_1118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[8]),
        .Q(out_h_3_reg_1118[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_1118_reg[8]_i_1 
       (.CI(\out_h_3_reg_1118_reg[4]_i_1_n_0 ),
        .CO({\out_h_3_reg_1118_reg[8]_i_1_n_0 ,\out_h_3_reg_1118_reg[8]_i_1_n_1 ,\out_h_3_reg_1118_reg[8]_i_1_n_2 ,\out_h_3_reg_1118_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_449_p2[8:5]),
        .S({\out_h_reg_326_reg_n_0_[8] ,\out_h_reg_326_reg_n_0_[7] ,\out_h_reg_326_reg_n_0_[6] ,\out_h_reg_326_reg_n_0_[5] }));
  FDRE \out_h_3_reg_1118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_449_p2[9]),
        .Q(out_h_3_reg_1118[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_326[15]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_29_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_326));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_326[15]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_29_n_2),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[0]),
        .Q(\out_h_reg_326_reg_n_0_[0] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[10]),
        .Q(\out_h_reg_326_reg_n_0_[10] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[11]),
        .Q(\out_h_reg_326_reg_n_0_[11] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[12]),
        .Q(\out_h_reg_326_reg_n_0_[12] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[13]),
        .Q(\out_h_reg_326_reg_n_0_[13] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[14]),
        .Q(\out_h_reg_326_reg_n_0_[14] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[15]),
        .Q(\out_h_reg_326_reg_n_0_[15] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[1]),
        .Q(\out_h_reg_326_reg_n_0_[1] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[2]),
        .Q(\out_h_reg_326_reg_n_0_[2] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[3]),
        .Q(\out_h_reg_326_reg_n_0_[3] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[4]),
        .Q(\out_h_reg_326_reg_n_0_[4] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[5]),
        .Q(\out_h_reg_326_reg_n_0_[5] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[6]),
        .Q(\out_h_reg_326_reg_n_0_[6] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[7]),
        .Q(\out_h_reg_326_reg_n_0_[7] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[8]),
        .Q(\out_h_reg_326_reg_n_0_[8] ),
        .R(out_h_reg_326));
  FDRE \out_h_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_1118[9]),
        .Q(\out_h_reg_326_reg_n_0_[9] ),
        .R(out_h_reg_326));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_1141[0]_i_1 
       (.I0(out_w_reg_337[0]),
        .O(out_w_3_fu_474_p2[0]));
  FDRE \out_w_3_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[0]),
        .Q(out_w_3_reg_1141[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[10]),
        .Q(out_w_3_reg_1141[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[11]),
        .Q(out_w_3_reg_1141[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[12]),
        .Q(out_w_3_reg_1141[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[12]_i_1 
       (.CI(\out_w_3_reg_1141_reg[8]_i_1_n_0 ),
        .CO({\out_w_3_reg_1141_reg[12]_i_1_n_0 ,\out_w_3_reg_1141_reg[12]_i_1_n_1 ,\out_w_3_reg_1141_reg[12]_i_1_n_2 ,\out_w_3_reg_1141_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_474_p2[12:9]),
        .S(out_w_reg_337[12:9]));
  FDRE \out_w_3_reg_1141_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[13]),
        .Q(out_w_3_reg_1141[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[14]),
        .Q(out_w_3_reg_1141[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[15]),
        .Q(out_w_3_reg_1141[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[15]_i_1 
       (.CI(\out_w_3_reg_1141_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_3_reg_1141_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_3_reg_1141_reg[15]_i_1_n_2 ,\out_w_3_reg_1141_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_1141_reg[15]_i_1_O_UNCONNECTED [3],out_w_3_fu_474_p2[15:13]}),
        .S({1'b0,out_w_reg_337[15:13]}));
  FDRE \out_w_3_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[1]),
        .Q(out_w_3_reg_1141[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[2]),
        .Q(out_w_3_reg_1141[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[3]),
        .Q(out_w_3_reg_1141[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[4]),
        .Q(out_w_3_reg_1141[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_3_reg_1141_reg[4]_i_1_n_0 ,\out_w_3_reg_1141_reg[4]_i_1_n_1 ,\out_w_3_reg_1141_reg[4]_i_1_n_2 ,\out_w_3_reg_1141_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_337[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_474_p2[4:1]),
        .S(out_w_reg_337[4:1]));
  FDRE \out_w_3_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[5]),
        .Q(out_w_3_reg_1141[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[6]),
        .Q(out_w_3_reg_1141[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[7]),
        .Q(out_w_3_reg_1141[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_1141_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[8]),
        .Q(out_w_3_reg_1141[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_1141_reg[8]_i_1 
       (.CI(\out_w_3_reg_1141_reg[4]_i_1_n_0 ),
        .CO({\out_w_3_reg_1141_reg[8]_i_1_n_0 ,\out_w_3_reg_1141_reg[8]_i_1_n_1 ,\out_w_3_reg_1141_reg[8]_i_1_n_2 ,\out_w_3_reg_1141_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_474_p2[8:5]),
        .S(out_w_reg_337[8:5]));
  FDRE \out_w_3_reg_1141_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_474_p2[9]),
        .Q(out_w_3_reg_1141[9]),
        .R(1'b0));
  FDRE \out_w_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[0]),
        .Q(out_w_reg_337[0]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[10]),
        .Q(out_w_reg_337[10]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[11]),
        .Q(out_w_reg_337[11]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[12]),
        .Q(out_w_reg_337[12]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[13]),
        .Q(out_w_reg_337[13]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[14]),
        .Q(out_w_reg_337[14]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[15]),
        .Q(out_w_reg_337[15]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[1]),
        .Q(out_w_reg_337[1]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[2]),
        .Q(out_w_reg_337[2]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[3]),
        .Q(out_w_reg_337[3]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[4]),
        .Q(out_w_reg_337[4]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[5]),
        .Q(out_w_reg_337[5]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[6]),
        .Q(out_w_reg_337[6]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[7]),
        .Q(out_w_reg_337[7]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[8]),
        .Q(out_w_reg_337[8]),
        .R(RSTC));
  FDRE \out_w_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(out_w_3_reg_1141[9]),
        .Q(out_w_reg_337[9]),
        .R(RSTC));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_1153[8]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_29_n_2),
        .O(exitcond3_fu_469_p2));
  FDRE \output_addr11_reg_1153_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_105),
        .Q(output_addr11_reg_1153[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_104),
        .Q(output_addr11_reg_1153[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_103),
        .Q(output_addr11_reg_1153[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_102),
        .Q(output_addr11_reg_1153[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_101),
        .Q(output_addr11_reg_1153[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_100),
        .Q(output_addr11_reg_1153[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_99),
        .Q(output_addr11_reg_1153[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_98),
        .Q(output_addr11_reg_1153[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_1153_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(tmp_110_fu_488_p2_n_97),
        .Q(output_addr11_reg_1153[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1416[11]_i_2 
       (.I0(Q[10]),
        .O(\Conv2D_2_b_load_cast_reg_1105_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_3 
       (.I0(Q[10]),
        .I1(\tmp2_reg_1366_reg[15]_0 [11]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_4 
       (.I0(Q[10]),
        .I1(\tmp2_reg_1366_reg[15]_0 [10]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_1416[14]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(O),
        .O(p_tmp_s_reg_1416));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_16 
       (.I0(Q[9]),
        .I1(\tmp2_reg_1366_reg[15]_0 [9]),
        .O(\p_tmp_s_reg_1416[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_17 
       (.I0(Q[8]),
        .I1(\tmp2_reg_1366_reg[15]_0 [8]),
        .O(\p_tmp_s_reg_1416[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_19 
       (.I0(Q[7]),
        .I1(\tmp2_reg_1366_reg[15]_0 [7]),
        .O(\p_tmp_s_reg_1416[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_20 
       (.I0(Q[6]),
        .I1(\tmp2_reg_1366_reg[15]_0 [6]),
        .O(\p_tmp_s_reg_1416[14]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_21 
       (.I0(Q[5]),
        .I1(\tmp2_reg_1366_reg[15]_0 [5]),
        .O(\p_tmp_s_reg_1416[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_22 
       (.I0(Q[4]),
        .I1(\tmp2_reg_1366_reg[15]_0 [4]),
        .O(\p_tmp_s_reg_1416[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_23 
       (.I0(Q[3]),
        .I1(\tmp2_reg_1366_reg[15]_0 [3]),
        .O(\p_tmp_s_reg_1416[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_24 
       (.I0(Q[2]),
        .I1(\tmp2_reg_1366_reg[15]_0 [2]),
        .O(\p_tmp_s_reg_1416[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_25 
       (.I0(Q[1]),
        .I1(\tmp2_reg_1366_reg[15]_0 [1]),
        .O(\p_tmp_s_reg_1416[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_26 
       (.I0(Q[0]),
        .I1(\tmp2_reg_1366_reg[15]_0 [0]),
        .O(\p_tmp_s_reg_1416[14]_i_26_n_0 ));
  FDRE \p_tmp_s_reg_1416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[0] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[10] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[11] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[12] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[13] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[14] ),
        .R(p_tmp_s_reg_1416));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_12 
       (.CI(\p_tmp_s_reg_1416_reg[14]_i_18_n_0 ),
        .CO({\p_tmp_s_reg_1416_reg[14]_i_12_n_0 ,\p_tmp_s_reg_1416_reg[14]_i_12_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_12_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\NLW_p_tmp_s_reg_1416_reg[14]_i_12_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1416[14]_i_19_n_0 ,\p_tmp_s_reg_1416[14]_i_20_n_0 ,\p_tmp_s_reg_1416[14]_i_21_n_0 ,\p_tmp_s_reg_1416[14]_i_22_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_18 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1416_reg[14]_i_18_n_0 ,\p_tmp_s_reg_1416_reg[14]_i_18_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_18_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\NLW_p_tmp_s_reg_1416_reg[14]_i_18_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1416[14]_i_23_n_0 ,\p_tmp_s_reg_1416[14]_i_24_n_0 ,\p_tmp_s_reg_1416[14]_i_25_n_0 ,\p_tmp_s_reg_1416[14]_i_26_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_7 
       (.CI(\p_tmp_s_reg_1416_reg[14]_i_12_n_0 ),
        .CO({CO,\p_tmp_s_reg_1416_reg[14]_i_7_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_7_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp2_reg_1366_reg[15]_0 [10],DI,Q[9:8]}),
        .O(\NLW_p_tmp_s_reg_1416_reg[14]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1416_reg[14]_i_3 ,\p_tmp_s_reg_1416[14]_i_16_n_0 ,\p_tmp_s_reg_1416[14]_i_17_n_0 }));
  FDRE \p_tmp_s_reg_1416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[1] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[2] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[3] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[4] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[5] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[6] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[7] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[8] ),
        .R(p_tmp_s_reg_1416));
  FDRE \p_tmp_s_reg_1416_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\p_tmp_s_reg_1416_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_1416_reg_n_0_[9] ),
        .R(p_tmp_s_reg_1416));
  FDRE \phi_mul1_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[0]),
        .Q(phi_mul1_reg_302[0]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[1]),
        .Q(phi_mul1_reg_302[1]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[2]),
        .Q(phi_mul1_reg_302[2]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[3]),
        .Q(phi_mul1_reg_302[3]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[4]),
        .Q(phi_mul1_reg_302[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[5]),
        .Q(phi_mul1_reg_302[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[6]),
        .Q(phi_mul1_reg_302[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[7]),
        .Q(phi_mul1_reg_302[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul1_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul2_reg_1087[8]),
        .Q(phi_mul1_reg_302[8]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[3]),
        .Q(phi_mul4_reg_314[3]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[4]),
        .Q(phi_mul4_reg_314[4]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[5]),
        .Q(phi_mul4_reg_314[5]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[6]),
        .Q(phi_mul4_reg_314[6]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[7]),
        .Q(phi_mul4_reg_314[7]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[8]),
        .Q(phi_mul4_reg_314[8]),
        .R(out_d_reg_291));
  FDRE \phi_mul4_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_1082[9]),
        .Q(phi_mul4_reg_314[9]),
        .R(out_d_reg_291));
  FDRE \phi_mul_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[0]),
        .Q(phi_mul_reg_359[0]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[1]),
        .Q(phi_mul_reg_359[1]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[2]),
        .Q(phi_mul_reg_359[2]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[3]),
        .Q(phi_mul_reg_359[3]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[4]),
        .Q(phi_mul_reg_359[4]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[5]),
        .Q(phi_mul_reg_359[5]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[6]),
        .Q(phi_mul_reg_359[6]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[7]),
        .Q(phi_mul_reg_359[7]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[8]),
        .Q(phi_mul_reg_359[8]),
        .R(in_d_reg_348));
  FDRE \phi_mul_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul_reg_1180[9]),
        .Q(phi_mul_reg_359[9]),
        .R(in_d_reg_348));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_1
       (.I0(ram_reg_0),
        .I1(ram_reg[3]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_28_n_0),
        .I4(ram_reg[2]),
        .O(Conv2D_2_array_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10
       (.I0(Conv2D_2_array_address0[0]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[0]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_100
       (.I0(p_1_in[3]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[3]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_102),
        .O(ram_reg_i_100_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_101
       (.I0(p_1_in[2]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[2]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_103),
        .O(ram_reg_i_101_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_102
       (.I0(p_1_in[1]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[1]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_104),
        .O(ram_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h3333335ACCCCCC5A)) 
    ram_reg_i_103
       (.I0(tmp5_reg_1198_reg_n_105),
        .I1(tmp_109_reg_1146_reg__0[0]),
        .I2(tmp_127_0_1_cast_reg_1158_reg__0[0]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .I5(tmp5_1_reg_1242_reg_n_105),
        .O(ram_reg_i_103_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_104
       (.I0(tmp_109_reg_1146_reg__0[8]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[8]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[8]),
        .O(p_3_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_i_105
       (.I0(ram_reg_i_155_n_0),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[9]),
        .I2(tmp5_1_reg_1242_reg_n_96),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_105_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_106
       (.I0(p_3_in[8]),
        .I1(tmp5_reg_1198_reg_n_97),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_97),
        .O(ram_reg_i_106_n_0));
  MUXF7 ram_reg_i_10__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[2]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[2]),
        .O(\ap_CS_fsm_reg[15]_0 [2]),
        .S(ram_reg[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_11
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_138_2_2_reg_1411[15]),
        .O(DIADI[15]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_113
       (.I0(tmp_109_reg_1146_reg__0[7]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[7]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[7]),
        .O(p_3_in[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_114
       (.I0(tmp_109_reg_1146_reg__0[6]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[6]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[6]),
        .O(p_3_in[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_115
       (.I0(tmp_109_reg_1146_reg__0[5]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[5]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[5]),
        .O(p_3_in[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_116
       (.I0(tmp_109_reg_1146_reg__0[4]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[4]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[4]),
        .O(p_3_in[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_117
       (.I0(p_3_in[7]),
        .I1(tmp5_reg_1198_reg_n_98),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_98),
        .O(ram_reg_i_117_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_118
       (.I0(p_3_in[6]),
        .I1(tmp5_reg_1198_reg_n_99),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_99),
        .O(ram_reg_i_118_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_119
       (.I0(p_3_in[5]),
        .I1(tmp5_reg_1198_reg_n_100),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_100),
        .O(ram_reg_i_119_n_0));
  MUXF7 ram_reg_i_11__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[1]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[1]),
        .O(\ap_CS_fsm_reg[15]_0 [1]),
        .S(ram_reg[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_12
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[14] ),
        .I1(tmp_138_2_2_reg_1411[14]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_120
       (.I0(p_3_in[4]),
        .I1(tmp5_reg_1198_reg_n_101),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_101),
        .O(ram_reg_i_120_n_0));
  MUXF7 ram_reg_i_12__2
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[0]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[0]),
        .O(\ap_CS_fsm_reg[15]_0 [0]),
        .S(ram_reg[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_13
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[13] ),
        .I1(tmp_138_2_2_reg_1411[13]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[13]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_134
       (.I0(tmp_109_reg_1146_reg__0[3]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[3]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[3]),
        .O(p_3_in[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_135
       (.I0(tmp_109_reg_1146_reg__0[2]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[2]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[2]),
        .O(p_3_in[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_136
       (.I0(tmp_109_reg_1146_reg__0[1]),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_127_0_2_cast_reg_1165_reg__0[1]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_1_cast_reg_1158_reg__0[1]),
        .O(p_3_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_137
       (.I0(tmp_127_0_1_cast_reg_1158_reg__0[0]),
        .I1(ap_CS_fsm_state11),
        .I2(tmp_109_reg_1146_reg__0[0]),
        .O(p_3_in[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_138
       (.I0(p_3_in[3]),
        .I1(tmp5_reg_1198_reg_n_102),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_102),
        .O(ram_reg_i_138_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_139
       (.I0(p_3_in[2]),
        .I1(tmp5_reg_1198_reg_n_103),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_103),
        .O(ram_reg_i_139_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_96),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_62_n_6),
        .O(ADDRBWRADDR[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_14
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[12] ),
        .I1(tmp_138_2_2_reg_1411[12]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_i_140
       (.I0(p_3_in[1]),
        .I1(tmp5_reg_1198_reg_n_104),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_1_reg_1242_reg_n_104),
        .O(ram_reg_i_140_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    ram_reg_i_141
       (.I0(tmp_109_reg_1146_reg__0[0]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[0]),
        .I2(tmp5_reg_1198_reg_n_105),
        .I3(ap_CS_fsm_state11),
        .I4(tmp5_1_reg_1242_reg_n_105),
        .O(ram_reg_i_141_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_97),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_62_n_7),
        .O(ADDRBWRADDR[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_15
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[11] ),
        .I1(tmp_138_2_2_reg_1411[11]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'h0000666600000FF0)) 
    ram_reg_i_154
       (.I0(tmp5_1_reg_1242_reg_n_96),
        .I1(tmp_109_reg_1146_reg__0[9]),
        .I2(tmp5_reg_1198_reg_n_96),
        .I3(tmp_127_0_1_cast_reg_1158_reg__0[9]),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_154_n_0));
  LUT5 #(
    .INIT(32'h0066003C)) 
    ram_reg_i_155
       (.I0(tmp_127_0_2_cast_reg_1165_reg__0[9]),
        .I1(tmp5_reg_1198_reg_n_96),
        .I2(tmp_109_reg_1146_reg__0[9]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_155_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_98),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63_n_4),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_16
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[10] ),
        .I1(tmp_138_2_2_reg_1411[10]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_99),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63_n_5),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_17
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[9] ),
        .I1(tmp_138_2_2_reg_1411[9]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_100),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63_n_6),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_18
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[8] ),
        .I1(tmp_138_2_2_reg_1411[8]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_101),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_63_n_7),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_19
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[7] ),
        .I1(tmp_138_2_2_reg_1411[7]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_102),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_64_n_4),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_2
       (.I0(Conv2D_2_array_address0[8]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[8]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_97),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_20
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[6] ),
        .I1(tmp_138_2_2_reg_1411[6]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_103),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_64_n_5),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_21
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[5] ),
        .I1(tmp_138_2_2_reg_1411[5]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_104),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_64_n_6),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_22
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[4] ),
        .I1(tmp_138_2_2_reg_1411[4]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__0
       (.I0(tmp_128_2_1_reg_1316_reg_n_105),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_64_n_7),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_23
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[3] ),
        .I1(tmp_138_2_2_reg_1411[3]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_24
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[2] ),
        .I1(tmp_138_2_2_reg_1411[2]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_25
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[1] ),
        .I1(tmp_138_2_2_reg_1411[1]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_26
       (.I0(\p_tmp_s_reg_1416_reg_n_0_[0] ),
        .I1(tmp_138_2_2_reg_1411[0]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_i_27__3
       (.I0(ram_reg[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_i_29_n_2),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_28
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_28_n_0));
  CARRY4 ram_reg_i_29
       (.CI(ram_reg_i_30_n_0),
        .CO({NLW_ram_reg_i_29_CO_UNCONNECTED[3:2],ram_reg_i_29_n_2,ram_reg_i_29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_29_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_31_n_0,ram_reg_i_32_n_0}));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_2__0
       (.I0(ram_reg[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .O(Padding2D_2_array_ce1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3
       (.I0(Conv2D_2_array_address0[7]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[7]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_98),
        .O(ADDRARDADDR[7]));
  CARRY4 ram_reg_i_30
       (.CI(1'b0),
        .CO({ram_reg_i_30_n_0,ram_reg_i_30_n_1,ram_reg_i_30_n_2,ram_reg_i_30_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_30_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_33_n_0,ram_reg_i_34_n_0,ram_reg_i_35_n_0,ram_reg_i_36_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_31
       (.I0(out_w_reg_337[15]),
        .O(ram_reg_i_31_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_32
       (.I0(out_w_reg_337[14]),
        .I1(out_w_reg_337[13]),
        .I2(out_w_reg_337[12]),
        .O(ram_reg_i_32_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_33
       (.I0(out_w_reg_337[11]),
        .I1(out_w_reg_337[10]),
        .I2(out_w_reg_337[9]),
        .O(ram_reg_i_33_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_34
       (.I0(out_w_reg_337[8]),
        .I1(out_w_reg_337[7]),
        .I2(out_w_reg_337[6]),
        .O(ram_reg_i_34_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_35
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[4]),
        .I2(out_w_reg_337[3]),
        .O(ram_reg_i_35_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_36
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[2]),
        .O(ram_reg_i_36_n_0));
  MUXF7 ram_reg_i_3__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[9]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[9]),
        .O(\ap_CS_fsm_reg[15]_0 [9]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4
       (.I0(Conv2D_2_array_address0[6]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[6]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_99),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_41__3
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg[2]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_42
       (.I0(ram_reg_i_66_n_6),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_96),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_96),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[9]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_44
       (.I0(ram_reg_i_66_n_7),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_97),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_97),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[8]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_46
       (.I0(ram_reg_i_71_n_4),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_98),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_98),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_48
       (.I0(ram_reg_i_71_n_5),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_99),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_99),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[6]));
  MUXF7 ram_reg_i_4__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[8]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[8]),
        .O(\ap_CS_fsm_reg[15]_0 [8]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5
       (.I0(Conv2D_2_array_address0[5]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[5]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_50
       (.I0(ram_reg_i_71_n_6),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_100),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_100),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_52
       (.I0(ram_reg_i_71_n_7),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_101),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_101),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_54
       (.I0(ram_reg_i_78_n_4),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_102),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_102),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_56
       (.I0(ram_reg_i_78_n_5),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_103),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_103),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_58
       (.I0(ram_reg_i_78_n_6),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_104),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_104),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[1]));
  MUXF7 ram_reg_i_5__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[7]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[7]),
        .O(\ap_CS_fsm_reg[15]_0 [7]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6
       (.I0(Conv2D_2_array_address0[4]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[4]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_60
       (.I0(ram_reg_i_78_n_7),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_128_2_reg_1311_reg_n_105),
        .I3(ap_CS_fsm_state13),
        .I4(tmp_128_2_2_reg_1321_reg_n_105),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_62
       (.CI(ram_reg_i_63_n_0),
        .CO({NLW_ram_reg_i_62_CO_UNCONNECTED[3:1],ram_reg_i_62_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[8]}),
        .O({NLW_ram_reg_i_62_O_UNCONNECTED[3:2],ram_reg_i_62_n_6,ram_reg_i_62_n_7}),
        .S({1'b0,1'b0,ram_reg_i_86_n_0,ram_reg_i_87_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_63
       (.CI(ram_reg_i_64_n_0),
        .CO({ram_reg_i_63_n_0,ram_reg_i_63_n_1,ram_reg_i_63_n_2,ram_reg_i_63_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({ram_reg_i_63_n_4,ram_reg_i_63_n_5,ram_reg_i_63_n_6,ram_reg_i_63_n_7}),
        .S({ram_reg_i_92_n_0,ram_reg_i_93_n_0,ram_reg_i_94_n_0,ram_reg_i_95_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_64
       (.CI(1'b0),
        .CO({ram_reg_i_64_n_0,ram_reg_i_64_n_1,ram_reg_i_64_n_2,ram_reg_i_64_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O({ram_reg_i_64_n_4,ram_reg_i_64_n_5,ram_reg_i_64_n_6,ram_reg_i_64_n_7}),
        .S({ram_reg_i_100_n_0,ram_reg_i_101_n_0,ram_reg_i_102_n_0,ram_reg_i_103_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_66
       (.CI(ram_reg_i_71_n_0),
        .CO({NLW_ram_reg_i_66_CO_UNCONNECTED[3:1],ram_reg_i_66_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_3_in[8]}),
        .O({NLW_ram_reg_i_66_O_UNCONNECTED[3:2],ram_reg_i_66_n_6,ram_reg_i_66_n_7}),
        .S({1'b0,1'b0,ram_reg_i_105_n_0,ram_reg_i_106_n_0}));
  MUXF7 ram_reg_i_6__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[6]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[6]),
        .O(\ap_CS_fsm_reg[15]_0 [6]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7
       (.I0(Conv2D_2_array_address0[3]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[3]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_102),
        .O(ADDRARDADDR[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_71
       (.CI(ram_reg_i_78_n_0),
        .CO({ram_reg_i_71_n_0,ram_reg_i_71_n_1,ram_reg_i_71_n_2,ram_reg_i_71_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[7:4]),
        .O({ram_reg_i_71_n_4,ram_reg_i_71_n_5,ram_reg_i_71_n_6,ram_reg_i_71_n_7}),
        .S({ram_reg_i_117_n_0,ram_reg_i_118_n_0,ram_reg_i_119_n_0,ram_reg_i_120_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_78
       (.CI(1'b0),
        .CO({ram_reg_i_78_n_0,ram_reg_i_78_n_1,ram_reg_i_78_n_2,ram_reg_i_78_n_3}),
        .CYINIT(1'b0),
        .DI(p_3_in[3:0]),
        .O({ram_reg_i_78_n_4,ram_reg_i_78_n_5,ram_reg_i_78_n_6,ram_reg_i_78_n_7}),
        .S({ram_reg_i_138_n_0,ram_reg_i_139_n_0,ram_reg_i_140_n_0,ram_reg_i_141_n_0}));
  MUXF7 ram_reg_i_7__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[5]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[5]),
        .O(\ap_CS_fsm_reg[15]_0 [5]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8
       (.I0(Conv2D_2_array_address0[2]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[2]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_103),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_85
       (.I0(tmp5_reg_1198_reg_n_97),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[8]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hBEAA)) 
    ram_reg_i_86
       (.I0(ram_reg_i_154_n_0),
        .I1(tmp_127_0_2_cast_reg_1165_reg__0[9]),
        .I2(tmp5_1_reg_1242_reg_n_96),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_86_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_87
       (.I0(p_1_in[8]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[8]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_97),
        .O(ram_reg_i_87_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_88
       (.I0(tmp5_reg_1198_reg_n_98),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[7]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_89
       (.I0(tmp5_reg_1198_reg_n_99),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[6]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[6]),
        .O(p_1_in[6]));
  MUXF7 ram_reg_i_8__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[4]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[4]),
        .O(\ap_CS_fsm_reg[15]_0 [4]),
        .S(ram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9
       (.I0(Conv2D_2_array_address0[1]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_1153[1]),
        .I3(ram_reg_i_28_n_0),
        .I4(tmp_110_fu_488_p2_n_104),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_90
       (.I0(tmp5_reg_1198_reg_n_100),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[5]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_91
       (.I0(tmp5_reg_1198_reg_n_101),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[4]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_92
       (.I0(p_1_in[7]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[7]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_98),
        .O(ram_reg_i_92_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_93
       (.I0(p_1_in[6]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[6]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_99),
        .O(ram_reg_i_93_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_94
       (.I0(p_1_in[5]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[5]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_100),
        .O(ram_reg_i_94_n_0));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    ram_reg_i_95
       (.I0(p_1_in[4]),
        .I1(tmp_127_0_1_cast_reg_1158_reg__0[4]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(tmp5_1_reg_1242_reg_n_101),
        .O(ram_reg_i_95_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_96
       (.I0(tmp5_reg_1198_reg_n_102),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[3]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_97
       (.I0(tmp5_reg_1198_reg_n_103),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[2]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_i_98
       (.I0(tmp5_reg_1198_reg_n_104),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_109_reg_1146_reg__0[1]),
        .I3(ap_CS_fsm_state11),
        .I4(tmp_127_0_2_cast_reg_1165_reg__0[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_i_99
       (.I0(tmp_109_reg_1146_reg__0[0]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(tmp5_reg_1198_reg_n_105),
        .O(p_1_in[0]));
  MUXF7 ram_reg_i_9__0
       (.I0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0[3]),
        .I1(grp_padding2d_fix16_2_fu_613_output_r_address0[3]),
        .O(\ap_CS_fsm_reg[15]_0 [3]),
        .S(ram_reg[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U81_n_16),
        .I1(tmp_137_1_reg_1336[11]),
        .I2(tmp_137_0_2_reg_1331[11]),
        .I3(tmp_137_0_1_reg_1326[11]),
        .I4(tmp2_reg_1366[11]),
        .I5(network_mul_mul_16s_14s_30_1_1_U79_n_27),
        .O(\tmp1_reg_1386[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_7 
       (.I0(network_mul_mul_16s_14s_30_1_1_U81_n_17),
        .I1(tmp_137_1_reg_1336[10]),
        .I2(tmp_137_0_2_reg_1331[10]),
        .I3(tmp_137_0_1_reg_1326[10]),
        .I4(tmp2_reg_1366[10]),
        .I5(network_mul_mul_16s_14s_30_1_1_U81_n_21),
        .O(\tmp1_reg_1386[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_8 
       (.I0(network_mul_mul_16s_14s_30_1_1_U79_n_24),
        .I1(tmp_137_1_reg_1336[9]),
        .I2(tmp_137_0_2_reg_1331[9]),
        .I3(tmp_137_0_1_reg_1326[9]),
        .I4(tmp2_reg_1366[9]),
        .I5(network_mul_mul_16s_14s_30_1_1_U81_n_20),
        .O(\tmp1_reg_1386[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[11]_i_9 
       (.I0(network_mul_mul_16s_14s_30_1_1_U81_n_18),
        .I1(tmp_137_1_reg_1336[8]),
        .I2(tmp_137_0_2_reg_1331[8]),
        .I3(tmp_137_0_1_reg_1326[8]),
        .I4(tmp2_reg_1366[8]),
        .I5(network_mul_mul_16s_14s_30_1_1_U79_n_25),
        .O(\tmp1_reg_1386[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[15]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U80_n_22),
        .I1(tmp_137_1_reg_1336[14]),
        .I2(tmp_137_0_2_reg_1331[14]),
        .I3(tmp_137_0_1_reg_1326[14]),
        .I4(tmp2_reg_1366[14]),
        .I5(network_mul_mul_16s_14s_30_1_1_U81_n_25),
        .O(\tmp1_reg_1386[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[15]_i_7 
       (.I0(network_mul_mul_16s_14s_30_1_1_U81_n_22),
        .I1(tmp_137_1_reg_1336[13]),
        .I2(tmp_137_0_2_reg_1331[13]),
        .I3(tmp_137_0_1_reg_1326[13]),
        .I4(tmp2_reg_1366[13]),
        .I5(network_mul_mul_16s_14s_30_1_1_U80_n_23),
        .O(\tmp1_reg_1386[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[15]_i_8 
       (.I0(network_mul_mul_16s_14s_30_1_1_U79_n_26),
        .I1(tmp_137_1_reg_1336[12]),
        .I2(tmp_137_0_2_reg_1331[12]),
        .I3(tmp_137_0_1_reg_1326[12]),
        .I4(tmp2_reg_1366[12]),
        .I5(network_mul_mul_16s_14s_30_1_1_U81_n_23),
        .O(\tmp1_reg_1386[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp1_reg_1386[3]_i_3 
       (.I0(network_mul_mul_16s_14s_30_1_1_U80_n_19),
        .I1(tmp2_reg_1366[2]),
        .I2(tmp_137_0_1_reg_1326[2]),
        .I3(tmp_137_0_2_reg_1331[2]),
        .I4(tmp_137_1_reg_1336[2]),
        .O(\tmp1_reg_1386[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp1_reg_1386[3]_i_4 
       (.I0(tmp_137_1_reg_1336[1]),
        .I1(tmp_137_0_2_reg_1331[1]),
        .I2(tmp_137_0_1_reg_1326[1]),
        .I3(tmp2_reg_1366[1]),
        .O(\tmp1_reg_1386[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[3]_i_5 
       (.I0(network_mul_mul_16s_14s_30_1_1_U80_n_18),
        .I1(tmp_137_1_reg_1336[3]),
        .I2(tmp_137_0_2_reg_1331[3]),
        .I3(tmp_137_0_1_reg_1326[3]),
        .I4(tmp2_reg_1366[3]),
        .I5(network_mul_mul_16s_14s_30_1_1_U79_n_21),
        .O(\tmp1_reg_1386[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp1_reg_1386[3]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U79_n_17),
        .I1(tmp2_reg_1366[2]),
        .I2(tmp2_reg_1366[1]),
        .I3(tmp_137_0_1_reg_1326[1]),
        .I4(tmp_137_0_2_reg_1331[1]),
        .I5(tmp_137_1_reg_1336[1]),
        .O(\tmp1_reg_1386[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp1_reg_1386[3]_i_7 
       (.I0(\tmp1_reg_1386[3]_i_4_n_0 ),
        .I1(tmp_137_1_reg_1336[0]),
        .I2(tmp_137_0_2_reg_1331[0]),
        .I3(tmp_137_0_1_reg_1326[0]),
        .O(\tmp1_reg_1386[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp1_reg_1386[3]_i_8 
       (.I0(tmp_137_1_reg_1336[0]),
        .I1(tmp_137_0_2_reg_1331[0]),
        .I2(tmp_137_0_1_reg_1326[0]),
        .I3(tmp2_reg_1366[0]),
        .O(\tmp1_reg_1386[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[7]_i_6 
       (.I0(network_mul_mul_16s_14s_30_1_1_U79_n_18),
        .I1(tmp_137_1_reg_1336[7]),
        .I2(tmp_137_0_2_reg_1331[7]),
        .I3(tmp_137_0_1_reg_1326[7]),
        .I4(tmp2_reg_1366[7]),
        .I5(network_mul_mul_16s_14s_30_1_1_U81_n_19),
        .O(\tmp1_reg_1386[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[7]_i_7 
       (.I0(network_mul_mul_16s_14s_30_1_1_U79_n_19),
        .I1(tmp_137_1_reg_1336[6]),
        .I2(tmp_137_0_2_reg_1331[6]),
        .I3(tmp_137_0_1_reg_1326[6]),
        .I4(tmp2_reg_1366[6]),
        .I5(network_mul_mul_16s_14s_30_1_1_U79_n_23),
        .O(\tmp1_reg_1386[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp1_reg_1386[7]_i_8 
       (.I0(network_mul_mul_16s_14s_30_1_1_U80_n_20),
        .I1(network_mul_mul_16s_14s_30_1_1_U79_n_22),
        .I2(tmp2_reg_1366[5]),
        .I3(tmp_137_0_1_reg_1326[4]),
        .I4(tmp_137_0_2_reg_1331[4]),
        .I5(tmp_137_1_reg_1336[4]),
        .O(\tmp1_reg_1386[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp1_reg_1386[7]_i_9 
       (.I0(network_mul_mul_16s_14s_30_1_1_U79_n_20),
        .I1(tmp_137_1_reg_1336[4]),
        .I2(tmp_137_0_2_reg_1331[4]),
        .I3(tmp_137_0_1_reg_1326[4]),
        .I4(tmp2_reg_1366[4]),
        .I5(network_mul_mul_16s_14s_30_1_1_U80_n_21),
        .O(\tmp1_reg_1386[7]_i_9_n_0 ));
  FDRE \tmp1_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[0]),
        .Q(tmp1_reg_1386[0]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[10]),
        .Q(tmp1_reg_1386[10]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[11]),
        .Q(tmp1_reg_1386[11]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[11]_i_1 
       (.CI(\tmp1_reg_1386_reg[7]_i_1_n_0 ),
        .CO({\tmp1_reg_1386_reg[11]_i_1_n_0 ,\tmp1_reg_1386_reg[11]_i_1_n_1 ,\tmp1_reg_1386_reg[11]_i_1_n_2 ,\tmp1_reg_1386_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_14s_30_1_1_U81_n_16,network_mul_mul_16s_14s_30_1_1_U81_n_17,network_mul_mul_16s_14s_30_1_1_U79_n_24,network_mul_mul_16s_14s_30_1_1_U81_n_18}),
        .O(tmp1_fu_859_p2[11:8]),
        .S({\tmp1_reg_1386[11]_i_6_n_0 ,\tmp1_reg_1386[11]_i_7_n_0 ,\tmp1_reg_1386[11]_i_8_n_0 ,\tmp1_reg_1386[11]_i_9_n_0 }));
  FDRE \tmp1_reg_1386_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[12]),
        .Q(tmp1_reg_1386[12]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[13]),
        .Q(tmp1_reg_1386[13]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[14]),
        .Q(tmp1_reg_1386[14]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[15]),
        .Q(tmp1_reg_1386[15]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[15]_i_1 
       (.CI(\tmp1_reg_1386_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp1_reg_1386_reg[15]_i_1_CO_UNCONNECTED [3],\tmp1_reg_1386_reg[15]_i_1_n_1 ,\tmp1_reg_1386_reg[15]_i_1_n_2 ,\tmp1_reg_1386_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,network_mul_mul_16s_14s_30_1_1_U80_n_22,network_mul_mul_16s_14s_30_1_1_U81_n_22,network_mul_mul_16s_14s_30_1_1_U79_n_26}),
        .O(tmp1_fu_859_p2[15:12]),
        .S({network_mul_mul_16s_14s_30_1_1_U81_n_24,\tmp1_reg_1386[15]_i_6_n_0 ,\tmp1_reg_1386[15]_i_7_n_0 ,\tmp1_reg_1386[15]_i_8_n_0 }));
  FDRE \tmp1_reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[1]),
        .Q(tmp1_reg_1386[1]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[2]),
        .Q(tmp1_reg_1386[2]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[3]),
        .Q(tmp1_reg_1386[3]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp1_reg_1386_reg[3]_i_1_n_0 ,\tmp1_reg_1386_reg[3]_i_1_n_1 ,\tmp1_reg_1386_reg[3]_i_1_n_2 ,\tmp1_reg_1386_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_14s_30_1_1_U80_n_18,\tmp1_reg_1386[3]_i_3_n_0 ,\tmp1_reg_1386[3]_i_4_n_0 ,tmp2_reg_1366[0]}),
        .O(tmp1_fu_859_p2[3:0]),
        .S({\tmp1_reg_1386[3]_i_5_n_0 ,\tmp1_reg_1386[3]_i_6_n_0 ,\tmp1_reg_1386[3]_i_7_n_0 ,\tmp1_reg_1386[3]_i_8_n_0 }));
  FDRE \tmp1_reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[4]),
        .Q(tmp1_reg_1386[4]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[5]),
        .Q(tmp1_reg_1386[5]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[6]),
        .Q(tmp1_reg_1386[6]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[7]),
        .Q(tmp1_reg_1386[7]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1386_reg[7]_i_1 
       (.CI(\tmp1_reg_1386_reg[3]_i_1_n_0 ),
        .CO({\tmp1_reg_1386_reg[7]_i_1_n_0 ,\tmp1_reg_1386_reg[7]_i_1_n_1 ,\tmp1_reg_1386_reg[7]_i_1_n_2 ,\tmp1_reg_1386_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_14s_30_1_1_U79_n_18,network_mul_mul_16s_14s_30_1_1_U79_n_19,network_mul_mul_16s_14s_30_1_1_U80_n_20,network_mul_mul_16s_14s_30_1_1_U79_n_20}),
        .O(tmp1_fu_859_p2[7:4]),
        .S({\tmp1_reg_1386[7]_i_6_n_0 ,\tmp1_reg_1386[7]_i_7_n_0 ,\tmp1_reg_1386[7]_i_8_n_0 ,\tmp1_reg_1386[7]_i_9_n_0 }));
  FDRE \tmp1_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[8]),
        .Q(tmp1_reg_1386[8]),
        .R(1'b0));
  FDRE \tmp1_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp1_fu_859_p2[9]),
        .Q(tmp1_reg_1386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_2 
       (.I0(tmp_120_reg_1281[11]),
        .I1(\tmp2_reg_1366_reg[15]_0 [11]),
        .O(\tmp2_reg_1366[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_3 
       (.I0(tmp_120_reg_1281[10]),
        .I1(\tmp2_reg_1366_reg[15]_0 [10]),
        .O(\tmp2_reg_1366[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_4 
       (.I0(tmp_120_reg_1281[9]),
        .I1(\tmp2_reg_1366_reg[15]_0 [9]),
        .O(\tmp2_reg_1366[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[11]_i_5 
       (.I0(tmp_120_reg_1281[8]),
        .I1(\tmp2_reg_1366_reg[15]_0 [8]),
        .O(\tmp2_reg_1366[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_2 
       (.I0(tmp_120_reg_1281[15]),
        .I1(\tmp2_reg_1366_reg[15]_0 [15]),
        .O(\tmp2_reg_1366[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_3 
       (.I0(tmp_120_reg_1281[14]),
        .I1(\tmp2_reg_1366_reg[15]_0 [14]),
        .O(\tmp2_reg_1366[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_4 
       (.I0(tmp_120_reg_1281[13]),
        .I1(\tmp2_reg_1366_reg[15]_0 [13]),
        .O(\tmp2_reg_1366[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[15]_i_5 
       (.I0(tmp_120_reg_1281[12]),
        .I1(\tmp2_reg_1366_reg[15]_0 [12]),
        .O(\tmp2_reg_1366[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_2 
       (.I0(tmp_120_reg_1281[3]),
        .I1(\tmp2_reg_1366_reg[15]_0 [3]),
        .O(\tmp2_reg_1366[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_3 
       (.I0(tmp_120_reg_1281[2]),
        .I1(\tmp2_reg_1366_reg[15]_0 [2]),
        .O(\tmp2_reg_1366[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_4 
       (.I0(tmp_120_reg_1281[1]),
        .I1(\tmp2_reg_1366_reg[15]_0 [1]),
        .O(\tmp2_reg_1366[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[3]_i_5 
       (.I0(tmp_120_reg_1281[0]),
        .I1(\tmp2_reg_1366_reg[15]_0 [0]),
        .O(\tmp2_reg_1366[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_2 
       (.I0(tmp_120_reg_1281[7]),
        .I1(\tmp2_reg_1366_reg[15]_0 [7]),
        .O(\tmp2_reg_1366[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_3 
       (.I0(tmp_120_reg_1281[6]),
        .I1(\tmp2_reg_1366_reg[15]_0 [6]),
        .O(\tmp2_reg_1366[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_4 
       (.I0(tmp_120_reg_1281[5]),
        .I1(\tmp2_reg_1366_reg[15]_0 [5]),
        .O(\tmp2_reg_1366[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1366[7]_i_5 
       (.I0(tmp_120_reg_1281[4]),
        .I1(\tmp2_reg_1366_reg[15]_0 [4]),
        .O(\tmp2_reg_1366[7]_i_5_n_0 ));
  FDRE \tmp2_reg_1366_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[0]),
        .Q(tmp2_reg_1366[0]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[10]),
        .Q(tmp2_reg_1366[10]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[11]),
        .Q(tmp2_reg_1366[11]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[11]_i_1 
       (.CI(\tmp2_reg_1366_reg[7]_i_1_n_0 ),
        .CO({\tmp2_reg_1366_reg[11]_i_1_n_0 ,\tmp2_reg_1366_reg[11]_i_1_n_1 ,\tmp2_reg_1366_reg[11]_i_1_n_2 ,\tmp2_reg_1366_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_120_reg_1281[11:8]),
        .O(tmp2_fu_807_p2[11:8]),
        .S({\tmp2_reg_1366[11]_i_2_n_0 ,\tmp2_reg_1366[11]_i_3_n_0 ,\tmp2_reg_1366[11]_i_4_n_0 ,\tmp2_reg_1366[11]_i_5_n_0 }));
  FDRE \tmp2_reg_1366_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[12]),
        .Q(tmp2_reg_1366[12]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[13]),
        .Q(tmp2_reg_1366[13]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[14]),
        .Q(tmp2_reg_1366[14]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[15]),
        .Q(tmp2_reg_1366[15]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[15]_i_1 
       (.CI(\tmp2_reg_1366_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp2_reg_1366_reg[15]_i_1_CO_UNCONNECTED [3],\tmp2_reg_1366_reg[15]_i_1_n_1 ,\tmp2_reg_1366_reg[15]_i_1_n_2 ,\tmp2_reg_1366_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_120_reg_1281[14:12]}),
        .O(tmp2_fu_807_p2[15:12]),
        .S({\tmp2_reg_1366[15]_i_2_n_0 ,\tmp2_reg_1366[15]_i_3_n_0 ,\tmp2_reg_1366[15]_i_4_n_0 ,\tmp2_reg_1366[15]_i_5_n_0 }));
  FDRE \tmp2_reg_1366_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[1]),
        .Q(tmp2_reg_1366[1]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[2]),
        .Q(tmp2_reg_1366[2]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[3]),
        .Q(tmp2_reg_1366[3]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_1366_reg[3]_i_1_n_0 ,\tmp2_reg_1366_reg[3]_i_1_n_1 ,\tmp2_reg_1366_reg[3]_i_1_n_2 ,\tmp2_reg_1366_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_120_reg_1281[3:0]),
        .O(tmp2_fu_807_p2[3:0]),
        .S({\tmp2_reg_1366[3]_i_2_n_0 ,\tmp2_reg_1366[3]_i_3_n_0 ,\tmp2_reg_1366[3]_i_4_n_0 ,\tmp2_reg_1366[3]_i_5_n_0 }));
  FDRE \tmp2_reg_1366_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[4]),
        .Q(tmp2_reg_1366[4]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[5]),
        .Q(tmp2_reg_1366[5]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[6]),
        .Q(tmp2_reg_1366[6]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[7]),
        .Q(tmp2_reg_1366[7]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1366_reg[7]_i_1 
       (.CI(\tmp2_reg_1366_reg[3]_i_1_n_0 ),
        .CO({\tmp2_reg_1366_reg[7]_i_1_n_0 ,\tmp2_reg_1366_reg[7]_i_1_n_1 ,\tmp2_reg_1366_reg[7]_i_1_n_2 ,\tmp2_reg_1366_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_120_reg_1281[7:4]),
        .O(tmp2_fu_807_p2[7:4]),
        .S({\tmp2_reg_1366[7]_i_2_n_0 ,\tmp2_reg_1366[7]_i_3_n_0 ,\tmp2_reg_1366[7]_i_4_n_0 ,\tmp2_reg_1366[7]_i_5_n_0 }));
  FDRE \tmp2_reg_1366_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[8]),
        .Q(tmp2_reg_1366[8]),
        .R(1'b0));
  FDRE \tmp2_reg_1366_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp2_fu_807_p2[9]),
        .Q(tmp2_reg_1366[9]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[0]),
        .Q(tmp4_reg_1191[0]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[1]),
        .Q(tmp4_reg_1191[1]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[2]),
        .Q(tmp4_reg_1191[2]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[3]),
        .Q(tmp4_reg_1191[3]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[4]),
        .Q(tmp4_reg_1191[4]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[5]),
        .Q(tmp4_reg_1191[5]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[6]),
        .Q(tmp4_reg_1191[6]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[7]),
        .Q(tmp4_reg_1191[7]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[8]),
        .Q(tmp4_reg_1191[8]),
        .R(1'b0));
  FDRE \tmp4_reg_1191_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp4_fu_544_p2[9]),
        .Q(tmp4_reg_1191[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_1_reg_1242_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_1_reg_1242_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_1_n_7,tmp5_1_reg_1242_reg_i_2_n_4,tmp5_1_reg_1242_reg_i_2_n_5,tmp5_1_reg_1242_reg_i_2_n_6,tmp5_1_reg_1242_reg_i_2_n_7,tmp5_1_reg_1242_reg_i_3_n_4,tmp5_1_reg_1242_reg_i_3_n_5,tmp5_1_reg_1242_reg_i_3_n_6,tmp5_1_reg_1242_reg_i_3_n_7,tmp5_1_reg_1242_reg_i_4_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_1_reg_1242_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_1_reg_1242_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_1_reg_1242_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_1_reg_1242_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_1_reg_1242_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_1_reg_1242_reg_P_UNCONNECTED[47:10],tmp5_1_reg_1242_reg_n_96,tmp5_1_reg_1242_reg_n_97,tmp5_1_reg_1242_reg_n_98,tmp5_1_reg_1242_reg_n_99,tmp5_1_reg_1242_reg_n_100,tmp5_1_reg_1242_reg_n_101,tmp5_1_reg_1242_reg_n_102,tmp5_1_reg_1242_reg_n_103,tmp5_1_reg_1242_reg_n_104,tmp5_1_reg_1242_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_1_reg_1242_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_1_reg_1242_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_1_reg_1242_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_1_reg_1242_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_1_reg_1242_reg_i_1
       (.CI(tmp5_1_reg_1242_reg_i_2_n_0),
        .CO(NLW_tmp5_1_reg_1242_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp5_1_reg_1242_reg_i_1_O_UNCONNECTED[3:1],tmp5_1_reg_1242_reg_i_1_n_7}),
        .S({1'b0,1'b0,1'b0,tmp4_reg_1191[9]}));
  CARRY4 tmp5_1_reg_1242_reg_i_2
       (.CI(tmp5_1_reg_1242_reg_i_3_n_0),
        .CO({tmp5_1_reg_1242_reg_i_2_n_0,tmp5_1_reg_1242_reg_i_2_n_1,tmp5_1_reg_1242_reg_i_2_n_2,tmp5_1_reg_1242_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1242_reg_i_2_n_4,tmp5_1_reg_1242_reg_i_2_n_5,tmp5_1_reg_1242_reg_i_2_n_6,tmp5_1_reg_1242_reg_i_2_n_7}),
        .S(tmp4_reg_1191[8:5]));
  CARRY4 tmp5_1_reg_1242_reg_i_3
       (.CI(1'b0),
        .CO({tmp5_1_reg_1242_reg_i_3_n_0,tmp5_1_reg_1242_reg_i_3_n_1,tmp5_1_reg_1242_reg_i_3_n_2,tmp5_1_reg_1242_reg_i_3_n_3}),
        .CYINIT(tmp4_reg_1191[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_1_reg_1242_reg_i_3_n_4,tmp5_1_reg_1242_reg_i_3_n_5,tmp5_1_reg_1242_reg_i_3_n_6,tmp5_1_reg_1242_reg_i_3_n_7}),
        .S(tmp4_reg_1191[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_1_reg_1242_reg_i_4
       (.I0(tmp4_reg_1191[0]),
        .O(tmp5_1_reg_1242_reg_i_4_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_reg_1198_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_reg_1198_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2[9],tmp4_fu_544_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_reg_1198_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_reg_1198_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_reg_1198_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_reg_1198_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_reg_1198_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_reg_1198_reg_P_UNCONNECTED[47:10],tmp5_reg_1198_reg_n_96,tmp5_reg_1198_reg_n_97,tmp5_reg_1198_reg_n_98,tmp5_reg_1198_reg_n_99,tmp5_reg_1198_reg_n_100,tmp5_reg_1198_reg_n_101,tmp5_reg_1198_reg_n_102,tmp5_reg_1198_reg_n_103,tmp5_reg_1198_reg_n_104,tmp5_reg_1198_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_reg_1198_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_reg_1198_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_reg_1198_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_reg_1198_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_reg_1198_reg_i_1
       (.CI(tmp5_reg_1198_reg_i_2_n_0),
        .CO({NLW_tmp5_reg_1198_reg_i_1_CO_UNCONNECTED[3:1],tmp5_reg_1198_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_108_reg_1123[8]}),
        .O({NLW_tmp5_reg_1198_reg_i_1_O_UNCONNECTED[3:2],tmp4_fu_544_p2[9:8]}),
        .S({1'b0,1'b0,tmp5_reg_1198_reg_i_4_n_0,tmp5_reg_1198_reg_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_10
       (.I0(tmp_108_reg_1123[3]),
        .I1(phi_mul_reg_359[3]),
        .O(tmp5_reg_1198_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_11
       (.I0(tmp_108_reg_1123[2]),
        .I1(phi_mul_reg_359[2]),
        .O(tmp5_reg_1198_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_12
       (.I0(tmp_108_reg_1123[1]),
        .I1(phi_mul_reg_359[1]),
        .O(tmp5_reg_1198_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_13
       (.I0(tmp_108_reg_1123[0]),
        .I1(phi_mul_reg_359[0]),
        .O(tmp5_reg_1198_reg_i_13_n_0));
  CARRY4 tmp5_reg_1198_reg_i_2
       (.CI(tmp5_reg_1198_reg_i_3_n_0),
        .CO({tmp5_reg_1198_reg_i_2_n_0,tmp5_reg_1198_reg_i_2_n_1,tmp5_reg_1198_reg_i_2_n_2,tmp5_reg_1198_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_108_reg_1123[7:4]),
        .O(tmp4_fu_544_p2[7:4]),
        .S({tmp5_reg_1198_reg_i_6_n_0,tmp5_reg_1198_reg_i_7_n_0,tmp5_reg_1198_reg_i_8_n_0,tmp5_reg_1198_reg_i_9_n_0}));
  CARRY4 tmp5_reg_1198_reg_i_3
       (.CI(1'b0),
        .CO({tmp5_reg_1198_reg_i_3_n_0,tmp5_reg_1198_reg_i_3_n_1,tmp5_reg_1198_reg_i_3_n_2,tmp5_reg_1198_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_108_reg_1123[3:0]),
        .O(tmp4_fu_544_p2[3:0]),
        .S({tmp5_reg_1198_reg_i_10_n_0,tmp5_reg_1198_reg_i_11_n_0,tmp5_reg_1198_reg_i_12_n_0,tmp5_reg_1198_reg_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_4
       (.I0(tmp_108_reg_1123[9]),
        .I1(phi_mul_reg_359[9]),
        .O(tmp5_reg_1198_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_5
       (.I0(tmp_108_reg_1123[8]),
        .I1(phi_mul_reg_359[8]),
        .O(tmp5_reg_1198_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_6
       (.I0(tmp_108_reg_1123[7]),
        .I1(phi_mul_reg_359[7]),
        .O(tmp5_reg_1198_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_7
       (.I0(tmp_108_reg_1123[6]),
        .I1(phi_mul_reg_359[6]),
        .O(tmp5_reg_1198_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_8
       (.I0(tmp_108_reg_1123[5]),
        .I1(phi_mul_reg_359[5]),
        .O(tmp5_reg_1198_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_reg_1198_reg_i_9
       (.I0(tmp_108_reg_1123[4]),
        .I1(phi_mul_reg_359[4]),
        .O(tmp5_reg_1198_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_2 
       (.I0(tmp_137_1_2_reg_1376[11]),
        .I1(tmp_137_1_1_reg_1371[11]),
        .O(\tmp9_reg_1401[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_3 
       (.I0(tmp_137_1_2_reg_1376[10]),
        .I1(tmp_137_1_1_reg_1371[10]),
        .O(\tmp9_reg_1401[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_4 
       (.I0(tmp_137_1_2_reg_1376[9]),
        .I1(tmp_137_1_1_reg_1371[9]),
        .O(\tmp9_reg_1401[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[11]_i_5 
       (.I0(tmp_137_1_2_reg_1376[8]),
        .I1(tmp_137_1_1_reg_1371[8]),
        .O(\tmp9_reg_1401[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_2 
       (.I0(tmp_137_1_2_reg_1376[15]),
        .I1(tmp_137_1_1_reg_1371[15]),
        .O(\tmp9_reg_1401[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_3 
       (.I0(tmp_137_1_2_reg_1376[14]),
        .I1(tmp_137_1_1_reg_1371[14]),
        .O(\tmp9_reg_1401[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_4 
       (.I0(tmp_137_1_2_reg_1376[13]),
        .I1(tmp_137_1_1_reg_1371[13]),
        .O(\tmp9_reg_1401[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[15]_i_5 
       (.I0(tmp_137_1_2_reg_1376[12]),
        .I1(tmp_137_1_1_reg_1371[12]),
        .O(\tmp9_reg_1401[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_2 
       (.I0(tmp_137_1_2_reg_1376[3]),
        .I1(tmp_137_1_1_reg_1371[3]),
        .O(\tmp9_reg_1401[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_3 
       (.I0(tmp_137_1_2_reg_1376[2]),
        .I1(tmp_137_1_1_reg_1371[2]),
        .O(\tmp9_reg_1401[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_4 
       (.I0(tmp_137_1_2_reg_1376[1]),
        .I1(tmp_137_1_1_reg_1371[1]),
        .O(\tmp9_reg_1401[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[3]_i_5 
       (.I0(tmp_137_1_2_reg_1376[0]),
        .I1(tmp_137_1_1_reg_1371[0]),
        .O(\tmp9_reg_1401[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_2 
       (.I0(tmp_137_1_2_reg_1376[7]),
        .I1(tmp_137_1_1_reg_1371[7]),
        .O(\tmp9_reg_1401[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_3 
       (.I0(tmp_137_1_2_reg_1376[6]),
        .I1(tmp_137_1_1_reg_1371[6]),
        .O(\tmp9_reg_1401[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_4 
       (.I0(tmp_137_1_2_reg_1376[5]),
        .I1(tmp_137_1_1_reg_1371[5]),
        .O(\tmp9_reg_1401[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp9_reg_1401[7]_i_5 
       (.I0(tmp_137_1_2_reg_1376[4]),
        .I1(tmp_137_1_1_reg_1371[4]),
        .O(\tmp9_reg_1401[7]_i_5_n_0 ));
  FDRE \tmp9_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[0]),
        .Q(tmp9_reg_1401[0]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[10]),
        .Q(tmp9_reg_1401[10]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[11]),
        .Q(tmp9_reg_1401[11]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[11]_i_1 
       (.CI(\tmp9_reg_1401_reg[7]_i_1_n_0 ),
        .CO({\tmp9_reg_1401_reg[11]_i_1_n_0 ,\tmp9_reg_1401_reg[11]_i_1_n_1 ,\tmp9_reg_1401_reg[11]_i_1_n_2 ,\tmp9_reg_1401_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_137_1_2_reg_1376[11:8]),
        .O(tmp9_fu_898_p2[11:8]),
        .S({\tmp9_reg_1401[11]_i_2_n_0 ,\tmp9_reg_1401[11]_i_3_n_0 ,\tmp9_reg_1401[11]_i_4_n_0 ,\tmp9_reg_1401[11]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[12]),
        .Q(tmp9_reg_1401[12]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[13]),
        .Q(tmp9_reg_1401[13]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[14]),
        .Q(tmp9_reg_1401[14]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[15]),
        .Q(tmp9_reg_1401[15]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[15]_i_1 
       (.CI(\tmp9_reg_1401_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp9_reg_1401_reg[15]_i_1_CO_UNCONNECTED [3],\tmp9_reg_1401_reg[15]_i_1_n_1 ,\tmp9_reg_1401_reg[15]_i_1_n_2 ,\tmp9_reg_1401_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_137_1_2_reg_1376[14:12]}),
        .O(tmp9_fu_898_p2[15:12]),
        .S({\tmp9_reg_1401[15]_i_2_n_0 ,\tmp9_reg_1401[15]_i_3_n_0 ,\tmp9_reg_1401[15]_i_4_n_0 ,\tmp9_reg_1401[15]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[1]),
        .Q(tmp9_reg_1401[1]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[2]),
        .Q(tmp9_reg_1401[2]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[3]),
        .Q(tmp9_reg_1401[3]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp9_reg_1401_reg[3]_i_1_n_0 ,\tmp9_reg_1401_reg[3]_i_1_n_1 ,\tmp9_reg_1401_reg[3]_i_1_n_2 ,\tmp9_reg_1401_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_137_1_2_reg_1376[3:0]),
        .O(tmp9_fu_898_p2[3:0]),
        .S({\tmp9_reg_1401[3]_i_2_n_0 ,\tmp9_reg_1401[3]_i_3_n_0 ,\tmp9_reg_1401[3]_i_4_n_0 ,\tmp9_reg_1401[3]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[4]),
        .Q(tmp9_reg_1401[4]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[5]),
        .Q(tmp9_reg_1401[5]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[6]),
        .Q(tmp9_reg_1401[6]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[7]),
        .Q(tmp9_reg_1401[7]),
        .R(1'b0));
  CARRY4 \tmp9_reg_1401_reg[7]_i_1 
       (.CI(\tmp9_reg_1401_reg[3]_i_1_n_0 ),
        .CO({\tmp9_reg_1401_reg[7]_i_1_n_0 ,\tmp9_reg_1401_reg[7]_i_1_n_1 ,\tmp9_reg_1401_reg[7]_i_1_n_2 ,\tmp9_reg_1401_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_137_1_2_reg_1376[7:4]),
        .O(tmp9_fu_898_p2[7:4]),
        .S({\tmp9_reg_1401[7]_i_2_n_0 ,\tmp9_reg_1401[7]_i_3_n_0 ,\tmp9_reg_1401[7]_i_4_n_0 ,\tmp9_reg_1401[7]_i_5_n_0 }));
  FDRE \tmp9_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[8]),
        .Q(tmp9_reg_1401[8]),
        .R(1'b0));
  FDRE \tmp9_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(tmp9_fu_898_p2[9]),
        .Q(tmp9_reg_1401[9]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[0] ),
        .Q(tmp_108_reg_1123[0]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[1] ),
        .Q(tmp_108_reg_1123[1]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[2] ),
        .Q(tmp_108_reg_1123[2]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[3] ),
        .Q(tmp_108_reg_1123[3]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[4] ),
        .Q(tmp_108_reg_1123[4]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[5] ),
        .Q(tmp_108_reg_1123[5]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[6] ),
        .Q(tmp_108_reg_1123[6]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[7] ),
        .Q(tmp_108_reg_1123[7]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[8] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[8] ),
        .Q(tmp_108_reg_1123[8]),
        .R(1'b0));
  FDRE \tmp_108_reg_1123_reg[9] 
       (.C(ap_clk),
        .CE(tmp_reg_11280),
        .D(\out_h_reg_326_reg_n_0_[9] ),
        .Q(tmp_108_reg_1123[9]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[0]),
        .Q(tmp_109_reg_1146_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[1]),
        .Q(tmp_109_reg_1146_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[2]),
        .Q(tmp_109_reg_1146_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[3]),
        .Q(tmp_109_reg_1146_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[4]),
        .Q(tmp_109_reg_1146_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[5]),
        .Q(tmp_109_reg_1146_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[6]),
        .Q(tmp_109_reg_1146_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[7]),
        .Q(tmp_109_reg_1146_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[8]),
        .Q(tmp_109_reg_1146_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_109_reg_1146_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_reg_337[9]),
        .Q(tmp_109_reg_1146_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_110_fu_488_p2
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_110_fu_488_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_110_fu_488_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_1141[8:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_110_fu_488_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_110_fu_488_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_11280),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state19),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_110_fu_488_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_110_fu_488_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_110_fu_488_p2_P_UNCONNECTED[47:9],tmp_110_fu_488_p2_n_97,tmp_110_fu_488_p2_n_98,tmp_110_fu_488_p2_n_99,tmp_110_fu_488_p2_n_100,tmp_110_fu_488_p2_n_101,tmp_110_fu_488_p2_n_102,tmp_110_fu_488_p2_n_103,tmp_110_fu_488_p2_n_104,tmp_110_fu_488_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_110_fu_488_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_110_fu_488_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_110_fu_488_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_110_fu_488_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_110_fu_488_p2_i_1
       (.CI(tmp_110_fu_488_p2_i_2_n_0),
        .CO(NLW_tmp_110_fu_488_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_110_fu_488_p2_i_1_O_UNCONNECTED[3:1],A[8]}),
        .S({1'b0,1'b0,1'b0,tmp_110_fu_488_p2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_10
       (.I0(phi_mul1_reg_302[2]),
        .I1(\out_h_reg_326_reg_n_0_[2] ),
        .O(tmp_110_fu_488_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_11
       (.I0(phi_mul1_reg_302[1]),
        .I1(\out_h_reg_326_reg_n_0_[1] ),
        .O(tmp_110_fu_488_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_12
       (.I0(phi_mul1_reg_302[0]),
        .I1(\out_h_reg_326_reg_n_0_[0] ),
        .O(tmp_110_fu_488_p2_i_12_n_0));
  CARRY4 tmp_110_fu_488_p2_i_2
       (.CI(tmp_110_fu_488_p2_i_3_n_0),
        .CO({tmp_110_fu_488_p2_i_2_n_0,tmp_110_fu_488_p2_i_2_n_1,tmp_110_fu_488_p2_i_2_n_2,tmp_110_fu_488_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[7:4]),
        .O(A[7:4]),
        .S({tmp_110_fu_488_p2_i_5_n_0,tmp_110_fu_488_p2_i_6_n_0,tmp_110_fu_488_p2_i_7_n_0,tmp_110_fu_488_p2_i_8_n_0}));
  CARRY4 tmp_110_fu_488_p2_i_3
       (.CI(1'b0),
        .CO({tmp_110_fu_488_p2_i_3_n_0,tmp_110_fu_488_p2_i_3_n_1,tmp_110_fu_488_p2_i_3_n_2,tmp_110_fu_488_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_302[3:0]),
        .O(A[3:0]),
        .S({tmp_110_fu_488_p2_i_9_n_0,tmp_110_fu_488_p2_i_10_n_0,tmp_110_fu_488_p2_i_11_n_0,tmp_110_fu_488_p2_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_4
       (.I0(phi_mul1_reg_302[8]),
        .I1(\out_h_reg_326_reg_n_0_[8] ),
        .O(tmp_110_fu_488_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_5
       (.I0(phi_mul1_reg_302[7]),
        .I1(\out_h_reg_326_reg_n_0_[7] ),
        .O(tmp_110_fu_488_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_6
       (.I0(phi_mul1_reg_302[6]),
        .I1(\out_h_reg_326_reg_n_0_[6] ),
        .O(tmp_110_fu_488_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_7
       (.I0(phi_mul1_reg_302[5]),
        .I1(\out_h_reg_326_reg_n_0_[5] ),
        .O(tmp_110_fu_488_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_8
       (.I0(phi_mul1_reg_302[4]),
        .I1(\out_h_reg_326_reg_n_0_[4] ),
        .O(tmp_110_fu_488_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_110_fu_488_p2_i_9
       (.I0(phi_mul1_reg_302[3]),
        .I1(\out_h_reg_326_reg_n_0_[3] ),
        .O(tmp_110_fu_488_p2_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_114_reg_1185[3]_i_2 
       (.I0(\in_d_reg_348_reg_n_0_[3] ),
        .I1(phi_mul4_reg_314[3]),
        .O(\tmp_114_reg_1185[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_114_reg_1185[3]_i_3 
       (.I0(\in_d_reg_348_reg_n_0_[2] ),
        .O(\tmp_114_reg_1185[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_114_reg_1185[3]_i_4 
       (.I0(\in_d_reg_348_reg_n_0_[1] ),
        .O(\tmp_114_reg_1185[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_114_reg_1185[3]_i_5 
       (.I0(\in_d_reg_348_reg_n_0_[0] ),
        .O(\tmp_114_reg_1185[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_114_reg_1185[7]_i_2 
       (.I0(\in_d_reg_348_reg_n_0_[7] ),
        .I1(phi_mul4_reg_314[7]),
        .O(\tmp_114_reg_1185[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_114_reg_1185[7]_i_3 
       (.I0(\in_d_reg_348_reg_n_0_[6] ),
        .I1(phi_mul4_reg_314[6]),
        .O(\tmp_114_reg_1185[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_114_reg_1185[7]_i_4 
       (.I0(\in_d_reg_348_reg_n_0_[5] ),
        .I1(phi_mul4_reg_314[5]),
        .O(\tmp_114_reg_1185[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_114_reg_1185[7]_i_5 
       (.I0(\in_d_reg_348_reg_n_0_[4] ),
        .I1(phi_mul4_reg_314[4]),
        .O(\tmp_114_reg_1185[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_114_reg_1185[9]_i_2 
       (.I0(\in_d_reg_348_reg_n_0_[9] ),
        .I1(phi_mul4_reg_314[9]),
        .O(\tmp_114_reg_1185[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_114_reg_1185[9]_i_3 
       (.I0(\in_d_reg_348_reg_n_0_[8] ),
        .I1(phi_mul4_reg_314[8]),
        .O(\tmp_114_reg_1185[9]_i_3_n_0 ));
  FDRE \tmp_114_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[0]),
        .Q(tmp_24_fu_563_p2[3]),
        .R(1'b0));
  FDRE \tmp_114_reg_1185_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[1]),
        .Q(tmp_24_fu_563_p2[4]),
        .R(1'b0));
  FDRE \tmp_114_reg_1185_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[2]),
        .Q(tmp_24_fu_563_p2[5]),
        .R(1'b0));
  FDRE \tmp_114_reg_1185_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[3]),
        .Q(tmp_24_fu_563_p2[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_114_reg_1185_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_114_reg_1185_reg[3]_i_1_n_0 ,\tmp_114_reg_1185_reg[3]_i_1_n_1 ,\tmp_114_reg_1185_reg[3]_i_1_n_2 ,\tmp_114_reg_1185_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\in_d_reg_348_reg_n_0_[3] ,\in_d_reg_348_reg_n_0_[2] ,\in_d_reg_348_reg_n_0_[1] ,\in_d_reg_348_reg_n_0_[0] }),
        .O(tmp_114_fu_538_p2[3:0]),
        .S({\tmp_114_reg_1185[3]_i_2_n_0 ,\tmp_114_reg_1185[3]_i_3_n_0 ,\tmp_114_reg_1185[3]_i_4_n_0 ,\tmp_114_reg_1185[3]_i_5_n_0 }));
  FDRE \tmp_114_reg_1185_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[4]),
        .Q(tmp_24_fu_563_p2[7]),
        .R(1'b0));
  FDRE \tmp_114_reg_1185_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[5]),
        .Q(tmp_24_fu_563_p2[8]),
        .R(1'b0));
  FDRE \tmp_114_reg_1185_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[6]),
        .Q(tmp_24_fu_563_p2[9]),
        .R(1'b0));
  FDRE \tmp_114_reg_1185_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[7]),
        .Q(\tmp_114_reg_1185_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_114_reg_1185_reg[7]_i_1 
       (.CI(\tmp_114_reg_1185_reg[3]_i_1_n_0 ),
        .CO({\tmp_114_reg_1185_reg[7]_i_1_n_0 ,\tmp_114_reg_1185_reg[7]_i_1_n_1 ,\tmp_114_reg_1185_reg[7]_i_1_n_2 ,\tmp_114_reg_1185_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\in_d_reg_348_reg_n_0_[7] ,\in_d_reg_348_reg_n_0_[6] ,\in_d_reg_348_reg_n_0_[5] ,\in_d_reg_348_reg_n_0_[4] }),
        .O(tmp_114_fu_538_p2[7:4]),
        .S({\tmp_114_reg_1185[7]_i_2_n_0 ,\tmp_114_reg_1185[7]_i_3_n_0 ,\tmp_114_reg_1185[7]_i_4_n_0 ,\tmp_114_reg_1185[7]_i_5_n_0 }));
  FDRE \tmp_114_reg_1185_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[8]),
        .Q(\tmp_114_reg_1185_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_114_reg_1185_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[7]_i_1__1_n_0 ),
        .D(tmp_114_fu_538_p2[9]),
        .Q(\tmp_114_reg_1185_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_114_reg_1185_reg[9]_i_1 
       (.CI(\tmp_114_reg_1185_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_114_reg_1185_reg[9]_i_1_CO_UNCONNECTED [3:1],\tmp_114_reg_1185_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\in_d_reg_348_reg_n_0_[8] }),
        .O({\NLW_tmp_114_reg_1185_reg[9]_i_1_O_UNCONNECTED [3:2],tmp_114_fu_538_p2[9:8]}),
        .S({1'b0,1'b0,\tmp_114_reg_1185[9]_i_2_n_0 ,\tmp_114_reg_1185[9]_i_3_n_0 }));
  FDRE \tmp_115_reg_1215_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_24_fu_563_p2[3]),
        .Q(tmp_115_reg_1215[0]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_24_fu_563_p2[4]),
        .Q(tmp_115_reg_1215[1]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[2]),
        .Q(tmp_115_reg_1215[2]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[3]),
        .Q(tmp_115_reg_1215[3]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[4]),
        .Q(tmp_115_reg_1215[4]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[5]),
        .Q(tmp_115_reg_1215[5]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[6]),
        .Q(tmp_115_reg_1215[6]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[7]),
        .Q(tmp_115_reg_1215[7]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[8]),
        .Q(tmp_115_reg_1215[8]),
        .R(1'b0));
  FDRE \tmp_115_reg_1215_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_118_fu_582_p1[9]),
        .Q(tmp_115_reg_1215[9]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_15),
        .Q(tmp_120_reg_1281[0]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_5),
        .Q(tmp_120_reg_1281[10]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_4),
        .Q(tmp_120_reg_1281[11]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_3),
        .Q(tmp_120_reg_1281[12]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_2),
        .Q(tmp_120_reg_1281[13]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_1),
        .Q(tmp_120_reg_1281[14]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_0),
        .Q(tmp_120_reg_1281[15]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_14),
        .Q(tmp_120_reg_1281[1]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_13),
        .Q(tmp_120_reg_1281[2]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_12),
        .Q(tmp_120_reg_1281[3]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_11),
        .Q(tmp_120_reg_1281[4]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_10),
        .Q(tmp_120_reg_1281[5]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_9),
        .Q(tmp_120_reg_1281[6]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_8),
        .Q(tmp_120_reg_1281[7]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_7),
        .Q(tmp_120_reg_1281[8]),
        .R(1'b0));
  FDRE \tmp_120_reg_1281_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_6),
        .Q(tmp_120_reg_1281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_1_cast_reg_1158[1]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .O(\tmp_127_0_1_cast_reg_1158[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_127_0_1_cast_reg_1158[2]_i_1 
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[0]),
        .I2(out_w_reg_337[2]),
        .O(\tmp_127_0_1_cast_reg_1158[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_127_0_1_cast_reg_1158[3]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[2]),
        .I3(out_w_reg_337[3]),
        .O(\tmp_127_0_1_cast_reg_1158[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_127_0_1_cast_reg_1158[4]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[4]),
        .O(\tmp_127_0_1_cast_reg_1158[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_127_0_1_cast_reg_1158[5]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[5]),
        .O(\tmp_127_0_1_cast_reg_1158[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_1_cast_reg_1158[6]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_1_cast_reg_1158[6]_i_2_n_0 ),
        .I2(out_w_reg_337[6]),
        .O(\tmp_127_0_1_cast_reg_1158[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tmp_127_0_1_cast_reg_1158[6]_i_2 
       (.I0(out_w_reg_337[4]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[5]),
        .O(\tmp_127_0_1_cast_reg_1158[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_1_cast_reg_1158[7]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ),
        .I2(out_w_reg_337[7]),
        .O(\tmp_127_0_1_cast_reg_1158[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \tmp_127_0_1_cast_reg_1158[8]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ),
        .I2(out_w_reg_337[7]),
        .I3(out_w_reg_337[8]),
        .O(\tmp_127_0_1_cast_reg_1158[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \tmp_127_0_1_cast_reg_1158[9]_i_1 
       (.I0(out_w_reg_337[0]),
        .I1(out_w_reg_337[7]),
        .I2(\tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ),
        .I3(out_w_reg_337[8]),
        .I4(out_w_reg_337[9]),
        .O(\tmp_127_0_1_cast_reg_1158[9]_i_1_n_0 ));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(out_w_3_fu_474_p2[0]),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[1]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[2]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[3]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[4]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[5]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[6]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[7]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[8]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_1_cast_reg_1158_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(\tmp_127_0_1_cast_reg_1158[9]_i_1_n_0 ),
        .Q(tmp_127_0_1_cast_reg_1158_reg__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_127_0_2_cast_reg_1165[1]_i_1 
       (.I0(out_w_reg_337[1]),
        .O(C[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_127_0_2_cast_reg_1165[2]_i_1 
       (.I0(out_w_reg_337[1]),
        .I1(out_w_reg_337[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_127_0_2_cast_reg_1165[3]_i_1 
       (.I0(out_w_reg_337[2]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[3]),
        .O(C[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_127_0_2_cast_reg_1165[4]_i_1 
       (.I0(out_w_reg_337[3]),
        .I1(out_w_reg_337[1]),
        .I2(out_w_reg_337[2]),
        .I3(out_w_reg_337[4]),
        .O(C[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_127_0_2_cast_reg_1165[5]_i_1 
       (.I0(out_w_reg_337[4]),
        .I1(out_w_reg_337[2]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[3]),
        .I4(out_w_reg_337[5]),
        .O(C[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_127_0_2_cast_reg_1165[6]_i_1 
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[6]),
        .O(C[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_127_0_2_cast_reg_1165[7]_i_1 
       (.I0(\tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ),
        .I1(out_w_reg_337[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_127_0_2_cast_reg_1165[8]_i_1 
       (.I0(out_w_reg_337[7]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ),
        .I2(out_w_reg_337[8]),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hDF20)) 
    \tmp_127_0_2_cast_reg_1165[9]_i_1 
       (.I0(out_w_reg_337[8]),
        .I1(\tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ),
        .I2(out_w_reg_337[7]),
        .I3(out_w_reg_337[9]),
        .O(C[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tmp_127_0_2_cast_reg_1165[9]_i_2 
       (.I0(out_w_reg_337[5]),
        .I1(out_w_reg_337[3]),
        .I2(out_w_reg_337[1]),
        .I3(out_w_reg_337[2]),
        .I4(out_w_reg_337[4]),
        .I5(out_w_reg_337[6]),
        .O(\tmp_127_0_2_cast_reg_1165[9]_i_2_n_0 ));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[1]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[2]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[3]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[4]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[5]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[6]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[7]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[8]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_127_0_2_cast_reg_1165_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_469_p2),
        .D(C[9]),
        .Q(tmp_127_0_2_cast_reg_1165_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_1_reg_1316_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_1_reg_1316_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_1_reg_1316_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_127_0_1_cast_reg_1158[9]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[8]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[7]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[6]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[5]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[4]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[3]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[2]_i_1_n_0 ,\tmp_127_0_1_cast_reg_1158[1]_i_1_n_0 ,out_w_3_fu_474_p2[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_1_reg_1316_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_1_reg_1316_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(exitcond3_fu_469_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_1_reg_1316_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_1_reg_1316_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_1_reg_1316_reg_P_UNCONNECTED[47:10],tmp_128_2_1_reg_1316_reg_n_96,tmp_128_2_1_reg_1316_reg_n_97,tmp_128_2_1_reg_1316_reg_n_98,tmp_128_2_1_reg_1316_reg_n_99,tmp_128_2_1_reg_1316_reg_n_100,tmp_128_2_1_reg_1316_reg_n_101,tmp_128_2_1_reg_1316_reg_n_102,tmp_128_2_1_reg_1316_reg_n_103,tmp_128_2_1_reg_1316_reg_n_104,tmp_128_2_1_reg_1316_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_1_reg_1316_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_1_reg_1316_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_1_reg_1316_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_1_reg_1316_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_2_reg_1321_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_2_reg_1321_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_2_reg_1321_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,out_w_reg_337[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_2_reg_1321_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_2_reg_1321_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(exitcond3_fu_469_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_2_reg_1321_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_2_reg_1321_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_2_reg_1321_reg_P_UNCONNECTED[47:10],tmp_128_2_2_reg_1321_reg_n_96,tmp_128_2_2_reg_1321_reg_n_97,tmp_128_2_2_reg_1321_reg_n_98,tmp_128_2_2_reg_1321_reg_n_99,tmp_128_2_2_reg_1321_reg_n_100,tmp_128_2_2_reg_1321_reg_n_101,tmp_128_2_2_reg_1321_reg_n_102,tmp_128_2_2_reg_1321_reg_n_103,tmp_128_2_2_reg_1321_reg_n_104,tmp_128_2_2_reg_1321_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_2_reg_1321_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_2_reg_1321_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_2_reg_1321_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_2_reg_1321_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_128_2_reg_1311_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_128_2_reg_1311_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_128_2_reg_1311_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_337[9:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_128_2_reg_1311_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_128_2_reg_1311_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(exitcond3_fu_469_p2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state9),
        .CEP(ap_CS_fsm_state11),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_128_2_reg_1311_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_128_2_reg_1311_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_128_2_reg_1311_reg_P_UNCONNECTED[47:10],tmp_128_2_reg_1311_reg_n_96,tmp_128_2_reg_1311_reg_n_97,tmp_128_2_reg_1311_reg_n_98,tmp_128_2_reg_1311_reg_n_99,tmp_128_2_reg_1311_reg_n_100,tmp_128_2_reg_1311_reg_n_101,tmp_128_2_reg_1311_reg_n_102,tmp_128_2_reg_1311_reg_n_103,tmp_128_2_reg_1311_reg_n_104,tmp_128_2_reg_1311_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_128_2_reg_1311_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_128_2_reg_1311_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_128_2_reg_1311_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_128_2_reg_1311_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_128_2_reg_1311_reg_i_1
       (.CI(tmp_128_2_reg_1311_reg_i_2_n_0),
        .CO({NLW_tmp_128_2_reg_1311_reg_i_1_CO_UNCONNECTED[3:1],tmp_128_2_reg_1311_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_128_2_reg_1311_reg_i_1_O_UNCONNECTED[3:2],B[9:8]}),
        .S({1'b0,1'b0,tmp4_reg_1191[9:8]}));
  CARRY4 tmp_128_2_reg_1311_reg_i_2
       (.CI(tmp_128_2_reg_1311_reg_i_3_n_0),
        .CO({tmp_128_2_reg_1311_reg_i_2_n_0,tmp_128_2_reg_1311_reg_i_2_n_1,tmp_128_2_reg_1311_reg_i_2_n_2,tmp_128_2_reg_1311_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[7:4]),
        .S(tmp4_reg_1191[7:4]));
  CARRY4 tmp_128_2_reg_1311_reg_i_3
       (.CI(1'b0),
        .CO({tmp_128_2_reg_1311_reg_i_3_n_0,tmp_128_2_reg_1311_reg_i_3_n_1,tmp_128_2_reg_1311_reg_i_3_n_2,tmp_128_2_reg_1311_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp4_reg_1191[1],1'b0}),
        .O(B[3:0]),
        .S({tmp4_reg_1191[3:2],tmp_128_2_reg_1311_reg_i_4_n_0,tmp4_reg_1191[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_128_2_reg_1311_reg_i_4
       (.I0(tmp4_reg_1191[1]),
        .O(tmp_128_2_reg_1311_reg_i_4_n_0));
  FDRE \tmp_137_1_1_reg_1371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_15),
        .Q(tmp_137_1_1_reg_1371[0]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_5),
        .Q(tmp_137_1_1_reg_1371[10]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_4),
        .Q(tmp_137_1_1_reg_1371[11]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_3),
        .Q(tmp_137_1_1_reg_1371[12]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_2),
        .Q(tmp_137_1_1_reg_1371[13]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_1),
        .Q(tmp_137_1_1_reg_1371[14]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_0),
        .Q(tmp_137_1_1_reg_1371[15]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_14),
        .Q(tmp_137_1_1_reg_1371[1]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_13),
        .Q(tmp_137_1_1_reg_1371[2]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_12),
        .Q(tmp_137_1_1_reg_1371[3]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_11),
        .Q(tmp_137_1_1_reg_1371[4]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_10),
        .Q(tmp_137_1_1_reg_1371[5]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_9),
        .Q(tmp_137_1_1_reg_1371[6]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_8),
        .Q(tmp_137_1_1_reg_1371[7]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_7),
        .Q(tmp_137_1_1_reg_1371[8]),
        .R(1'b0));
  FDRE \tmp_137_1_1_reg_1371_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_6),
        .Q(tmp_137_1_1_reg_1371[9]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[0]),
        .Q(tmp_137_1_2_reg_1376[0]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[10]),
        .Q(tmp_137_1_2_reg_1376[10]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[11]),
        .Q(tmp_137_1_2_reg_1376[11]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[12]),
        .Q(tmp_137_1_2_reg_1376[12]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[13]),
        .Q(tmp_137_1_2_reg_1376[13]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[14]),
        .Q(tmp_137_1_2_reg_1376[14]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[15]),
        .Q(tmp_137_1_2_reg_1376[15]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[1]),
        .Q(tmp_137_1_2_reg_1376[1]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[2]),
        .Q(tmp_137_1_2_reg_1376[2]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[3]),
        .Q(tmp_137_1_2_reg_1376[3]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[4]),
        .Q(tmp_137_1_2_reg_1376[4]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[5]),
        .Q(tmp_137_1_2_reg_1376[5]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[6]),
        .Q(tmp_137_1_2_reg_1376[6]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[7]),
        .Q(tmp_137_1_2_reg_1376[7]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[8]),
        .Q(tmp_137_1_2_reg_1376[8]),
        .R(1'b0));
  FDRE \tmp_137_1_2_reg_1376_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in[9]),
        .Q(tmp_137_1_2_reg_1376[9]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[0]),
        .Q(tmp_137_2_1_reg_1396[0]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[10]),
        .Q(tmp_137_2_1_reg_1396[10]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[11]),
        .Q(tmp_137_2_1_reg_1396[11]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[12]),
        .Q(tmp_137_2_1_reg_1396[12]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[13]),
        .Q(tmp_137_2_1_reg_1396[13]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[14]),
        .Q(tmp_137_2_1_reg_1396[14]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[15]),
        .Q(tmp_137_2_1_reg_1396[15]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[1]),
        .Q(tmp_137_2_1_reg_1396[1]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[2]),
        .Q(tmp_137_2_1_reg_1396[2]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[3]),
        .Q(tmp_137_2_1_reg_1396[3]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[4]),
        .Q(tmp_137_2_1_reg_1396[4]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[5]),
        .Q(tmp_137_2_1_reg_1396[5]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[6]),
        .Q(tmp_137_2_1_reg_1396[6]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[7]),
        .Q(tmp_137_2_1_reg_1396[7]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[8]),
        .Q(tmp_137_2_1_reg_1396[8]),
        .R(1'b0));
  FDRE \tmp_137_2_1_reg_1396_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[9]),
        .Q(tmp_137_2_1_reg_1396[9]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_15),
        .Q(tmp_137_2_reg_1391[0]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_5),
        .Q(tmp_137_2_reg_1391[10]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_4),
        .Q(tmp_137_2_reg_1391[11]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_3),
        .Q(tmp_137_2_reg_1391[12]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_2),
        .Q(tmp_137_2_reg_1391[13]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_1),
        .Q(tmp_137_2_reg_1391[14]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_0),
        .Q(tmp_137_2_reg_1391[15]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_14),
        .Q(tmp_137_2_reg_1391[1]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_13),
        .Q(tmp_137_2_reg_1391[2]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_12),
        .Q(tmp_137_2_reg_1391[3]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_11),
        .Q(tmp_137_2_reg_1391[4]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_10),
        .Q(tmp_137_2_reg_1391[5]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_9),
        .Q(tmp_137_2_reg_1391[6]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_8),
        .Q(tmp_137_2_reg_1391[7]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_7),
        .Q(tmp_137_2_reg_1391[8]),
        .R(1'b0));
  FDRE \tmp_137_2_reg_1391_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(network_mul_mul_16s_14s_30_1_1_U78_n_6),
        .Q(tmp_137_2_reg_1391[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_11 
       (.I0(tmp_137_2_reg_1391[6]),
        .I1(tmp9_reg_1401[6]),
        .I2(tmp1_reg_1386[6]),
        .O(\tmp_138_2_2_reg_1411[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_12 
       (.I0(tmp_137_2_reg_1391[5]),
        .I1(tmp9_reg_1401[5]),
        .I2(tmp1_reg_1386[5]),
        .O(\tmp_138_2_2_reg_1411[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_13 
       (.I0(tmp_137_2_reg_1391[4]),
        .I1(tmp9_reg_1401[4]),
        .I2(tmp1_reg_1386[4]),
        .O(\tmp_138_2_2_reg_1411[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_14 
       (.I0(tmp_137_2_reg_1391[3]),
        .I1(tmp9_reg_1401[3]),
        .I2(tmp1_reg_1386[3]),
        .O(\tmp_138_2_2_reg_1411[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_15 
       (.I0(tmp_137_2_reg_1391[7]),
        .I1(tmp9_reg_1401[7]),
        .I2(tmp1_reg_1386[7]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_11_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_16 
       (.I0(tmp_137_2_reg_1391[6]),
        .I1(tmp9_reg_1401[6]),
        .I2(tmp1_reg_1386[6]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_12_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_17 
       (.I0(tmp_137_2_reg_1391[5]),
        .I1(tmp9_reg_1401[5]),
        .I2(tmp1_reg_1386[5]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_13_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_18 
       (.I0(tmp_137_2_reg_1391[4]),
        .I1(tmp9_reg_1401[4]),
        .I2(tmp1_reg_1386[4]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_14_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[10]),
        .I2(tmp_137_2_2_reg_1406[10]),
        .O(\tmp_138_2_2_reg_1411[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[9]),
        .I2(tmp_137_2_2_reg_1406[9]),
        .O(\tmp_138_2_2_reg_1411[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[8]),
        .I2(tmp_137_2_2_reg_1406[8]),
        .O(\tmp_138_2_2_reg_1411[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[11]_i_5 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[7]),
        .I2(tmp_137_2_2_reg_1406[7]),
        .O(\tmp_138_2_2_reg_1411[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_6 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[11]),
        .I2(tmp_137_2_2_reg_1406[11]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_2_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[10]),
        .I2(tmp_137_2_2_reg_1406[10]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[9]),
        .I2(tmp_137_2_2_reg_1406[9]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[11]_i_9 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[8]),
        .I2(tmp_137_2_2_reg_1406[8]),
        .I3(\tmp_138_2_2_reg_1411[11]_i_5_n_0 ),
        .O(\tmp_138_2_2_reg_1411[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_11 
       (.I0(tmp_137_2_reg_1391[13]),
        .I1(tmp9_reg_1401[13]),
        .I2(tmp1_reg_1386[13]),
        .O(\tmp_138_2_2_reg_1411[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_12 
       (.I0(tmp_137_2_reg_1391[12]),
        .I1(tmp9_reg_1401[12]),
        .I2(tmp1_reg_1386[12]),
        .O(\tmp_138_2_2_reg_1411[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_13 
       (.I0(tmp_137_2_reg_1391[11]),
        .I1(tmp9_reg_1401[11]),
        .I2(tmp1_reg_1386[11]),
        .O(\tmp_138_2_2_reg_1411[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_138_2_2_reg_1411[15]_i_14 
       (.I0(tmp1_reg_1386[14]),
        .I1(tmp9_reg_1401[14]),
        .I2(tmp_137_2_reg_1391[14]),
        .I3(tmp9_reg_1401[15]),
        .I4(tmp_137_2_reg_1391[15]),
        .I5(tmp1_reg_1386[15]),
        .O(\tmp_138_2_2_reg_1411[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_15 
       (.I0(\tmp_138_2_2_reg_1411[15]_i_11_n_0 ),
        .I1(tmp9_reg_1401[14]),
        .I2(tmp_137_2_reg_1391[14]),
        .I3(tmp1_reg_1386[14]),
        .O(\tmp_138_2_2_reg_1411[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_16 
       (.I0(tmp_137_2_reg_1391[13]),
        .I1(tmp9_reg_1401[13]),
        .I2(tmp1_reg_1386[13]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_12_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_17 
       (.I0(tmp_137_2_reg_1391[12]),
        .I1(tmp9_reg_1401[12]),
        .I2(tmp1_reg_1386[12]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_13_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_18 
       (.I0(tmp_137_2_reg_1391[10]),
        .I1(tmp9_reg_1401[10]),
        .I2(tmp1_reg_1386[10]),
        .O(\tmp_138_2_2_reg_1411[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_19 
       (.I0(tmp_137_2_reg_1391[9]),
        .I1(tmp9_reg_1401[9]),
        .I2(tmp1_reg_1386[9]),
        .O(\tmp_138_2_2_reg_1411[15]_i_19_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ),
        .I1(tmp_137_2_1_reg_1396[13]),
        .I2(tmp_137_2_2_reg_1406[13]),
        .O(\tmp_138_2_2_reg_1411[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_20 
       (.I0(tmp_137_2_reg_1391[8]),
        .I1(tmp9_reg_1401[8]),
        .I2(tmp1_reg_1386[8]),
        .O(\tmp_138_2_2_reg_1411[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_21 
       (.I0(tmp_137_2_reg_1391[7]),
        .I1(tmp9_reg_1401[7]),
        .I2(tmp1_reg_1386[7]),
        .O(\tmp_138_2_2_reg_1411[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_22 
       (.I0(tmp_137_2_reg_1391[11]),
        .I1(tmp9_reg_1401[11]),
        .I2(tmp1_reg_1386[11]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_18_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_23 
       (.I0(tmp_137_2_reg_1391[10]),
        .I1(tmp9_reg_1401[10]),
        .I2(tmp1_reg_1386[10]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_19_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_24 
       (.I0(tmp_137_2_reg_1391[9]),
        .I1(tmp9_reg_1401[9]),
        .I2(tmp1_reg_1386[9]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_20_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_25 
       (.I0(tmp_137_2_reg_1391[8]),
        .I1(tmp9_reg_1401[8]),
        .I2(tmp1_reg_1386[8]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_21_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 ),
        .I1(tmp_137_2_1_reg_1396[12]),
        .I2(tmp_137_2_2_reg_1406[12]),
        .O(\tmp_138_2_2_reg_1411[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[15]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[11]),
        .I2(tmp_137_2_2_reg_1406[11]),
        .O(\tmp_138_2_2_reg_1411[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_138_2_2_reg_1411[15]_i_5 
       (.I0(tmp_137_2_2_reg_1406[14]),
        .I1(tmp_137_2_1_reg_1396[14]),
        .I2(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ),
        .I3(tmp_137_2_1_reg_1396[15]),
        .I4(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_4 ),
        .I5(tmp_137_2_2_reg_1406[15]),
        .O(\tmp_138_2_2_reg_1411[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_6 
       (.I0(\tmp_138_2_2_reg_1411[15]_i_2_n_0 ),
        .I1(tmp_137_2_1_reg_1396[14]),
        .I2(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ),
        .I3(tmp_137_2_2_reg_1406[14]),
        .O(\tmp_138_2_2_reg_1411[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ),
        .I1(tmp_137_2_1_reg_1396[13]),
        .I2(tmp_137_2_2_reg_1406[13]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[15]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 ),
        .I1(tmp_137_2_1_reg_1396[12]),
        .I2(tmp_137_2_2_reg_1406[12]),
        .I3(\tmp_138_2_2_reg_1411[15]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[3]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[2]),
        .I2(tmp_137_2_2_reg_1406[2]),
        .O(\tmp_138_2_2_reg_1411[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[3]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[1]),
        .I2(tmp_137_2_2_reg_1406[1]),
        .O(\tmp_138_2_2_reg_1411[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[3]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[0]),
        .I2(tmp_137_2_2_reg_1406[0]),
        .O(\tmp_138_2_2_reg_1411[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[3]_i_5 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[3]),
        .I2(tmp_137_2_2_reg_1406[3]),
        .I3(\tmp_138_2_2_reg_1411[3]_i_2_n_0 ),
        .O(\tmp_138_2_2_reg_1411[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[3]_i_6 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[2]),
        .I2(tmp_137_2_2_reg_1406[2]),
        .I3(\tmp_138_2_2_reg_1411[3]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[3]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[1]),
        .I2(tmp_137_2_2_reg_1406[1]),
        .I3(\tmp_138_2_2_reg_1411[3]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_138_2_2_reg_1411[3]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[0]),
        .I2(tmp_137_2_2_reg_1406[0]),
        .O(\tmp_138_2_2_reg_1411[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_11 
       (.I0(tmp_137_2_reg_1391[2]),
        .I1(tmp9_reg_1401[2]),
        .I2(tmp1_reg_1386[2]),
        .O(\tmp_138_2_2_reg_1411[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_12 
       (.I0(tmp_137_2_reg_1391[1]),
        .I1(tmp9_reg_1401[1]),
        .I2(tmp1_reg_1386[1]),
        .O(\tmp_138_2_2_reg_1411[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_13 
       (.I0(tmp_137_2_reg_1391[0]),
        .I1(tmp9_reg_1401[0]),
        .I2(tmp1_reg_1386[0]),
        .O(\tmp_138_2_2_reg_1411[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_14 
       (.I0(tmp_137_2_reg_1391[3]),
        .I1(tmp9_reg_1401[3]),
        .I2(tmp1_reg_1386[3]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_11_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_15 
       (.I0(tmp_137_2_reg_1391[2]),
        .I1(tmp9_reg_1401[2]),
        .I2(tmp1_reg_1386[2]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_12_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_16 
       (.I0(tmp_137_2_reg_1391[1]),
        .I1(tmp9_reg_1401[1]),
        .I2(tmp1_reg_1386[1]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_13_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_138_2_2_reg_1411[7]_i_17 
       (.I0(tmp_137_2_reg_1391[0]),
        .I1(tmp9_reg_1401[0]),
        .I2(tmp1_reg_1386[0]),
        .O(\tmp_138_2_2_reg_1411[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_2 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[6]),
        .I2(tmp_137_2_2_reg_1406[6]),
        .O(\tmp_138_2_2_reg_1411[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_3 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[5]),
        .I2(tmp_137_2_2_reg_1406[5]),
        .O(\tmp_138_2_2_reg_1411[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_4 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[4]),
        .I2(tmp_137_2_2_reg_1406[4]),
        .O(\tmp_138_2_2_reg_1411[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_138_2_2_reg_1411[7]_i_5 
       (.I0(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[3]),
        .I2(tmp_137_2_2_reg_1406[3]),
        .O(\tmp_138_2_2_reg_1411[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_6 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ),
        .I1(tmp_137_2_1_reg_1396[7]),
        .I2(tmp_137_2_2_reg_1406[7]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_2_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_7 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ),
        .I1(tmp_137_2_1_reg_1396[6]),
        .I2(tmp_137_2_2_reg_1406[6]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_3_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_8 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ),
        .I1(tmp_137_2_1_reg_1396[5]),
        .I2(tmp_137_2_2_reg_1406[5]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_4_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_138_2_2_reg_1411[7]_i_9 
       (.I0(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 ),
        .I1(tmp_137_2_1_reg_1396[4]),
        .I2(tmp_137_2_2_reg_1406[4]),
        .I3(\tmp_138_2_2_reg_1411[7]_i_5_n_0 ),
        .O(\tmp_138_2_2_reg_1411[7]_i_9_n_0 ));
  FDRE \tmp_138_2_2_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[0]),
        .Q(tmp_138_2_2_reg_1411[0]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[10]),
        .Q(tmp_138_2_2_reg_1411[10]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[11]),
        .Q(tmp_138_2_2_reg_1411[11]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[11]_i_1 
       (.CI(\tmp_138_2_2_reg_1411_reg[7]_i_1_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[11]_i_1_n_0 ,\tmp_138_2_2_reg_1411_reg[11]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[11]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[11]_i_2_n_0 ,\tmp_138_2_2_reg_1411[11]_i_3_n_0 ,\tmp_138_2_2_reg_1411[11]_i_4_n_0 ,\tmp_138_2_2_reg_1411[11]_i_5_n_0 }),
        .O(tmp_138_2_2_fu_933_p2[11:8]),
        .S({\tmp_138_2_2_reg_1411[11]_i_6_n_0 ,\tmp_138_2_2_reg_1411[11]_i_7_n_0 ,\tmp_138_2_2_reg_1411[11]_i_8_n_0 ,\tmp_138_2_2_reg_1411[11]_i_9_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[11]_i_10 
       (.CI(\tmp_138_2_2_reg_1411_reg[7]_i_10_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[11]_i_10_n_0 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_1 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_2 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[11]_i_11_n_0 ,\tmp_138_2_2_reg_1411[11]_i_12_n_0 ,\tmp_138_2_2_reg_1411[11]_i_13_n_0 ,\tmp_138_2_2_reg_1411[11]_i_14_n_0 }),
        .O({\tmp_138_2_2_reg_1411_reg[11]_i_10_n_4 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_5 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_6 ,\tmp_138_2_2_reg_1411_reg[11]_i_10_n_7 }),
        .S({\tmp_138_2_2_reg_1411[11]_i_15_n_0 ,\tmp_138_2_2_reg_1411[11]_i_16_n_0 ,\tmp_138_2_2_reg_1411[11]_i_17_n_0 ,\tmp_138_2_2_reg_1411[11]_i_18_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[12]),
        .Q(tmp_138_2_2_reg_1411[12]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[13]),
        .Q(tmp_138_2_2_reg_1411[13]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[14]),
        .Q(tmp_138_2_2_reg_1411[14]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[15]),
        .Q(tmp_138_2_2_reg_1411[15]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[15]_i_1 
       (.CI(\tmp_138_2_2_reg_1411_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_138_2_2_reg_1411_reg[15]_i_1_CO_UNCONNECTED [3],\tmp_138_2_2_reg_1411_reg[15]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[15]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_138_2_2_reg_1411[15]_i_2_n_0 ,\tmp_138_2_2_reg_1411[15]_i_3_n_0 ,\tmp_138_2_2_reg_1411[15]_i_4_n_0 }),
        .O(tmp_138_2_2_fu_933_p2[15:12]),
        .S({\tmp_138_2_2_reg_1411[15]_i_5_n_0 ,\tmp_138_2_2_reg_1411[15]_i_6_n_0 ,\tmp_138_2_2_reg_1411[15]_i_7_n_0 ,\tmp_138_2_2_reg_1411[15]_i_8_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[15]_i_10 
       (.CI(\tmp_138_2_2_reg_1411_reg[11]_i_10_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[15]_i_10_n_0 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_1 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_2 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[15]_i_18_n_0 ,\tmp_138_2_2_reg_1411[15]_i_19_n_0 ,\tmp_138_2_2_reg_1411[15]_i_20_n_0 ,\tmp_138_2_2_reg_1411[15]_i_21_n_0 }),
        .O({\tmp_138_2_2_reg_1411_reg[15]_i_10_n_4 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_5 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_6 ,\tmp_138_2_2_reg_1411_reg[15]_i_10_n_7 }),
        .S({\tmp_138_2_2_reg_1411[15]_i_22_n_0 ,\tmp_138_2_2_reg_1411[15]_i_23_n_0 ,\tmp_138_2_2_reg_1411[15]_i_24_n_0 ,\tmp_138_2_2_reg_1411[15]_i_25_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[15]_i_9 
       (.CI(\tmp_138_2_2_reg_1411_reg[15]_i_10_n_0 ),
        .CO({\NLW_tmp_138_2_2_reg_1411_reg[15]_i_9_CO_UNCONNECTED [3],\tmp_138_2_2_reg_1411_reg[15]_i_9_n_1 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_2 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_138_2_2_reg_1411[15]_i_11_n_0 ,\tmp_138_2_2_reg_1411[15]_i_12_n_0 ,\tmp_138_2_2_reg_1411[15]_i_13_n_0 }),
        .O({\tmp_138_2_2_reg_1411_reg[15]_i_9_n_4 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_5 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_6 ,\tmp_138_2_2_reg_1411_reg[15]_i_9_n_7 }),
        .S({\tmp_138_2_2_reg_1411[15]_i_14_n_0 ,\tmp_138_2_2_reg_1411[15]_i_15_n_0 ,\tmp_138_2_2_reg_1411[15]_i_16_n_0 ,\tmp_138_2_2_reg_1411[15]_i_17_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[1]),
        .Q(tmp_138_2_2_reg_1411[1]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[2]),
        .Q(tmp_138_2_2_reg_1411[2]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[3]),
        .Q(tmp_138_2_2_reg_1411[3]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_138_2_2_reg_1411_reg[3]_i_1_n_0 ,\tmp_138_2_2_reg_1411_reg[3]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[3]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[3]_i_2_n_0 ,\tmp_138_2_2_reg_1411[3]_i_3_n_0 ,\tmp_138_2_2_reg_1411[3]_i_4_n_0 ,1'b0}),
        .O(tmp_138_2_2_fu_933_p2[3:0]),
        .S({\tmp_138_2_2_reg_1411[3]_i_5_n_0 ,\tmp_138_2_2_reg_1411[3]_i_6_n_0 ,\tmp_138_2_2_reg_1411[3]_i_7_n_0 ,\tmp_138_2_2_reg_1411[3]_i_8_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[4]),
        .Q(tmp_138_2_2_reg_1411[4]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[5]),
        .Q(tmp_138_2_2_reg_1411[5]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[6]),
        .Q(tmp_138_2_2_reg_1411[6]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[7]),
        .Q(tmp_138_2_2_reg_1411[7]),
        .R(1'b0));
  CARRY4 \tmp_138_2_2_reg_1411_reg[7]_i_1 
       (.CI(\tmp_138_2_2_reg_1411_reg[3]_i_1_n_0 ),
        .CO({\tmp_138_2_2_reg_1411_reg[7]_i_1_n_0 ,\tmp_138_2_2_reg_1411_reg[7]_i_1_n_1 ,\tmp_138_2_2_reg_1411_reg[7]_i_1_n_2 ,\tmp_138_2_2_reg_1411_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[7]_i_2_n_0 ,\tmp_138_2_2_reg_1411[7]_i_3_n_0 ,\tmp_138_2_2_reg_1411[7]_i_4_n_0 ,\tmp_138_2_2_reg_1411[7]_i_5_n_0 }),
        .O(tmp_138_2_2_fu_933_p2[7:4]),
        .S({\tmp_138_2_2_reg_1411[7]_i_6_n_0 ,\tmp_138_2_2_reg_1411[7]_i_7_n_0 ,\tmp_138_2_2_reg_1411[7]_i_8_n_0 ,\tmp_138_2_2_reg_1411[7]_i_9_n_0 }));
  CARRY4 \tmp_138_2_2_reg_1411_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\tmp_138_2_2_reg_1411_reg[7]_i_10_n_0 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_1 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_2 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_138_2_2_reg_1411[7]_i_11_n_0 ,\tmp_138_2_2_reg_1411[7]_i_12_n_0 ,\tmp_138_2_2_reg_1411[7]_i_13_n_0 ,1'b0}),
        .O({\tmp_138_2_2_reg_1411_reg[7]_i_10_n_4 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_5 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_6 ,\tmp_138_2_2_reg_1411_reg[7]_i_10_n_7 }),
        .S({\tmp_138_2_2_reg_1411[7]_i_14_n_0 ,\tmp_138_2_2_reg_1411[7]_i_15_n_0 ,\tmp_138_2_2_reg_1411[7]_i_16_n_0 ,\tmp_138_2_2_reg_1411[7]_i_17_n_0 }));
  FDRE \tmp_138_2_2_reg_1411_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[8]),
        .Q(tmp_138_2_2_reg_1411[8]),
        .R(1'b0));
  FDRE \tmp_138_2_2_reg_1411_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_138_2_2_fu_933_p2[9]),
        .Q(tmp_138_2_2_reg_1411[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_3_Conv2D_2_b" *) 
module design_1_network_0_0_conv2d_fix16_3_Conv2D_2_b
   (D,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]D;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [10:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;

  design_1_network_0_0_conv2d_fix16_3_Conv2D_2_b_rom conv2d_fix16_3_Conv2D_2_b_rom_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_3_Conv2D_2_b_rom" *) 
module design_1_network_0_0_conv2d_fix16_3_Conv2D_2_b_rom
   (D,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]D;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire \q0[0]_i_1_n_0 ;
  wire \q0[10]_i_1_n_0 ;
  wire \q0[1]_i_1_n_0 ;
  wire \q0[2]_i_1_n_0 ;
  wire \q0[3]_i_1_n_0 ;
  wire \q0[4]_i_1_n_0 ;
  wire \q0[5]_i_1_n_0 ;
  wire \q0[6]_i_1_n_0 ;
  wire \q0[7]_i_1_n_0 ;
  wire \q0[8]_i_1_n_0 ;
  wire \q0[9]_i_1_n_0 ;
  wire [0:0]\q0_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \q0[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h76)) 
    \q0[10]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \q0[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3FAA)) 
    \q0[3]_i_1 
       (.I0(D[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \q0[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \q0[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hC9)) 
    \q0[6]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h5E)) 
    \q0[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \q0[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB6)) 
    \q0[9]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[9]_i_1_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_3_Conv2D_2_w" *) 
module design_1_network_0_0_conv2d_fix16_3_Conv2D_2_w
   (D,
    q0,
    DOBDO,
    q2,
    Q,
    q0_reg,
    \tmp_115_reg_1215_reg[9] ,
    ap_clk);
  output [7:0]D;
  output [13:0]q0;
  output [13:0]DOBDO;
  output [13:0]q2;
  input [3:0]Q;
  input [9:0]q0_reg;
  input [9:0]\tmp_115_reg_1215_reg[9] ;
  input ap_clk;

  wire [7:0]D;
  wire [13:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire [13:0]q0;
  wire [9:0]q0_reg;
  wire [13:0]q2;
  wire [9:0]\tmp_115_reg_1215_reg[9] ;

  design_1_network_0_0_conv2d_fix16_3_Conv2D_2_w_rom conv2d_fix16_3_Conv2D_2_w_rom_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .q0(q0),
        .q0_reg_0(q0_reg),
        .q2(q2),
        .\tmp_115_reg_1215_reg[9] (\tmp_115_reg_1215_reg[9] ));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_3_Conv2D_2_w_rom" *) 
module design_1_network_0_0_conv2d_fix16_3_Conv2D_2_w_rom
   (D,
    q0,
    DOBDO,
    q2,
    Q,
    q0_reg_0,
    \tmp_115_reg_1215_reg[9] ,
    ap_clk);
  output [7:0]D;
  output [13:0]q0;
  output [13:0]DOBDO;
  output [13:0]q2;
  input [3:0]Q;
  input [9:0]q0_reg_0;
  input [9:0]\tmp_115_reg_1215_reg[9] ;
  input ap_clk;

  wire [9:0]Conv2D_2_w_address0;
  wire Conv2D_2_w_ce2;
  wire [7:0]D;
  wire [13:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce1;
  wire p_4_in;
  wire p_5_in;
  wire [13:0]q0;
  wire [9:0]q0_reg_0;
  wire q0_reg_i_13_n_3;
  wire q0_reg_i_13_n_6;
  wire q0_reg_i_13_n_7;
  wire q0_reg_i_14_n_0;
  wire q0_reg_i_14_n_1;
  wire q0_reg_i_14_n_2;
  wire q0_reg_i_14_n_3;
  wire q0_reg_i_14_n_4;
  wire q0_reg_i_14_n_5;
  wire q0_reg_i_14_n_6;
  wire q0_reg_i_14_n_7;
  wire q0_reg_i_15_n_0;
  wire q0_reg_i_15_n_1;
  wire q0_reg_i_15_n_2;
  wire q0_reg_i_15_n_3;
  wire q0_reg_i_15_n_4;
  wire q0_reg_i_15_n_5;
  wire q0_reg_i_15_n_6;
  wire q0_reg_i_15_n_7;
  wire q0_reg_i_16_n_0;
  wire q0_reg_i_17_n_0;
  wire q0_reg_i_18_n_0;
  wire q0_reg_i_19_n_0;
  wire q0_reg_i_20_n_0;
  wire q0_reg_i_21_n_0;
  wire q0_reg_i_22_n_0;
  wire q0_reg_i_23_n_0;
  wire q0_reg_i_24_n_0;
  wire q0_reg_i_25_n_0;
  wire q0_reg_i_26_n_0;
  wire q0_reg_i_28_n_0;
  wire q0_reg_i_29_n_0;
  wire q0_reg_i_30_n_0;
  wire q0_reg_i_31_n_0;
  wire [13:0]q2;
  wire q2_reg_i_10__0_n_0;
  wire q2_reg_i_11_n_0;
  wire q2_reg_i_13_n_0;
  wire q2_reg_i_14_n_0;
  wire q2_reg_i_16_n_0;
  wire q2_reg_i_2_n_3;
  wire q2_reg_i_2_n_6;
  wire q2_reg_i_2_n_7;
  wire q2_reg_i_3_n_0;
  wire q2_reg_i_3_n_1;
  wire q2_reg_i_3_n_2;
  wire q2_reg_i_3_n_3;
  wire q2_reg_i_3_n_4;
  wire q2_reg_i_3_n_5;
  wire q2_reg_i_3_n_6;
  wire q2_reg_i_3_n_7;
  wire q2_reg_i_4_n_0;
  wire q2_reg_i_4_n_1;
  wire q2_reg_i_4_n_2;
  wire q2_reg_i_4_n_3;
  wire q2_reg_i_4_n_4;
  wire q2_reg_i_4_n_5;
  wire q2_reg_i_4_n_6;
  wire q2_reg_i_4_n_7;
  wire q2_reg_i_5__2_n_0;
  wire q2_reg_i_6__1_n_0;
  wire q2_reg_i_7_n_0;
  wire q2_reg_i_8__2_n_0;
  wire q2_reg_i_9__0_n_0;
  wire \tmp_115_reg_1215[5]_i_2_n_0 ;
  wire \tmp_115_reg_1215[5]_i_3_n_0 ;
  wire \tmp_115_reg_1215[5]_i_4_n_0 ;
  wire \tmp_115_reg_1215[9]_i_2_n_0 ;
  wire \tmp_115_reg_1215[9]_i_3_n_0 ;
  wire \tmp_115_reg_1215[9]_i_4_n_0 ;
  wire \tmp_115_reg_1215[9]_i_5_n_0 ;
  wire \tmp_115_reg_1215_reg[5]_i_1_n_0 ;
  wire \tmp_115_reg_1215_reg[5]_i_1_n_1 ;
  wire \tmp_115_reg_1215_reg[5]_i_1_n_2 ;
  wire \tmp_115_reg_1215_reg[5]_i_1_n_3 ;
  wire [9:0]\tmp_115_reg_1215_reg[9] ;
  wire \tmp_115_reg_1215_reg[9]_i_1_n_1 ;
  wire \tmp_115_reg_1215_reg[9]_i_1_n_2 ;
  wire \tmp_115_reg_1215_reg[9]_i_1_n_3 ;
  wire [2:2]tmp_133_1_1_fu_683_p1;
  wire [1:1]tmp_133_2_fu_778_p1;
  wire [15:14]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:14]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_13_CO_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_13_O_UNCONNECTED;
  wire [15:14]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q2_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_q2_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_115_reg_1215_reg[9]_i_1_CO_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "14336" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3F8501FF04E73D323E2003D30AE13EAC07753CC337E906D405333F0038C03F54),
    .INIT_01(256'h06600A72341236CA3858344A06E4046E3A7136BC0B5E3A8F012004A3092D0BE3),
    .INIT_02(256'h0C08366000DF375708D8062A00073F470188026D055C363C32E63564031B0B5B),
    .INIT_03(256'h06003D9C32EC3F5738D8350E3B6C0B58085309573F04354A360E08DF0BF101A7),
    .INIT_04(256'h3D8A397B3EB6065537CC0A8F3CAC00FC3D793C5834CF00A43C9D37560A2D363D),
    .INIT_05(256'h34F634B234220C993F5E07D83BB501F03FC03A5E379201353C0A38AE39C43DF6),
    .INIT_06(256'h08ED017634C802BD0687037F057C0A8A097E33093E003D5A03C3015D06693AEF),
    .INIT_07(256'h046208E406A5018F3843036D008C39EA0BA805BB095D3E7F044807470B740B5D),
    .INIT_08(256'h359034D23C5135B0330D092904313C0B03A306723D1D385832FC3ED006D00144),
    .INIT_09(256'h33AD05BC107303D83C5909510126008C039A0463365808B90150093E3AEE02B0),
    .INIT_0A(256'h363A386D3F2D022707F607AD035B38E306863BC005A23F6D368609E03FC93D35),
    .INIT_0B(256'h3D373CFF03283E813EC7005733560AAE09033BA232D23834027404563EA73E46),
    .INIT_0C(256'h36FB39FA39C1376C060039FC39F70B02065A08923E9F3FE009F907AA38B20B10),
    .INIT_0D(256'h032B34F13A103E4437FA3B8C04313DD536F800D43CAF373B0C5D0CC90622358F),
    .INIT_0E(256'h062103D53AA002F237F43B7F0A2C3E2602C437DE3D3D0A91366E06360CF438F2),
    .INIT_0F(256'h00AE06D00202074F098702A609B605EE088303E70AC207CE3E1D0C290AD50D18),
    .INIT_10(256'h0613393008763F73022A088B06590B4301993E1503EB06E4360E350A393B3CAC),
    .INIT_11(256'h05AB3FA603AC377C34510D503E9C39120B9837573E3705FE370E0CD1096F3CAA),
    .INIT_12(256'h080603C307123C9F35900CEF3D2635733C2407C4368506723D4C049F05E90DA1),
    .INIT_13(256'h36D0346C3B88059F00A5026F01143F13007B3B64016D3BE90C3600FC020D3A7C),
    .INIT_14(256'h3FD63453062A3B173E7700410B1935AE3E650BCF0546018B09230B453D6A344A),
    .INIT_15(256'h07D03826345307C30B593E92051036520460385003D405983AC00482379736F8),
    .INIT_16(256'h0B67085B025F3BCD0CF5026C03D53F64380E065800EA061A370905B93B7809AB),
    .INIT_17(256'h06273E8D06ED014D329434D23E57040F3469074909603BEF0AC1368E02C10929),
    .INIT_18(256'h35810C703EBC02C1366F3F983D060B993F6B3CA3059038EB084F3EA23B53021F),
    .INIT_19(256'h09A43B0602D30A3602C104480BED3DBD38DB3E8A01EA0C693D8B3B41052D39CF),
    .INIT_1A(256'h02773DE004BC089A028704CF018F331D081E051B3B6439E408E4347408F83F49),
    .INIT_1B(256'h0C1C3D6C06DE07BE08BC0D1D036107370BD202780016349637200C3938B00967),
    .INIT_1C(256'h0B893D313B2638FA05AF016438993FDD361234FF391F3B400B4007C43F843DBD),
    .INIT_1D(256'h343A077609F303F238403A1D36B70A6A06D60AB53FBF3A58047409DE33C33F87),
    .INIT_1E(256'h007E3503049F3D683D1F006909B43A59362000023880029A337204C13CB138CC),
    .INIT_1F(256'h06F936AD043F0B79318C048A0253031D0745351538640515122D3FE405DD06EA),
    .INIT_20(256'h0AAB3D3F017F03C33E20375839173FE23C0607750A413DC23DC603963B3C3FAB),
    .INIT_21(256'h00CA3BEB0BBB07B1012C3F38089A08F03B5936C637B03E0C3B3B3A6F0A710581),
    .INIT_22(256'h05AF0BE500AB332F3B2E393405DC392436DD066D3ED839D3032C06570B953BE2),
    .INIT_23(256'h06023CA80B7A3D9538453712060637C106393DF20B1B0984398B07E909833E6F),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({Conv2D_2_w_address0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({q0_reg_i_13_n_6,q0_reg_i_13_n_7,q0_reg_i_14_n_4,q0_reg_i_14_n_5,q0_reg_i_14_n_6,q0_reg_i_14_n_7,q0_reg_i_15_n_4,q0_reg_i_15_n_5,q0_reg_i_15_n_6,q0_reg_i_15_n_7,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:14],q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:14],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce1),
        .ENBWREN(p_5_in),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce1));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    q0_reg_i_10
       (.I0(q0_reg_i_24_n_0),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[2]),
        .I3(q0_reg_i_25_n_0),
        .I4(q0_reg_i_26_n_0),
        .O(Conv2D_2_w_address0[2]));
  LUT6 #(
    .INIT(64'h55555555A5ACAAAC)) 
    q0_reg_i_11
       (.I0(q0_reg_0[1]),
        .I1(\tmp_115_reg_1215_reg[9] [1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(q0_reg_0[0]),
        .I5(Q[3]),
        .O(Conv2D_2_w_address0[1]));
  LUT5 #(
    .INIT(32'hE1E1F1E0)) 
    q0_reg_i_12
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(q0_reg_0[0]),
        .I3(\tmp_115_reg_1215_reg[9] [0]),
        .I4(Q[1]),
        .O(Conv2D_2_w_address0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q0_reg_i_13
       (.CI(q0_reg_i_14_n_0),
        .CO({NLW_q0_reg_i_13_CO_UNCONNECTED[3:1],q0_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_13_O_UNCONNECTED[3:2],q0_reg_i_13_n_6,q0_reg_i_13_n_7}),
        .S({1'b0,1'b0,q0_reg_0[9:8]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q0_reg_i_14
       (.CI(q0_reg_i_15_n_0),
        .CO({q0_reg_i_14_n_0,q0_reg_i_14_n_1,q0_reg_i_14_n_2,q0_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({q0_reg_i_14_n_4,q0_reg_i_14_n_5,q0_reg_i_14_n_6,q0_reg_i_14_n_7}),
        .S(q0_reg_0[7:4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q0_reg_i_15
       (.CI(1'b0),
        .CO({q0_reg_i_15_n_0,q0_reg_i_15_n_1,q0_reg_i_15_n_2,q0_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_4_in,q0_reg_0[1],q0_reg_i_28_n_0}),
        .O({q0_reg_i_15_n_4,q0_reg_i_15_n_5,q0_reg_i_15_n_6,q0_reg_i_15_n_7}),
        .S({q0_reg_0[3],q0_reg_i_29_n_0,q0_reg_i_30_n_0,q0_reg_i_31_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    q0_reg_i_16
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_0[3]),
        .I3(q0_reg_0[5]),
        .I4(q0_reg_0[7]),
        .O(q0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h031303000F3F0F0C)) 
    q0_reg_i_17
       (.I0(q0_reg_0[0]),
        .I1(Q[3]),
        .I2(q0_reg_0[2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(q0_reg_0[1]),
        .O(q0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000EE0000F0EE00)) 
    q0_reg_i_18
       (.I0(q0_reg_i_23_n_0),
        .I1(Q[3]),
        .I2(q0_reg_i_19_n_0),
        .I3(q0_reg_0[9]),
        .I4(q0_reg_0[8]),
        .I5(q0_reg_i_16_n_0),
        .O(q0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFF008000)) 
    q0_reg_i_19
       (.I0(q0_reg_0[1]),
        .I1(q0_reg_0[0]),
        .I2(Q[1]),
        .I3(q0_reg_0[2]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(q0_reg_i_19_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    q0_reg_i_20
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_0[4]),
        .I3(q0_reg_0[6]),
        .O(q0_reg_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_21
       (.I0(q0_reg_0[4]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_0[5]),
        .O(q0_reg_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_22
       (.I0(q0_reg_0[3]),
        .I1(q0_reg_0[4]),
        .O(q0_reg_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_23
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(q0_reg_i_23_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    q0_reg_i_24
       (.I0(q0_reg_0[2]),
        .I1(q0_reg_0[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(q0_reg_0[1]),
        .O(q0_reg_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hCCCECFCE)) 
    q0_reg_i_25
       (.I0(D[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(q0_reg_0[0]),
        .O(q0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h000000BA00FF54BA)) 
    q0_reg_i_26
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(D[0]),
        .I3(q0_reg_0[2]),
        .I4(Q[3]),
        .I5(q0_reg_0[1]),
        .O(q0_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_27
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_4_in));
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_28
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(q0_reg_i_28_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    q0_reg_i_29
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(q0_reg_0[2]),
        .O(q0_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8A8FFA0)) 
    q0_reg_i_3
       (.I0(q0_reg_0[9]),
        .I1(q0_reg_i_16_n_0),
        .I2(q0_reg_i_17_n_0),
        .I3(D[7]),
        .I4(p_5_in),
        .I5(q0_reg_i_18_n_0),
        .O(Conv2D_2_w_address0[9]));
  LUT3 #(
    .INIT(8'h2D)) 
    q0_reg_i_30
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(q0_reg_0[1]),
        .O(q0_reg_i_30_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    q0_reg_i_31
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(q0_reg_0[0]),
        .O(q0_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hF0FAFCFEF0AA0CAE)) 
    q0_reg_i_4
       (.I0(D[6]),
        .I1(q0_reg_i_19_n_0),
        .I2(q0_reg_0[8]),
        .I3(p_5_in),
        .I4(q0_reg_i_16_n_0),
        .I5(q0_reg_i_17_n_0),
        .O(Conv2D_2_w_address0[8]));
  LUT6 #(
    .INIT(64'hFFFFAAF044F444F4)) 
    q0_reg_i_5
       (.I0(q0_reg_i_20_n_0),
        .I1(q0_reg_i_19_n_0),
        .I2(D[5]),
        .I3(p_5_in),
        .I4(q0_reg_i_17_n_0),
        .I5(q0_reg_0[7]),
        .O(Conv2D_2_w_address0[7]));
  LUT6 #(
    .INIT(64'hFFFFAAF044F444F4)) 
    q0_reg_i_6
       (.I0(q0_reg_i_21_n_0),
        .I1(q0_reg_i_19_n_0),
        .I2(D[4]),
        .I3(p_5_in),
        .I4(q0_reg_i_17_n_0),
        .I5(q0_reg_0[6]),
        .O(Conv2D_2_w_address0[6]));
  LUT6 #(
    .INIT(64'hFEFEBABA3030FF30)) 
    q0_reg_i_7
       (.I0(q0_reg_i_17_n_0),
        .I1(p_5_in),
        .I2(D[3]),
        .I3(q0_reg_i_19_n_0),
        .I4(q0_reg_i_22_n_0),
        .I5(q0_reg_0[5]),
        .O(Conv2D_2_w_address0[5]));
  LUT6 #(
    .INIT(64'hBABAFEFEFF303030)) 
    q0_reg_i_8
       (.I0(q0_reg_i_17_n_0),
        .I1(p_5_in),
        .I2(D[2]),
        .I3(q0_reg_i_19_n_0),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[4]),
        .O(Conv2D_2_w_address0[4]));
  LUT6 #(
    .INIT(64'hFF02FFFFFF020202)) 
    q0_reg_i_9
       (.I0(D[1]),
        .I1(Q[3]),
        .I2(q0_reg_i_23_n_0),
        .I3(q0_reg_i_17_n_0),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_i_19_n_0),
        .O(Conv2D_2_w_address0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "14336" *) 
  (* RTL_RAM_NAME = "q2" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3F8501FF04E73D323E2003D30AE13EAC07753CC337E906D405333F0038C03F54),
    .INIT_01(256'h06600A72341236CA3858344A06E4046E3A7136BC0B5E3A8F012004A3092D0BE3),
    .INIT_02(256'h0C08366000DF375708D8062A00073F470188026D055C363C32E63564031B0B5B),
    .INIT_03(256'h06003D9C32EC3F5738D8350E3B6C0B58085309573F04354A360E08DF0BF101A7),
    .INIT_04(256'h3D8A397B3EB6065537CC0A8F3CAC00FC3D793C5834CF00A43C9D37560A2D363D),
    .INIT_05(256'h34F634B234220C993F5E07D83BB501F03FC03A5E379201353C0A38AE39C43DF6),
    .INIT_06(256'h08ED017634C802BD0687037F057C0A8A097E33093E003D5A03C3015D06693AEF),
    .INIT_07(256'h046208E406A5018F3843036D008C39EA0BA805BB095D3E7F044807470B740B5D),
    .INIT_08(256'h359034D23C5135B0330D092904313C0B03A306723D1D385832FC3ED006D00144),
    .INIT_09(256'h33AD05BC107303D83C5909510126008C039A0463365808B90150093E3AEE02B0),
    .INIT_0A(256'h363A386D3F2D022707F607AD035B38E306863BC005A23F6D368609E03FC93D35),
    .INIT_0B(256'h3D373CFF03283E813EC7005733560AAE09033BA232D23834027404563EA73E46),
    .INIT_0C(256'h36FB39FA39C1376C060039FC39F70B02065A08923E9F3FE009F907AA38B20B10),
    .INIT_0D(256'h032B34F13A103E4437FA3B8C04313DD536F800D43CAF373B0C5D0CC90622358F),
    .INIT_0E(256'h062103D53AA002F237F43B7F0A2C3E2602C437DE3D3D0A91366E06360CF438F2),
    .INIT_0F(256'h00AE06D00202074F098702A609B605EE088303E70AC207CE3E1D0C290AD50D18),
    .INIT_10(256'h0613393008763F73022A088B06590B4301993E1503EB06E4360E350A393B3CAC),
    .INIT_11(256'h05AB3FA603AC377C34510D503E9C39120B9837573E3705FE370E0CD1096F3CAA),
    .INIT_12(256'h080603C307123C9F35900CEF3D2635733C2407C4368506723D4C049F05E90DA1),
    .INIT_13(256'h36D0346C3B88059F00A5026F01143F13007B3B64016D3BE90C3600FC020D3A7C),
    .INIT_14(256'h3FD63453062A3B173E7700410B1935AE3E650BCF0546018B09230B453D6A344A),
    .INIT_15(256'h07D03826345307C30B593E92051036520460385003D405983AC00482379736F8),
    .INIT_16(256'h0B67085B025F3BCD0CF5026C03D53F64380E065800EA061A370905B93B7809AB),
    .INIT_17(256'h06273E8D06ED014D329434D23E57040F3469074909603BEF0AC1368E02C10929),
    .INIT_18(256'h35810C703EBC02C1366F3F983D060B993F6B3CA3059038EB084F3EA23B53021F),
    .INIT_19(256'h09A43B0602D30A3602C104480BED3DBD38DB3E8A01EA0C693D8B3B41052D39CF),
    .INIT_1A(256'h02773DE004BC089A028704CF018F331D081E051B3B6439E408E4347408F83F49),
    .INIT_1B(256'h0C1C3D6C06DE07BE08BC0D1D036107370BD202780016349637200C3938B00967),
    .INIT_1C(256'h0B893D313B2638FA05AF016438993FDD361234FF391F3B400B4007C43F843DBD),
    .INIT_1D(256'h343A077609F303F238403A1D36B70A6A06D60AB53FBF3A58047409DE33C33F87),
    .INIT_1E(256'h007E3503049F3D683D1F006909B43A59362000023880029A337204C13CB138CC),
    .INIT_1F(256'h06F936AD043F0B79318C048A0253031D0745351538640515122D3FE405DD06EA),
    .INIT_20(256'h0AAB3D3F017F03C33E20375839173FE23C0607750A413DC23DC603963B3C3FAB),
    .INIT_21(256'h00CA3BEB0BBB07B1012C3F38089A08F03B5936C637B03E0C3B3B3A6F0A710581),
    .INIT_22(256'h05AF0BE500AB332F3B2E393405DC392436DD066D3ED839D3032C06570B953BE2),
    .INIT_23(256'h06023CA80B7A3D9538453712060637C106393DF20B1B0984398B07E909833E6F),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({q2_reg_i_2_n_6,q2_reg_i_2_n_7,q2_reg_i_3_n_4,q2_reg_i_3_n_5,q2_reg_i_3_n_6,q2_reg_i_3_n_7,q2_reg_i_4_n_4,q2_reg_i_4_n_5,q2_reg_i_4_n_6,q2_reg_i_4_n_7,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:14],q2}),
        .DOBDO(NLW_q2_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Conv2D_2_w_ce2),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    q2_reg_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(Conv2D_2_w_ce2));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_10__0
       (.I0(q0_reg_0[4]),
        .I1(q0_reg_0[5]),
        .O(q2_reg_i_10__0_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    q2_reg_i_11
       (.I0(q0_reg_0[3]),
        .I1(Q[3]),
        .I2(q0_reg_0[4]),
        .O(q2_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    q2_reg_i_12
       (.I0(q0_reg_0[2]),
        .O(tmp_133_1_1_fu_683_p1));
  LUT3 #(
    .INIT(8'h69)) 
    q2_reg_i_13
       (.I0(Q[3]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_0[2]),
        .O(q2_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_14
       (.I0(q0_reg_0[2]),
        .I1(Q[3]),
        .O(q2_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    q2_reg_i_15
       (.I0(q0_reg_0[1]),
        .O(tmp_133_2_fu_778_p1));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_16
       (.I0(q0_reg_0[0]),
        .I1(Q[3]),
        .O(q2_reg_i_16_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q2_reg_i_2
       (.CI(q2_reg_i_3_n_0),
        .CO({NLW_q2_reg_i_2_CO_UNCONNECTED[3:1],q2_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q0_reg_0[7]}),
        .O({NLW_q2_reg_i_2_O_UNCONNECTED[3:2],q2_reg_i_2_n_6,q2_reg_i_2_n_7}),
        .S({1'b0,1'b0,q2_reg_i_5__2_n_0,q2_reg_i_6__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q2_reg_i_3
       (.CI(q2_reg_i_4_n_0),
        .CO({q2_reg_i_3_n_0,q2_reg_i_3_n_1,q2_reg_i_3_n_2,q2_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({q0_reg_0[6:4],q2_reg_i_7_n_0}),
        .O({q2_reg_i_3_n_4,q2_reg_i_3_n_5,q2_reg_i_3_n_6,q2_reg_i_3_n_7}),
        .S({q2_reg_i_8__2_n_0,q2_reg_i_9__0_n_0,q2_reg_i_10__0_n_0,q2_reg_i_11_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 q2_reg_i_4
       (.CI(1'b0),
        .CO({q2_reg_i_4_n_0,q2_reg_i_4_n_1,q2_reg_i_4_n_2,q2_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({q0_reg_0[2],tmp_133_1_1_fu_683_p1,q0_reg_0[1:0]}),
        .O({q2_reg_i_4_n_4,q2_reg_i_4_n_5,q2_reg_i_4_n_6,q2_reg_i_4_n_7}),
        .S({q2_reg_i_13_n_0,q2_reg_i_14_n_0,tmp_133_2_fu_778_p1,q2_reg_i_16_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_5__2
       (.I0(q0_reg_0[8]),
        .I1(q0_reg_0[9]),
        .O(q2_reg_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_6__1
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[8]),
        .O(q2_reg_i_6__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q2_reg_i_7
       (.I0(Q[3]),
        .I1(q0_reg_0[3]),
        .O(q2_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_8__2
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[7]),
        .O(q2_reg_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_9__0
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[6]),
        .O(q2_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_1215[5]_i_2 
       (.I0(\tmp_115_reg_1215_reg[9] [5]),
        .I1(\tmp_115_reg_1215_reg[9] [2]),
        .O(\tmp_115_reg_1215[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_1215[5]_i_3 
       (.I0(\tmp_115_reg_1215_reg[9] [4]),
        .I1(\tmp_115_reg_1215_reg[9] [1]),
        .O(\tmp_115_reg_1215[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_1215[5]_i_4 
       (.I0(\tmp_115_reg_1215_reg[9] [3]),
        .I1(\tmp_115_reg_1215_reg[9] [0]),
        .O(\tmp_115_reg_1215[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_1215[9]_i_2 
       (.I0(\tmp_115_reg_1215_reg[9] [9]),
        .I1(\tmp_115_reg_1215_reg[9] [6]),
        .O(\tmp_115_reg_1215[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_1215[9]_i_3 
       (.I0(\tmp_115_reg_1215_reg[9] [8]),
        .I1(\tmp_115_reg_1215_reg[9] [5]),
        .O(\tmp_115_reg_1215[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_1215[9]_i_4 
       (.I0(\tmp_115_reg_1215_reg[9] [7]),
        .I1(\tmp_115_reg_1215_reg[9] [4]),
        .O(\tmp_115_reg_1215[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_115_reg_1215[9]_i_5 
       (.I0(\tmp_115_reg_1215_reg[9] [6]),
        .I1(\tmp_115_reg_1215_reg[9] [3]),
        .O(\tmp_115_reg_1215[9]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_115_reg_1215_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_115_reg_1215_reg[5]_i_1_n_0 ,\tmp_115_reg_1215_reg[5]_i_1_n_1 ,\tmp_115_reg_1215_reg[5]_i_1_n_2 ,\tmp_115_reg_1215_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_115_reg_1215_reg[9] [5:3],1'b0}),
        .O(D[3:0]),
        .S({\tmp_115_reg_1215[5]_i_2_n_0 ,\tmp_115_reg_1215[5]_i_3_n_0 ,\tmp_115_reg_1215[5]_i_4_n_0 ,\tmp_115_reg_1215_reg[9] [2]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_115_reg_1215_reg[9]_i_1 
       (.CI(\tmp_115_reg_1215_reg[5]_i_1_n_0 ),
        .CO({\NLW_tmp_115_reg_1215_reg[9]_i_1_CO_UNCONNECTED [3],\tmp_115_reg_1215_reg[9]_i_1_n_1 ,\tmp_115_reg_1215_reg[9]_i_1_n_2 ,\tmp_115_reg_1215_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_115_reg_1215_reg[9] [8:6]}),
        .O(D[7:4]),
        .S({\tmp_115_reg_1215[9]_i_2_n_0 ,\tmp_115_reg_1215[9]_i_3_n_0 ,\tmp_115_reg_1215[9]_i_4_n_0 ,\tmp_115_reg_1215[9]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_Conv2D_4_w_0" *) 
module design_1_network_0_0_conv2d_fix16_Conv2D_4_w_0
   (tmp_122_fu_540_p2,
    \ap_CS_fsm_reg[9] ,
    q0,
    DOBDO,
    q2,
    Q,
    q2_reg,
    \tmp_122_reg_1212_reg[7] ,
    ap_clk);
  output [5:0]tmp_122_fu_540_p2;
  output \ap_CS_fsm_reg[9] ;
  output [12:0]q0;
  output [12:0]DOBDO;
  output [12:0]q2;
  input [7:0]Q;
  input [3:0]q2_reg;
  input [7:0]\tmp_122_reg_1212_reg[7] ;
  input ap_clk;

  wire [12:0]DOBDO;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [12:0]q0;
  wire [12:0]q2;
  wire [3:0]q2_reg;
  wire [5:0]tmp_122_fu_540_p2;
  wire [7:0]\tmp_122_reg_1212_reg[7] ;

  design_1_network_0_0_conv2d_fix16_Conv2D_4_w_0_rom conv2d_fix16_Conv2D_4_w_0_rom_U
       (.DOBDO(DOBDO),
        .O(tmp_122_fu_540_p2[3:0]),
        .Q(Q),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .q0(q0),
        .q2(q2),
        .q2_reg_0(q2_reg),
        .\tmp_121_reg_1182_reg[3] (tmp_122_fu_540_p2[5:4]),
        .\tmp_122_reg_1212_reg[7] (\tmp_122_reg_1212_reg[7] ));
endmodule

(* ORIG_REF_NAME = "conv2d_fix16_Conv2D_4_w_0_rom" *) 
module design_1_network_0_0_conv2d_fix16_Conv2D_4_w_0_rom
   (O,
    \ap_CS_fsm_reg[9] ,
    \tmp_121_reg_1182_reg[3] ,
    q0,
    DOBDO,
    q2,
    Q,
    q2_reg_0,
    \tmp_122_reg_1212_reg[7] ,
    ap_clk);
  output [3:0]O;
  output \ap_CS_fsm_reg[9] ;
  output [1:0]\tmp_121_reg_1182_reg[3] ;
  output [12:0]q0;
  output [12:0]DOBDO;
  output [12:0]q2;
  input [7:0]Q;
  input [3:0]q2_reg_0;
  input [7:0]\tmp_122_reg_1212_reg[7] ;
  input ap_clk;

  wire [7:0]Conv2D_4_w_0_address0;
  wire [7:0]Conv2D_4_w_0_address1;
  wire [12:0]DOBDO;
  wire [3:0]O;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire grp_conv2d_fix16_fu_558_Padding2D_4_array_ce1;
  wire [12:0]q0;
  wire q0_reg_i_18__3_n_0;
  wire q0_reg_i_19__3_n_0;
  wire q0_reg_i_21__3_n_0;
  wire q0_reg_i_22__3_n_0;
  wire q0_reg_i_23__3_n_0;
  wire q0_reg_i_24__3_n_0;
  wire q0_reg_i_25__3_n_0;
  wire q0_reg_i_26__3_n_0;
  wire q0_reg_i_27__3_n_0;
  wire q0_reg_i_28__3_n_0;
  wire q0_reg_i_29__2_n_0;
  wire q0_reg_i_30__2_n_0;
  wire q0_reg_i_31__2_n_0;
  wire q0_reg_i_32__1_n_0;
  wire q0_reg_i_33__1_n_0;
  wire q0_reg_i_34__1_n_0;
  wire q0_reg_i_35__1_n_0;
  wire q0_reg_i_36__1_n_0;
  wire q0_reg_i_37__1_n_0;
  wire q0_reg_i_38__1_n_0;
  wire q0_reg_i_39__1_n_0;
  wire [12:0]q2;
  wire [3:0]q2_reg_0;
  wire [1:0]\tmp_121_reg_1182_reg[3] ;
  wire \tmp_122_reg_1212[5]_i_2_n_0 ;
  wire \tmp_122_reg_1212[5]_i_3_n_0 ;
  wire \tmp_122_reg_1212[5]_i_4_n_0 ;
  wire \tmp_122_reg_1212[7]_i_2_n_0 ;
  wire \tmp_122_reg_1212[7]_i_3_n_0 ;
  wire \tmp_122_reg_1212_reg[5]_i_1_n_0 ;
  wire \tmp_122_reg_1212_reg[5]_i_1_n_1 ;
  wire \tmp_122_reg_1212_reg[5]_i_1_n_2 ;
  wire \tmp_122_reg_1212_reg[5]_i_1_n_3 ;
  wire [7:0]\tmp_122_reg_1212_reg[7] ;
  wire \tmp_122_reg_1212_reg[7]_i_1_n_3 ;
  wire [7:3]tmp_133_2_2_fu_776_p1;
  wire [15:13]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:13]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:13]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_tmp_122_reg_1212_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_122_reg_1212_reg[7]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3328" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h025E12611EA41DEF0B6F1A9D12F90C7C059B1B9803F30B6404BC19781FB20A00),
    .INIT_01(256'h1DF605DC152E1C3F18C30B1908F019DE173E1C39061D1697137C1EA304A21750),
    .INIT_02(256'h1F221F2B0A061B051CFF00CD089E054316AB090201250998090413C61518040E),
    .INIT_03(256'h05D71A0D0C11038102D2026402FA18060A4F09CD1741157D19A70C910ABB1B19),
    .INIT_04(256'h1B1602DD16B91ED30967049907FF0B90123213B605B91A9417DB1CF318E207C4),
    .INIT_05(256'h17E11C1519411FD8062A179300BF043D1F3F0C51097D082D0843090603B10B7F),
    .INIT_06(256'h004212921AA01E0A15561C300AAE14CB0992013013631D7005E8133805FE03A6),
    .INIT_07(256'h17401A480610057B15DD0600135514F5011013B401F21387171C19C2069F00C4),
    .INIT_08(256'h1894128503C31191148E006502841E7E154A1BC9172905F21E04155A16B91185),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,Conv2D_4_w_0_address0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,Conv2D_4_w_0_address1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:13],q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:13],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_conv2d_fix16_fu_558_Padding2D_4_array_ce1),
        .ENBWREN(grp_conv2d_fix16_fu_558_Padding2D_4_array_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFEEEEEECCFCCCFC)) 
    q0_reg_i_10__3
       (.I0(q0_reg_i_25__3_n_0),
        .I1(q0_reg_i_26__3_n_0),
        .I2(q0_reg_i_27__3_n_0),
        .I3(q0_reg_i_21__3_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(Q[7]),
        .O(Conv2D_4_w_0_address1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8888F)) 
    q0_reg_i_11__3
       (.I0(Q[6]),
        .I1(q0_reg_i_25__3_n_0),
        .I2(q0_reg_i_28__3_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(\tmp_121_reg_1182_reg[3] [0]),
        .I5(q0_reg_i_29__2_n_0),
        .O(Conv2D_4_w_0_address1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8888F)) 
    q0_reg_i_12__3
       (.I0(Q[5]),
        .I1(q0_reg_i_25__3_n_0),
        .I2(q0_reg_i_30__2_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(O[3]),
        .I5(q0_reg_i_31__2_n_0),
        .O(Conv2D_4_w_0_address1[5]));
  LUT6 #(
    .INIT(64'hEEEEFCFCFFEECCCC)) 
    q0_reg_i_13__3
       (.I0(q0_reg_i_25__3_n_0),
        .I1(q0_reg_i_32__1_n_0),
        .I2(q0_reg_i_27__3_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(Conv2D_4_w_0_address1[4]));
  LUT6 #(
    .INIT(64'hB8B8FFB8B8B8B8FF)) 
    q0_reg_i_14__3
       (.I0(q0_reg_i_25__3_n_0),
        .I1(Q[3]),
        .I2(q0_reg_i_27__3_n_0),
        .I3(O[1]),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q0_reg_i_33__1_n_0),
        .O(Conv2D_4_w_0_address1[3]));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEEEEE)) 
    q0_reg_i_15__3
       (.I0(q0_reg_i_34__1_n_0),
        .I1(q0_reg_i_35__1_n_0),
        .I2(q0_reg_i_36__1_n_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(Conv2D_4_w_0_address1[2]));
  LUT6 #(
    .INIT(64'h96C396C396D79682)) 
    q0_reg_i_16__3
       (.I0(q2_reg_0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q2_reg_0[2]),
        .I4(q0_reg_i_37__1_n_0),
        .I5(q2_reg_0[1]),
        .O(Conv2D_4_w_0_address1[1]));
  LUT5 #(
    .INIT(32'h0001FFFD)) 
    q0_reg_i_17__3
       (.I0(\tmp_122_reg_1212_reg[7] [0]),
        .I1(q2_reg_0[3]),
        .I2(q2_reg_0[1]),
        .I3(q2_reg_0[2]),
        .I4(Q[0]),
        .O(Conv2D_4_w_0_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h005510FC)) 
    q0_reg_i_18__3
       (.I0(Q[1]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[1]),
        .I3(Q[2]),
        .I4(q2_reg_0[3]),
        .O(q0_reg_i_18__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFAFAF080)) 
    q0_reg_i_19__3
       (.I0(Q[1]),
        .I1(q2_reg_0[1]),
        .I2(Q[2]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .O(q0_reg_i_19__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_1__3
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[2]),
        .I3(q2_reg_0[0]),
        .O(grp_conv2d_fix16_fu_558_Padding2D_4_array_ce1));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_20__3
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[3]),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    q0_reg_i_21__3
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(q0_reg_i_21__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_22__3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(q0_reg_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_23__3
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(q0_reg_i_23__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_24__3
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .O(q0_reg_i_24__3_n_0));
  LUT6 #(
    .INIT(64'h0101155701011500)) 
    q0_reg_i_25__3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q2_reg_0[2]),
        .I4(q2_reg_0[3]),
        .I5(q2_reg_0[1]),
        .O(q0_reg_i_25__3_n_0));
  LUT6 #(
    .INIT(64'h0000000B00000004)) 
    q0_reg_i_26__3
       (.I0(q0_reg_i_28__3_n_0),
        .I1(\tmp_121_reg_1182_reg[3] [0]),
        .I2(q2_reg_0[3]),
        .I3(q2_reg_0[1]),
        .I4(q2_reg_0[2]),
        .I5(\tmp_121_reg_1182_reg[3] [1]),
        .O(q0_reg_i_26__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEECFFF0C000)) 
    q0_reg_i_27__3
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(q2_reg_0[3]),
        .I5(Q[2]),
        .O(q0_reg_i_27__3_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    q0_reg_i_28__3
       (.I0(O[2]),
        .I1(O[0]),
        .I2(\tmp_122_reg_1212_reg[7] [0]),
        .I3(\tmp_122_reg_1212_reg[7] [1]),
        .I4(O[1]),
        .I5(O[3]),
        .O(q0_reg_i_28__3_n_0));
  LUT6 #(
    .INIT(64'h0CCCCCCCA0000000)) 
    q0_reg_i_29__2
       (.I0(q0_reg_i_27__3_n_0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(q0_reg_i_29__2_n_0));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_2__3
       (.I0(q0_reg_i_18__3_n_0),
        .I1(q0_reg_i_19__3_n_0),
        .I2(\tmp_121_reg_1182_reg[3] [1]),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(Q[7]),
        .I5(q0_reg_i_21__3_n_0),
        .O(Conv2D_4_w_0_address0[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    q0_reg_i_30__2
       (.I0(O[1]),
        .I1(\tmp_122_reg_1212_reg[7] [1]),
        .I2(\tmp_122_reg_1212_reg[7] [0]),
        .I3(O[0]),
        .I4(O[2]),
        .O(q0_reg_i_30__2_n_0));
  LUT6 #(
    .INIT(64'h00FCFCFCAA000000)) 
    q0_reg_i_31__2
       (.I0(q0_reg_i_27__3_n_0),
        .I1(q0_reg_i_24__3_n_0),
        .I2(q2_reg_0[3]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(q0_reg_i_31__2_n_0));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    q0_reg_i_32__1
       (.I0(O[0]),
        .I1(\tmp_122_reg_1212_reg[7] [0]),
        .I2(\tmp_122_reg_1212_reg[7] [1]),
        .I3(O[1]),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(O[2]),
        .O(q0_reg_i_32__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_33__1
       (.I0(\tmp_122_reg_1212_reg[7] [1]),
        .I1(\tmp_122_reg_1212_reg[7] [0]),
        .I2(O[0]),
        .O(q0_reg_i_33__1_n_0));
  LUT6 #(
    .INIT(64'hAA000000002222F2)) 
    q0_reg_i_34__1
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_0[3]),
        .I2(q0_reg_i_38__1_n_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(q0_reg_i_34__1_n_0));
  LUT6 #(
    .INIT(64'h0000040C00000440)) 
    q0_reg_i_35__1
       (.I0(q2_reg_0[2]),
        .I1(q0_reg_i_39__1_n_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(q2_reg_0[3]),
        .I5(Q[1]),
        .O(q0_reg_i_35__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01111000)) 
    q0_reg_i_36__1
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[2]),
        .I2(\tmp_122_reg_1212_reg[7] [1]),
        .I3(\tmp_122_reg_1212_reg[7] [0]),
        .I4(O[0]),
        .I5(q2_reg_0[3]),
        .O(q0_reg_i_36__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_37__1
       (.I0(\tmp_122_reg_1212_reg[7] [0]),
        .I1(\tmp_122_reg_1212_reg[7] [1]),
        .O(q0_reg_i_37__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFF1540)) 
    q0_reg_i_38__1
       (.I0(q2_reg_0[1]),
        .I1(\tmp_122_reg_1212_reg[7] [1]),
        .I2(\tmp_122_reg_1212_reg[7] [0]),
        .I3(O[0]),
        .I4(q2_reg_0[3]),
        .O(q0_reg_i_38__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    q0_reg_i_39__1
       (.I0(O[0]),
        .I1(\tmp_122_reg_1212_reg[7] [0]),
        .I2(\tmp_122_reg_1212_reg[7] [1]),
        .I3(q2_reg_0[1]),
        .O(q0_reg_i_39__1_n_0));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_3__3
       (.I0(q0_reg_i_18__3_n_0),
        .I1(q0_reg_i_19__3_n_0),
        .I2(\tmp_121_reg_1182_reg[3] [0]),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(Q[6]),
        .I5(q0_reg_i_22__3_n_0),
        .O(Conv2D_4_w_0_address0[6]));
  LUT6 #(
    .INIT(64'hFFFA00F0AAFACCFC)) 
    q0_reg_i_4__3
       (.I0(q0_reg_i_18__3_n_0),
        .I1(q0_reg_i_19__3_n_0),
        .I2(O[3]),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(Q[5]),
        .I5(q0_reg_i_23__3_n_0),
        .O(Conv2D_4_w_0_address0[5]));
  LUT6 #(
    .INIT(64'hAAFAFFFACCFC00F0)) 
    q0_reg_i_5__3
       (.I0(q0_reg_i_18__3_n_0),
        .I1(q0_reg_i_19__3_n_0),
        .I2(O[2]),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(Conv2D_4_w_0_address0[4]));
  LUT6 #(
    .INIT(64'hFFFFFF020202FF02)) 
    q0_reg_i_6__3
       (.I0(O[1]),
        .I1(q2_reg_0[3]),
        .I2(q0_reg_i_24__3_n_0),
        .I3(q0_reg_i_19__3_n_0),
        .I4(Q[3]),
        .I5(q0_reg_i_18__3_n_0),
        .O(Conv2D_4_w_0_address0[3]));
  LUT6 #(
    .INIT(64'hC31ED31FC31EC20E)) 
    q0_reg_i_7__3
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_0[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(q2_reg_0[1]),
        .I5(O[0]),
        .O(Conv2D_4_w_0_address0[2]));
  LUT5 #(
    .INIT(32'h63676362)) 
    q0_reg_i_8__3
       (.I0(q2_reg_0[3]),
        .I1(Q[1]),
        .I2(q2_reg_0[2]),
        .I3(q2_reg_0[1]),
        .I4(\tmp_122_reg_1212_reg[7] [1]),
        .O(Conv2D_4_w_0_address0[1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    q0_reg_i_9__3
       (.I0(Q[0]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[1]),
        .I3(q2_reg_0[3]),
        .I4(\tmp_122_reg_1212_reg[7] [0]),
        .O(Conv2D_4_w_0_address0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3328" *) 
  (* RTL_RAM_NAME = "q2" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h025E12611EA41DEF0B6F1A9D12F90C7C059B1B9803F30B6404BC19781FB20A00),
    .INIT_01(256'h1DF605DC152E1C3F18C30B1908F019DE173E1C39061D1697137C1EA304A21750),
    .INIT_02(256'h1F221F2B0A061B051CFF00CD089E054316AB090201250998090413C61518040E),
    .INIT_03(256'h05D71A0D0C11038102D2026402FA18060A4F09CD1741157D19A70C910ABB1B19),
    .INIT_04(256'h1B1602DD16B91ED30967049907FF0B90123213B605B91A9417DB1CF318E207C4),
    .INIT_05(256'h17E11C1519411FD8062A179300BF043D1F3F0C51097D082D0843090603B10B7F),
    .INIT_06(256'h004212921AA01E0A15561C300AAE14CB0992013013631D7005E8133805FE03A6),
    .INIT_07(256'h17401A480610057B15DD0600135514F5011013B401F21387171C19C2069F00C4),
    .INIT_08(256'h1894128503C31191148E006502841E7E154A1BC9172905F21E04155A16B91185),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,tmp_133_2_2_fu_776_p1,Q[2:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:13],q2}),
        .DOBDO(NLW_q2_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(q2_reg_0[3]),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    q2_reg_i_1__3
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(tmp_133_2_2_fu_776_p1[7]));
  LUT4 #(
    .INIT(16'h7F80)) 
    q2_reg_i_2__3
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(tmp_133_2_2_fu_776_p1[6]));
  LUT3 #(
    .INIT(8'h78)) 
    q2_reg_i_3__3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(tmp_133_2_2_fu_776_p1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q2_reg_i_4__3
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(tmp_133_2_2_fu_776_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    q2_reg_i_5__1
       (.I0(Q[3]),
        .O(tmp_133_2_2_fu_776_p1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1212[5]_i_2 
       (.I0(\tmp_122_reg_1212_reg[7] [2]),
        .I1(\tmp_122_reg_1212_reg[7] [5]),
        .O(\tmp_122_reg_1212[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1212[5]_i_3 
       (.I0(\tmp_122_reg_1212_reg[7] [1]),
        .I1(\tmp_122_reg_1212_reg[7] [4]),
        .O(\tmp_122_reg_1212[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1212[5]_i_4 
       (.I0(\tmp_122_reg_1212_reg[7] [0]),
        .I1(\tmp_122_reg_1212_reg[7] [3]),
        .O(\tmp_122_reg_1212[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1212[7]_i_2 
       (.I0(\tmp_122_reg_1212_reg[7] [4]),
        .I1(\tmp_122_reg_1212_reg[7] [7]),
        .O(\tmp_122_reg_1212[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_122_reg_1212[7]_i_3 
       (.I0(\tmp_122_reg_1212_reg[7] [3]),
        .I1(\tmp_122_reg_1212_reg[7] [6]),
        .O(\tmp_122_reg_1212[7]_i_3_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1212_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_122_reg_1212_reg[5]_i_1_n_0 ,\tmp_122_reg_1212_reg[5]_i_1_n_1 ,\tmp_122_reg_1212_reg[5]_i_1_n_2 ,\tmp_122_reg_1212_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_reg_1212_reg[7] [2:0],1'b0}),
        .O(O),
        .S({\tmp_122_reg_1212[5]_i_2_n_0 ,\tmp_122_reg_1212[5]_i_3_n_0 ,\tmp_122_reg_1212[5]_i_4_n_0 ,\tmp_122_reg_1212_reg[7] [2]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_122_reg_1212_reg[7]_i_1 
       (.CI(\tmp_122_reg_1212_reg[5]_i_1_n_0 ),
        .CO({\NLW_tmp_122_reg_1212_reg[7]_i_1_CO_UNCONNECTED [3:1],\tmp_122_reg_1212_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_122_reg_1212_reg[7] [3]}),
        .O({\NLW_tmp_122_reg_1212_reg[7]_i_1_O_UNCONNECTED [3:2],\tmp_121_reg_1182_reg[3] }),
        .S({1'b0,1'b0,\tmp_122_reg_1212[7]_i_2_n_0 ,\tmp_122_reg_1212[7]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "max_pooling2d_fix16" *) 
module design_1_network_0_0_max_pooling2d_fix16
   (grp_max_pooling2d_fix16_fu_639_input_r_address0,
    D,
    MaxPooling2D_1_array_ce0,
    WEA,
    ADDRARDADDR,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    ap_clk,
    ram_reg,
    grp_max_pooling2d_fix16_fu_639_ap_start_reg,
    Q,
    ram_reg_0,
    input_r_address0,
    SR);
  output [10:0]grp_max_pooling2d_fix16_fu_639_input_r_address0;
  output [1:0]D;
  output MaxPooling2D_1_array_ce0;
  output [0:0]WEA;
  output [8:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  input ap_clk;
  input [0:0]ram_reg;
  input grp_max_pooling2d_fix16_fu_639_ap_start_reg;
  input [2:0]Q;
  input [0:0]ram_reg_0;
  input [8:0]input_r_address0;
  input [0:0]SR;

  wire [10:0]A;
  wire [8:0]ADDRARDADDR;
  wire [8:0]B;
  wire CEM;
  wire CEP;
  wire [1:0]D;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_10_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_11_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_12_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_1;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_2;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_3;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_1;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_2;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_3;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_4_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_5_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_6_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_7_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_8_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_9_n_0;
  wire MaxPooling2D_1_array_ce0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_4__9_n_0 ;
  wire \ap_CS_fsm[2]_i_5__9_n_0 ;
  wire \ap_CS_fsm[2]_i_6__9_n_0 ;
  wire \ap_CS_fsm[2]_i_7__9_n_0 ;
  wire \ap_CS_fsm[2]_i_8__6_n_0 ;
  wire \ap_CS_fsm[2]_i_9__9_n_0 ;
  wire \ap_CS_fsm[3]_i_4__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5__5_n_0 ;
  wire \ap_CS_fsm[3]_i_6__5_n_0 ;
  wire \ap_CS_fsm[3]_i_7__5_n_0 ;
  wire \ap_CS_fsm[3]_i_8__7_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire \ap_CS_fsm[5]_i_4__0_n_0 ;
  wire \ap_CS_fsm[5]_i_5__0_n_0 ;
  wire \ap_CS_fsm[5]_i_6__0_n_0 ;
  wire \ap_CS_fsm[5]_i_7__0_n_0 ;
  wire \ap_CS_fsm[5]_i_8__2_n_0 ;
  wire \ap_CS_fsm[5]_i_9_n_0 ;
  wire \ap_CS_fsm[6]_i_1__11_n_0 ;
  wire \ap_CS_fsm[9]_i_1__5_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__5_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__5_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__5_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__5_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__5_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire exitcond2_fu_256_p2;
  wire exitcond3_fu_219_p2;
  wire exitcond4_fu_208_p2;
  wire [8:0]grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0;
  wire grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_we0;
  wire grp_max_pooling2d_fix16_fu_639_ap_start_reg;
  wire [10:0]grp_max_pooling2d_fix16_fu_639_input_r_address0;
  wire [1:0]in_h_1_reg_489;
  wire \in_h_1_reg_489[0]_i_1__0_n_0 ;
  wire \in_h_1_reg_489[1]_i_1__0_n_0 ;
  wire in_h_reg_1600;
  wire \in_h_reg_160[0]_i_1__0_n_0 ;
  wire \in_h_reg_160[1]_i_1__0_n_0 ;
  wire \in_h_reg_160_reg_n_0_[0] ;
  wire \in_h_reg_160_reg_n_0_[1] ;
  wire [1:0]in_w_1_reg_513;
  wire \in_w_1_reg_513[0]_i_1__0_n_0 ;
  wire \in_w_1_reg_513[1]_i_1__0_n_0 ;
  wire \in_w_reg_171[0]_i_1__0_n_0 ;
  wire \in_w_reg_171[1]_i_1__0_n_0 ;
  wire \in_w_reg_171_reg_n_0_[0] ;
  wire \in_w_reg_171_reg_n_0_[1] ;
  wire [8:0]input_r_address0;
  wire [8:0]next_mul3_fu_198_p2;
  wire [8:0]next_mul3_reg_422;
  wire \next_mul3_reg_422[4]_i_2_n_0 ;
  wire \next_mul3_reg_422[4]_i_3_n_0 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_0 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_3 ;
  wire \next_mul3_reg_422_reg[8]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[8]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[8]_i_1_n_3 ;
  wire [10:1]next_mul_fu_203_p2;
  wire [10:1]next_mul_reg_427;
  wire \next_mul_reg_427[5]_i_2_n_0 ;
  wire \next_mul_reg_427[5]_i_3_n_0 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_3 ;
  wire [15:0]out_d_2_fu_213_p2;
  wire [15:0]out_d_2_reg_435;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_0 ;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_1 ;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_3 ;
  wire \out_d_2_reg_435_reg[15]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[15]_i_1__0_n_3 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_0 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_1 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_3 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_0 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_1 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_102;
  wire \out_d_reg_102_reg_n_0_[0] ;
  wire \out_d_reg_102_reg_n_0_[10] ;
  wire \out_d_reg_102_reg_n_0_[11] ;
  wire \out_d_reg_102_reg_n_0_[12] ;
  wire \out_d_reg_102_reg_n_0_[13] ;
  wire \out_d_reg_102_reg_n_0_[14] ;
  wire \out_d_reg_102_reg_n_0_[15] ;
  wire \out_d_reg_102_reg_n_0_[1] ;
  wire \out_d_reg_102_reg_n_0_[2] ;
  wire \out_d_reg_102_reg_n_0_[3] ;
  wire \out_d_reg_102_reg_n_0_[4] ;
  wire \out_d_reg_102_reg_n_0_[5] ;
  wire \out_d_reg_102_reg_n_0_[6] ;
  wire \out_d_reg_102_reg_n_0_[7] ;
  wire \out_d_reg_102_reg_n_0_[8] ;
  wire \out_d_reg_102_reg_n_0_[9] ;
  wire [15:0]out_h_2_fu_224_p2;
  wire [15:0]out_h_2_reg_443;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_0 ;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_1 ;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_3 ;
  wire \out_h_2_reg_443_reg[15]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[15]_i_1__0_n_3 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_0 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_1 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_3 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_0 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_1 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_1370;
  wire [15:0]out_w_2_fu_261_p2;
  wire [15:0]out_w_2_reg_466;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_0 ;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_1 ;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_3 ;
  wire \out_w_2_reg_466_reg[15]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[15]_i_1__0_n_3 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_0 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_1 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_3 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_0 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_1 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_3 ;
  wire out_w_reg_149;
  wire [8:0]phi_mul2_reg_125;
  wire [10:1]phi_mul_reg_113;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_i_32__3_n_2;
  wire ram_reg_i_32__3_n_3;
  wire ram_reg_i_33__3_n_0;
  wire ram_reg_i_33__3_n_1;
  wire ram_reg_i_33__3_n_2;
  wire ram_reg_i_33__3_n_3;
  wire ram_reg_i_34__1_n_0;
  wire ram_reg_i_34__1_n_1;
  wire ram_reg_i_34__1_n_2;
  wire ram_reg_i_34__1_n_3;
  wire ram_reg_i_40__0_n_0;
  wire ram_reg_i_41__0_n_0;
  wire tmp2_reg_4940;
  wire tmp_20_reg_481;
  wire \tmp_20_reg_481[0]_i_1_n_0 ;
  wire [10:1]tmp_88_cast_reg_453;
  wire [16:1]tmp_88_fu_240_p3;
  wire [16:1]tmp_90_fu_271_p3;
  wire tmp_94_reg_504_reg_i_10_n_0;
  wire tmp_94_reg_504_reg_i_11_n_0;
  wire tmp_94_reg_504_reg_i_12_n_0;
  wire tmp_94_reg_504_reg_i_13_n_0;
  wire tmp_94_reg_504_reg_i_14_n_0;
  wire tmp_94_reg_504_reg_i_15_n_0;
  wire tmp_94_reg_504_reg_i_16_n_0;
  wire tmp_94_reg_504_reg_i_17_n_0;
  wire tmp_94_reg_504_reg_i_18_n_0;
  wire tmp_94_reg_504_reg_i_19_n_0;
  wire tmp_94_reg_504_reg_i_20_n_0;
  wire tmp_94_reg_504_reg_i_21_n_0;
  wire tmp_94_reg_504_reg_i_22_n_0;
  wire tmp_94_reg_504_reg_i_23_n_0;
  wire tmp_94_reg_504_reg_i_24_n_0;
  wire tmp_94_reg_504_reg_i_3_n_2;
  wire tmp_94_reg_504_reg_i_3_n_3;
  wire tmp_94_reg_504_reg_i_4_n_0;
  wire tmp_94_reg_504_reg_i_4_n_1;
  wire tmp_94_reg_504_reg_i_4_n_2;
  wire tmp_94_reg_504_reg_i_4_n_3;
  wire tmp_94_reg_504_reg_i_5_n_0;
  wire tmp_94_reg_504_reg_i_5_n_1;
  wire tmp_94_reg_504_reg_i_5_n_2;
  wire tmp_94_reg_504_reg_i_5_n_3;
  wire tmp_94_reg_504_reg_i_6_n_0;
  wire tmp_94_reg_504_reg_i_7_n_0;
  wire tmp_94_reg_504_reg_i_8_n_0;
  wire tmp_94_reg_504_reg_i_9_n_0;
  wire tmp_94_reg_504_reg_n_100;
  wire tmp_94_reg_504_reg_n_101;
  wire tmp_94_reg_504_reg_n_102;
  wire tmp_94_reg_504_reg_n_103;
  wire tmp_94_reg_504_reg_n_104;
  wire tmp_94_reg_504_reg_n_105;
  wire tmp_94_reg_504_reg_n_95;
  wire tmp_94_reg_504_reg_n_96;
  wire tmp_94_reg_504_reg_n_97;
  wire tmp_94_reg_504_reg_n_98;
  wire tmp_94_reg_504_reg_n_99;
  wire tmp_95_reg_518;
  wire \tmp_95_reg_518[0]_i_1_n_0 ;
  wire tmp_reg_4480;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_OVERFLOW_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_MaxPooling2D_1_array_1_reg_476_reg_P_UNCONNECTED;
  wire [47:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_O_UNCONNECTED;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__9_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__5_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__0_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_422_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_mul_reg_427_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_427_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_2_reg_435_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_2_reg_435_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_2_reg_443_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_2_reg_443_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_2_reg_466_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_2_reg_466_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_i_32__3_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_32__3_O_UNCONNECTED;
  wire NLW_tmp_94_reg_504_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_94_reg_504_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_94_reg_504_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_94_reg_504_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_94_reg_504_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_94_reg_504_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_94_reg_504_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_94_reg_504_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_94_reg_504_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_94_reg_504_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_94_reg_504_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_94_reg_504_reg_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_94_reg_504_reg_i_3_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    MaxPooling2D_1_array_1_reg_476_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_2_reg_466[8:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_reg_4480),
        .CEC(ap_NS_fsm10_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state4),
        .CEP(in_h_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_MaxPooling2D_1_array_1_reg_476_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_MaxPooling2D_1_array_1_reg_476_reg_P_UNCONNECTED[47:9],grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0}),
        .PATTERNBDETECT(NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_reg_149),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_MaxPooling2D_1_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 MaxPooling2D_1_array_1_reg_476_reg_i_1
       (.CI(MaxPooling2D_1_array_1_reg_476_reg_i_2_n_0),
        .CO(NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_O_UNCONNECTED[3:1],B[8]}),
        .S({1'b0,1'b0,1'b0,MaxPooling2D_1_array_1_reg_476_reg_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_10
       (.I0(tmp_88_fu_240_p3[3]),
        .I1(phi_mul2_reg_125[2]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_11
       (.I0(tmp_88_fu_240_p3[2]),
        .I1(phi_mul2_reg_125[1]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_12
       (.I0(tmp_88_fu_240_p3[1]),
        .I1(phi_mul2_reg_125[0]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_12_n_0));
  CARRY4 MaxPooling2D_1_array_1_reg_476_reg_i_2
       (.CI(MaxPooling2D_1_array_1_reg_476_reg_i_3_n_0),
        .CO({MaxPooling2D_1_array_1_reg_476_reg_i_2_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_2_n_1,MaxPooling2D_1_array_1_reg_476_reg_i_2_n_2,MaxPooling2D_1_array_1_reg_476_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_88_fu_240_p3[8:5]),
        .O(B[7:4]),
        .S({MaxPooling2D_1_array_1_reg_476_reg_i_5_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_6_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_7_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_8_n_0}));
  CARRY4 MaxPooling2D_1_array_1_reg_476_reg_i_3
       (.CI(1'b0),
        .CO({MaxPooling2D_1_array_1_reg_476_reg_i_3_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_3_n_1,MaxPooling2D_1_array_1_reg_476_reg_i_3_n_2,MaxPooling2D_1_array_1_reg_476_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_88_fu_240_p3[4:1]),
        .O(B[3:0]),
        .S({MaxPooling2D_1_array_1_reg_476_reg_i_9_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_10_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_11_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_4
       (.I0(tmp_88_fu_240_p3[9]),
        .I1(phi_mul2_reg_125[8]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_5
       (.I0(tmp_88_fu_240_p3[8]),
        .I1(phi_mul2_reg_125[7]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_6
       (.I0(tmp_88_fu_240_p3[7]),
        .I1(phi_mul2_reg_125[6]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_7
       (.I0(tmp_88_fu_240_p3[6]),
        .I1(phi_mul2_reg_125[5]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_8
       (.I0(tmp_88_fu_240_p3[5]),
        .I1(phi_mul2_reg_125[4]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_9
       (.I0(tmp_88_fu_240_p3[4]),
        .I1(phi_mul2_reg_125[3]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond4_fu_208_p2),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond4_fu_208_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond4_fu_208_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond3_fu_219_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .I2(exitcond2_fu_256_p2),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__9 
       (.I0(\out_d_reg_102_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__9 
       (.I0(\out_d_reg_102_reg_n_0_[14] ),
        .I1(\out_d_reg_102_reg_n_0_[13] ),
        .I2(\out_d_reg_102_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__9 
       (.I0(\out_d_reg_102_reg_n_0_[11] ),
        .I1(\out_d_reg_102_reg_n_0_[10] ),
        .I2(\out_d_reg_102_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__9 
       (.I0(\out_d_reg_102_reg_n_0_[8] ),
        .I1(\out_d_reg_102_reg_n_0_[7] ),
        .I2(\out_d_reg_102_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[2]_i_8__6 
       (.I0(\out_d_reg_102_reg_n_0_[3] ),
        .I1(\out_d_reg_102_reg_n_0_[5] ),
        .I2(\out_d_reg_102_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__9 
       (.I0(\out_d_reg_102_reg_n_0_[2] ),
        .I1(\out_d_reg_102_reg_n_0_[1] ),
        .I2(\out_d_reg_102_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__12 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond3_fu_219_p2),
        .O(tmp_reg_4480));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__1 
       (.I0(tmp_88_fu_240_p3[16]),
        .O(\ap_CS_fsm[3]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__5 
       (.I0(tmp_88_fu_240_p3[15]),
        .I1(tmp_88_fu_240_p3[14]),
        .I2(tmp_88_fu_240_p3[13]),
        .O(\ap_CS_fsm[3]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__5 
       (.I0(tmp_88_fu_240_p3[12]),
        .I1(tmp_88_fu_240_p3[11]),
        .I2(tmp_88_fu_240_p3[10]),
        .O(\ap_CS_fsm[3]_i_6__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__5 
       (.I0(tmp_88_fu_240_p3[9]),
        .I1(tmp_88_fu_240_p3[8]),
        .I2(tmp_88_fu_240_p3[7]),
        .O(\ap_CS_fsm[3]_i_7__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_8__7 
       (.I0(tmp_88_fu_240_p3[6]),
        .I1(tmp_88_fu_240_p3[5]),
        .I2(tmp_88_fu_240_p3[4]),
        .O(\ap_CS_fsm[3]_i_8__7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(tmp_88_fu_240_p3[1]),
        .I1(tmp_88_fu_240_p3[3]),
        .I2(tmp_88_fu_240_p3[2]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(ap_CS_fsm_state4),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[5]_i_1__5 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4__0 
       (.I0(tmp_90_fu_271_p3[16]),
        .O(\ap_CS_fsm[5]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5__0 
       (.I0(tmp_90_fu_271_p3[15]),
        .I1(tmp_90_fu_271_p3[14]),
        .I2(tmp_90_fu_271_p3[13]),
        .O(\ap_CS_fsm[5]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6__0 
       (.I0(tmp_90_fu_271_p3[12]),
        .I1(tmp_90_fu_271_p3[11]),
        .I2(tmp_90_fu_271_p3[10]),
        .O(\ap_CS_fsm[5]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7__0 
       (.I0(tmp_90_fu_271_p3[9]),
        .I1(tmp_90_fu_271_p3[8]),
        .I2(tmp_90_fu_271_p3[7]),
        .O(\ap_CS_fsm[5]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_8__2 
       (.I0(tmp_90_fu_271_p3[6]),
        .I1(tmp_90_fu_271_p3[5]),
        .I2(tmp_90_fu_271_p3[4]),
        .O(\ap_CS_fsm[5]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(tmp_90_fu_271_p3[1]),
        .I1(tmp_90_fu_271_p3[3]),
        .I2(tmp_90_fu_271_p3[2]),
        .O(\ap_CS_fsm[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[6]_i_1__11 
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(\in_h_reg_160_reg_n_0_[0] ),
        .O(\ap_CS_fsm[6]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1__4 
       (.I0(CEP),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[8]));
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[9]_i_1__5 
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .O(\ap_CS_fsm[9]_i_1__5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__9 
       (.CI(\ap_CS_fsm_reg[2]_i_3__9_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__9_CO_UNCONNECTED [3:2],exitcond4_fu_208_p2,\ap_CS_fsm_reg[2]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__9_n_0 ,\ap_CS_fsm[2]_i_5__9_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__9 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__9_n_0 ,\ap_CS_fsm_reg[2]_i_3__9_n_1 ,\ap_CS_fsm_reg[2]_i_3__9_n_2 ,\ap_CS_fsm_reg[2]_i_3__9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__9_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__9_n_0 ,\ap_CS_fsm[2]_i_7__9_n_0 ,\ap_CS_fsm[2]_i_8__6_n_0 ,\ap_CS_fsm[2]_i_9__9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_4480),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__5 
       (.CI(\ap_CS_fsm_reg[3]_i_3__5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__5_CO_UNCONNECTED [3:2],exitcond3_fu_219_p2,\ap_CS_fsm_reg[3]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__1_n_0 ,\ap_CS_fsm[3]_i_5__5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__5_n_0 ,\ap_CS_fsm_reg[3]_i_3__5_n_1 ,\ap_CS_fsm_reg[3]_i_3__5_n_2 ,\ap_CS_fsm_reg[3]_i_3__5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__5_n_0 ,\ap_CS_fsm[3]_i_7__5_n_0 ,\ap_CS_fsm[3]_i_8__7_n_0 ,\ap_CS_fsm[3]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__0 
       (.CI(\ap_CS_fsm_reg[5]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__0_CO_UNCONNECTED [3:2],exitcond2_fu_256_p2,\ap_CS_fsm_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__0_n_0 ,\ap_CS_fsm[5]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__0_n_0 ,\ap_CS_fsm_reg[5]_i_3__0_n_1 ,\ap_CS_fsm_reg[5]_i_3__0_n_2 ,\ap_CS_fsm_reg[5]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6__0_n_0 ,\ap_CS_fsm[5]_i_7__0_n_0 ,\ap_CS_fsm[5]_i_8__2_n_0 ,\ap_CS_fsm[5]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__11_n_0 ),
        .Q(CEM),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEM),
        .Q(CEP),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__5_n_0 ),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_max_pooling2d_fix16_fu_639_ap_start_reg_i_1
       (.I0(exitcond4_fu_208_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .I3(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \in_h_1_reg_489[0]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(in_h_1_reg_489[0]),
        .O(\in_h_1_reg_489[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_h_1_reg_489[1]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .I3(in_h_1_reg_489[1]),
        .O(\in_h_1_reg_489[1]_i_1__0_n_0 ));
  FDRE \in_h_1_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[0]_i_1__0_n_0 ),
        .Q(in_h_1_reg_489[0]),
        .R(1'b0));
  FDRE \in_h_1_reg_489_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[1]_i_1__0_n_0 ),
        .Q(in_h_1_reg_489[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[0]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(in_h_1_reg_489[0]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[1]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(in_h_1_reg_489[1]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \in_h_reg_160[1]_i_2__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm1));
  FDRE \in_h_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[0]_i_1__0_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_h_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[1]_i_1__0_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \in_w_1_reg_513[0]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state9),
        .I2(in_w_1_reg_513[0]),
        .O(\in_w_1_reg_513[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_w_1_reg_513[1]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .I3(in_w_1_reg_513[1]),
        .O(\in_w_1_reg_513[1]_i_1__0_n_0 ));
  FDRE \in_w_1_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[0]_i_1__0_n_0 ),
        .Q(in_w_1_reg_513[0]),
        .R(1'b0));
  FDRE \in_w_1_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[1]_i_1__0_n_0 ),
        .Q(in_w_1_reg_513[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[0]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[0]),
        .I3(CEP),
        .O(\in_w_reg_171[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[1]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[1]),
        .I3(CEP),
        .O(\in_w_reg_171[1]_i_1__0_n_0 ));
  FDRE \in_w_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[0]_i_1__0_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_w_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[1]_i_1__0_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[0]_i_1 
       (.I0(phi_mul2_reg_125[0]),
        .O(next_mul3_fu_198_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[4]_i_2 
       (.I0(phi_mul2_reg_125[2]),
        .O(\next_mul3_reg_422[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[4]_i_3 
       (.I0(phi_mul2_reg_125[1]),
        .O(\next_mul3_reg_422[4]_i_3_n_0 ));
  FDRE \next_mul3_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[0]),
        .Q(next_mul3_reg_422[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[1]),
        .Q(next_mul3_reg_422[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[2]),
        .Q(next_mul3_reg_422[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[3]),
        .Q(next_mul3_reg_422[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[4]),
        .Q(next_mul3_reg_422[4]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_422_reg[4]_i_1_n_0 ,\next_mul3_reg_422_reg[4]_i_1_n_1 ,\next_mul3_reg_422_reg[4]_i_1_n_2 ,\next_mul3_reg_422_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_125[0]),
        .DI(phi_mul2_reg_125[4:1]),
        .O(next_mul3_fu_198_p2[4:1]),
        .S({phi_mul2_reg_125[4:3],\next_mul3_reg_422[4]_i_2_n_0 ,\next_mul3_reg_422[4]_i_3_n_0 }));
  FDRE \next_mul3_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[5]),
        .Q(next_mul3_reg_422[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[6]),
        .Q(next_mul3_reg_422[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[7]),
        .Q(next_mul3_reg_422[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[8]),
        .Q(next_mul3_reg_422[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[8]_i_1 
       (.CI(\next_mul3_reg_422_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_422_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul3_reg_422_reg[8]_i_1_n_1 ,\next_mul3_reg_422_reg[8]_i_1_n_2 ,\next_mul3_reg_422_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_125[7:5]}),
        .O(next_mul3_fu_198_p2[8:5]),
        .S(phi_mul2_reg_125[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[1]_i_1 
       (.I0(phi_mul_reg_113[1]),
        .O(next_mul_fu_203_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[5]_i_2 
       (.I0(phi_mul_reg_113[3]),
        .O(\next_mul_reg_427[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[5]_i_3 
       (.I0(phi_mul_reg_113[2]),
        .O(\next_mul_reg_427[5]_i_3_n_0 ));
  FDRE \next_mul_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[10]),
        .Q(next_mul_reg_427[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[10]_i_1__0 
       (.CI(\next_mul_reg_427_reg[9]_i_1_n_0 ),
        .CO(\NLW_next_mul_reg_427_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_427_reg[10]_i_1__0_O_UNCONNECTED [3:1],next_mul_fu_203_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_113[10]}));
  FDRE \next_mul_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[1]),
        .Q(next_mul_reg_427[1]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[2]),
        .Q(next_mul_reg_427[2]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[3]),
        .Q(next_mul_reg_427[3]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[4]),
        .Q(next_mul_reg_427[4]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[5]),
        .Q(next_mul_reg_427[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_427_reg[5]_i_1_n_0 ,\next_mul_reg_427_reg[5]_i_1_n_1 ,\next_mul_reg_427_reg[5]_i_1_n_2 ,\next_mul_reg_427_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_113[1]),
        .DI(phi_mul_reg_113[5:2]),
        .O(next_mul_fu_203_p2[5:2]),
        .S({phi_mul_reg_113[5:4],\next_mul_reg_427[5]_i_2_n_0 ,\next_mul_reg_427[5]_i_3_n_0 }));
  FDRE \next_mul_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[6]),
        .Q(next_mul_reg_427[6]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[7]),
        .Q(next_mul_reg_427[7]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[8]),
        .Q(next_mul_reg_427[8]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[9]),
        .Q(next_mul_reg_427[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[9]_i_1 
       (.CI(\next_mul_reg_427_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_427_reg[9]_i_1_n_0 ,\next_mul_reg_427_reg[9]_i_1_n_1 ,\next_mul_reg_427_reg[9]_i_1_n_2 ,\next_mul_reg_427_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_113[9:6]),
        .O(next_mul_fu_203_p2[9:6]),
        .S(phi_mul_reg_113[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_435[0]_i_1__0 
       (.I0(\out_d_reg_102_reg_n_0_[0] ),
        .O(out_d_2_fu_213_p2[0]));
  FDRE \out_d_2_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[0]),
        .Q(out_d_2_reg_435[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[10]),
        .Q(out_d_2_reg_435[10]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[11]),
        .Q(out_d_2_reg_435[11]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[12]),
        .Q(out_d_2_reg_435[12]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[12]_i_1__0 
       (.CI(\out_d_2_reg_435_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_2_reg_435_reg[12]_i_1__0_n_0 ,\out_d_2_reg_435_reg[12]_i_1__0_n_1 ,\out_d_2_reg_435_reg[12]_i_1__0_n_2 ,\out_d_2_reg_435_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[12:9]),
        .S({\out_d_reg_102_reg_n_0_[12] ,\out_d_reg_102_reg_n_0_[11] ,\out_d_reg_102_reg_n_0_[10] ,\out_d_reg_102_reg_n_0_[9] }));
  FDRE \out_d_2_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[13]),
        .Q(out_d_2_reg_435[13]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[14]),
        .Q(out_d_2_reg_435[14]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[15]),
        .Q(out_d_2_reg_435[15]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[15]_i_1__0 
       (.CI(\out_d_2_reg_435_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_2_reg_435_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_2_reg_435_reg[15]_i_1__0_n_2 ,\out_d_2_reg_435_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_2_reg_435_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_2_fu_213_p2[15:13]}),
        .S({1'b0,\out_d_reg_102_reg_n_0_[15] ,\out_d_reg_102_reg_n_0_[14] ,\out_d_reg_102_reg_n_0_[13] }));
  FDRE \out_d_2_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[1]),
        .Q(out_d_2_reg_435[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[2]),
        .Q(out_d_2_reg_435[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[3]),
        .Q(out_d_2_reg_435[3]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[4]),
        .Q(out_d_2_reg_435[4]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_2_reg_435_reg[4]_i_1__0_n_0 ,\out_d_2_reg_435_reg[4]_i_1__0_n_1 ,\out_d_2_reg_435_reg[4]_i_1__0_n_2 ,\out_d_2_reg_435_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_102_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[4:1]),
        .S({\out_d_reg_102_reg_n_0_[4] ,\out_d_reg_102_reg_n_0_[3] ,\out_d_reg_102_reg_n_0_[2] ,\out_d_reg_102_reg_n_0_[1] }));
  FDRE \out_d_2_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[5]),
        .Q(out_d_2_reg_435[5]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[6]),
        .Q(out_d_2_reg_435[6]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[7]),
        .Q(out_d_2_reg_435[7]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[8]),
        .Q(out_d_2_reg_435[8]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[8]_i_1__0 
       (.CI(\out_d_2_reg_435_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_2_reg_435_reg[8]_i_1__0_n_0 ,\out_d_2_reg_435_reg[8]_i_1__0_n_1 ,\out_d_2_reg_435_reg[8]_i_1__0_n_2 ,\out_d_2_reg_435_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[8:5]),
        .S({\out_d_reg_102_reg_n_0_[8] ,\out_d_reg_102_reg_n_0_[7] ,\out_d_reg_102_reg_n_0_[6] ,\out_d_reg_102_reg_n_0_[5] }));
  FDRE \out_d_2_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[9]),
        .Q(out_d_2_reg_435[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_102[15]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond3_fu_219_p2),
        .O(out_d_reg_102));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_102[15]_i_2__0 
       (.I0(exitcond3_fu_219_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm12_out));
  FDRE \out_d_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[0]),
        .Q(\out_d_reg_102_reg_n_0_[0] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[10]),
        .Q(\out_d_reg_102_reg_n_0_[10] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[11]),
        .Q(\out_d_reg_102_reg_n_0_[11] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[12]),
        .Q(\out_d_reg_102_reg_n_0_[12] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[13]),
        .Q(\out_d_reg_102_reg_n_0_[13] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[14]),
        .Q(\out_d_reg_102_reg_n_0_[14] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[15]),
        .Q(\out_d_reg_102_reg_n_0_[15] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[1]),
        .Q(\out_d_reg_102_reg_n_0_[1] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[2]),
        .Q(\out_d_reg_102_reg_n_0_[2] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[3]),
        .Q(\out_d_reg_102_reg_n_0_[3] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[4]),
        .Q(\out_d_reg_102_reg_n_0_[4] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[5]),
        .Q(\out_d_reg_102_reg_n_0_[5] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[6]),
        .Q(\out_d_reg_102_reg_n_0_[6] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[7]),
        .Q(\out_d_reg_102_reg_n_0_[7] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[8]),
        .Q(\out_d_reg_102_reg_n_0_[8] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[9]),
        .Q(\out_d_reg_102_reg_n_0_[9] ),
        .R(out_d_reg_102));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_443[0]_i_1__0 
       (.I0(tmp_88_fu_240_p3[1]),
        .O(out_h_2_fu_224_p2[0]));
  FDRE \out_h_2_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[0]),
        .Q(out_h_2_reg_443[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[10]),
        .Q(out_h_2_reg_443[10]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[11]),
        .Q(out_h_2_reg_443[11]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[12]),
        .Q(out_h_2_reg_443[12]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[12]_i_1__0 
       (.CI(\out_h_2_reg_443_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_2_reg_443_reg[12]_i_1__0_n_0 ,\out_h_2_reg_443_reg[12]_i_1__0_n_1 ,\out_h_2_reg_443_reg[12]_i_1__0_n_2 ,\out_h_2_reg_443_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[12:9]),
        .S(tmp_88_fu_240_p3[13:10]));
  FDRE \out_h_2_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[13]),
        .Q(out_h_2_reg_443[13]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[14]),
        .Q(out_h_2_reg_443[14]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[15]),
        .Q(out_h_2_reg_443[15]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[15]_i_1__0 
       (.CI(\out_h_2_reg_443_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_2_reg_443_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_2_reg_443_reg[15]_i_1__0_n_2 ,\out_h_2_reg_443_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_2_reg_443_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_2_fu_224_p2[15:13]}),
        .S({1'b0,tmp_88_fu_240_p3[16:14]}));
  FDRE \out_h_2_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[1]),
        .Q(out_h_2_reg_443[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[2]),
        .Q(out_h_2_reg_443[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[3]),
        .Q(out_h_2_reg_443[3]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[4]),
        .Q(out_h_2_reg_443[4]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_2_reg_443_reg[4]_i_1__0_n_0 ,\out_h_2_reg_443_reg[4]_i_1__0_n_1 ,\out_h_2_reg_443_reg[4]_i_1__0_n_2 ,\out_h_2_reg_443_reg[4]_i_1__0_n_3 }),
        .CYINIT(tmp_88_fu_240_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[4:1]),
        .S(tmp_88_fu_240_p3[5:2]));
  FDRE \out_h_2_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[5]),
        .Q(out_h_2_reg_443[5]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[6]),
        .Q(out_h_2_reg_443[6]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[7]),
        .Q(out_h_2_reg_443[7]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[8]),
        .Q(out_h_2_reg_443[8]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[8]_i_1__0 
       (.CI(\out_h_2_reg_443_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_2_reg_443_reg[8]_i_1__0_n_0 ,\out_h_2_reg_443_reg[8]_i_1__0_n_1 ,\out_h_2_reg_443_reg[8]_i_1__0_n_2 ,\out_h_2_reg_443_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[8:5]),
        .S(tmp_88_fu_240_p3[9:6]));
  FDRE \out_h_2_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[9]),
        .Q(out_h_2_reg_443[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_137[15]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .O(out_h_reg_1370));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_137[15]_i_2__0 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm11_out));
  FDRE \out_h_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[0]),
        .Q(tmp_88_fu_240_p3[1]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[10]),
        .Q(tmp_88_fu_240_p3[11]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[11]),
        .Q(tmp_88_fu_240_p3[12]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[12]),
        .Q(tmp_88_fu_240_p3[13]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[13]),
        .Q(tmp_88_fu_240_p3[14]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[14]),
        .Q(tmp_88_fu_240_p3[15]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[15]),
        .Q(tmp_88_fu_240_p3[16]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[1]),
        .Q(tmp_88_fu_240_p3[2]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[2]),
        .Q(tmp_88_fu_240_p3[3]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[3]),
        .Q(tmp_88_fu_240_p3[4]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[4]),
        .Q(tmp_88_fu_240_p3[5]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[5]),
        .Q(tmp_88_fu_240_p3[6]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[6]),
        .Q(tmp_88_fu_240_p3[7]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[7]),
        .Q(tmp_88_fu_240_p3[8]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[8]),
        .Q(tmp_88_fu_240_p3[9]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[9]),
        .Q(tmp_88_fu_240_p3[10]),
        .R(out_h_reg_1370));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_466[0]_i_1__0 
       (.I0(tmp_90_fu_271_p3[1]),
        .O(out_w_2_fu_261_p2[0]));
  FDRE \out_w_2_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[0]),
        .Q(out_w_2_reg_466[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[10]),
        .Q(out_w_2_reg_466[10]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[11]),
        .Q(out_w_2_reg_466[11]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[12]),
        .Q(out_w_2_reg_466[12]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[12]_i_1__0 
       (.CI(\out_w_2_reg_466_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_2_reg_466_reg[12]_i_1__0_n_0 ,\out_w_2_reg_466_reg[12]_i_1__0_n_1 ,\out_w_2_reg_466_reg[12]_i_1__0_n_2 ,\out_w_2_reg_466_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[12:9]),
        .S(tmp_90_fu_271_p3[13:10]));
  FDRE \out_w_2_reg_466_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[13]),
        .Q(out_w_2_reg_466[13]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[14]),
        .Q(out_w_2_reg_466[14]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[15]),
        .Q(out_w_2_reg_466[15]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[15]_i_1__0 
       (.CI(\out_w_2_reg_466_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_2_reg_466_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_2_reg_466_reg[15]_i_1__0_n_2 ,\out_w_2_reg_466_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_2_reg_466_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_2_fu_261_p2[15:13]}),
        .S({1'b0,tmp_90_fu_271_p3[16:14]}));
  FDRE \out_w_2_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[1]),
        .Q(out_w_2_reg_466[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[2]),
        .Q(out_w_2_reg_466[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[3]),
        .Q(out_w_2_reg_466[3]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[4]),
        .Q(out_w_2_reg_466[4]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_2_reg_466_reg[4]_i_1__0_n_0 ,\out_w_2_reg_466_reg[4]_i_1__0_n_1 ,\out_w_2_reg_466_reg[4]_i_1__0_n_2 ,\out_w_2_reg_466_reg[4]_i_1__0_n_3 }),
        .CYINIT(tmp_90_fu_271_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[4:1]),
        .S(tmp_90_fu_271_p3[5:2]));
  FDRE \out_w_2_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[5]),
        .Q(out_w_2_reg_466[5]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[6]),
        .Q(out_w_2_reg_466[6]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[7]),
        .Q(out_w_2_reg_466[7]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[8]),
        .Q(out_w_2_reg_466[8]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[8]_i_1__0 
       (.CI(\out_w_2_reg_466_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_2_reg_466_reg[8]_i_1__0_n_0 ,\out_w_2_reg_466_reg[8]_i_1__0_n_1 ,\out_w_2_reg_466_reg[8]_i_1__0_n_2 ,\out_w_2_reg_466_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[8:5]),
        .S(tmp_90_fu_271_p3[9:6]));
  FDRE \out_w_2_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[9]),
        .Q(out_w_2_reg_466[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_w_reg_149[15]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state6),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(\in_h_reg_160_reg_n_0_[0] ),
        .O(out_w_reg_149));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_reg_149[15]_i_2__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm10_out));
  FDRE \out_w_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[0]),
        .Q(tmp_90_fu_271_p3[1]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[10]),
        .Q(tmp_90_fu_271_p3[11]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[11]),
        .Q(tmp_90_fu_271_p3[12]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[12]),
        .Q(tmp_90_fu_271_p3[13]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[13]),
        .Q(tmp_90_fu_271_p3[14]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[14]),
        .Q(tmp_90_fu_271_p3[15]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[15]),
        .Q(tmp_90_fu_271_p3[16]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[1]),
        .Q(tmp_90_fu_271_p3[2]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[2]),
        .Q(tmp_90_fu_271_p3[3]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[3]),
        .Q(tmp_90_fu_271_p3[4]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[4]),
        .Q(tmp_90_fu_271_p3[5]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[5]),
        .Q(tmp_90_fu_271_p3[6]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[6]),
        .Q(tmp_90_fu_271_p3[7]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[7]),
        .Q(tmp_90_fu_271_p3[8]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[8]),
        .Q(tmp_90_fu_271_p3[9]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[9]),
        .Q(tmp_90_fu_271_p3[10]),
        .R(out_w_reg_149));
  FDRE \phi_mul2_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[0]),
        .Q(phi_mul2_reg_125[0]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[1]),
        .Q(phi_mul2_reg_125[1]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[2]),
        .Q(phi_mul2_reg_125[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[3]),
        .Q(phi_mul2_reg_125[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[4]),
        .Q(phi_mul2_reg_125[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[5]),
        .Q(phi_mul2_reg_125[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[6]),
        .Q(phi_mul2_reg_125[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[7]),
        .Q(phi_mul2_reg_125[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[8]),
        .Q(phi_mul2_reg_125[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[10]),
        .Q(phi_mul_reg_113[10]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[1]),
        .Q(phi_mul_reg_113[1]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[2]),
        .Q(phi_mul_reg_113[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[3]),
        .Q(phi_mul_reg_113[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[4]),
        .Q(phi_mul_reg_113[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[5]),
        .Q(phi_mul_reg_113[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[6]),
        .Q(phi_mul_reg_113[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[7]),
        .Q(phi_mul_reg_113[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[8]),
        .Q(phi_mul_reg_113[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[9]),
        .Q(phi_mul_reg_113[9]),
        .R(out_d_reg_102));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h8A00)) 
    ram_reg_i_11__5
       (.I0(ap_CS_fsm_state10),
        .I1(ram_reg),
        .I2(tmp_95_reg_518),
        .I3(Q[1]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    ram_reg_i_12__1
       (.I0(tmp_95_reg_518),
        .I1(ram_reg),
        .I2(ap_CS_fsm_state10),
        .O(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_we0));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    ram_reg_i_1__4
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_we0),
        .I1(ap_CS_fsm_state9),
        .I2(Q[1]),
        .I3(ram_reg_0),
        .I4(Q[2]),
        .O(MaxPooling2D_1_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(ADDRARDADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_30__5
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .I2(\in_w_reg_171_reg_n_0_[1] ),
        .O(\ap_CS_fsm_reg[8]_0 ));
  CARRY4 ram_reg_i_32__3
       (.CI(ram_reg_i_33__3_n_0),
        .CO({NLW_ram_reg_i_32__3_CO_UNCONNECTED[3:2],ram_reg_i_32__3_n_2,ram_reg_i_32__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_32__3_O_UNCONNECTED[3],grp_max_pooling2d_fix16_fu_639_input_r_address0[10:8]}),
        .S({1'b0,tmp_94_reg_504_reg_n_95,tmp_94_reg_504_reg_n_96,tmp_94_reg_504_reg_n_97}));
  CARRY4 ram_reg_i_33__3
       (.CI(ram_reg_i_34__1_n_0),
        .CO({ram_reg_i_33__3_n_0,ram_reg_i_33__3_n_1,ram_reg_i_33__3_n_2,ram_reg_i_33__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_fu_639_input_r_address0[7:4]),
        .S({tmp_94_reg_504_reg_n_98,tmp_94_reg_504_reg_n_99,tmp_94_reg_504_reg_n_100,tmp_94_reg_504_reg_n_101}));
  CARRY4 ram_reg_i_34__1
       (.CI(1'b0),
        .CO({ram_reg_i_34__1_n_0,ram_reg_i_34__1_n_1,ram_reg_i_34__1_n_2,ram_reg_i_34__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_94_reg_504_reg_n_104,tmp_94_reg_504_reg_n_105}),
        .O(grp_max_pooling2d_fix16_fu_639_input_r_address0[3:0]),
        .S({tmp_94_reg_504_reg_n_102,tmp_94_reg_504_reg_n_103,ram_reg_i_40__0_n_0,ram_reg_i_41__0_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40__0
       (.I0(tmp_94_reg_504_reg_n_104),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .O(ram_reg_i_40__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41__0
       (.I0(tmp_94_reg_504_reg_n_105),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .O(ram_reg_i_41__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__7
       (.I0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_20_reg_481[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_20_reg_481),
        .O(\tmp_20_reg_481[0]_i_1_n_0 ));
  FDRE \tmp_20_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_20_reg_481[0]_i_1_n_0 ),
        .Q(tmp_20_reg_481),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[10]),
        .Q(tmp_88_cast_reg_453[10]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[1]),
        .Q(tmp_88_cast_reg_453[1]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[2]),
        .Q(tmp_88_cast_reg_453[2]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[3]),
        .Q(tmp_88_cast_reg_453[3]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[4]),
        .Q(tmp_88_cast_reg_453[4]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[5]),
        .Q(tmp_88_cast_reg_453[5]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[6]),
        .Q(tmp_88_cast_reg_453[6]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[7]),
        .Q(tmp_88_cast_reg_453[7]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[8]),
        .Q(tmp_88_cast_reg_453[8]),
        .R(1'b0));
  FDRE \tmp_88_cast_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_88_fu_240_p3[9]),
        .Q(tmp_88_cast_reg_453[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_94_reg_504_reg
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_94_reg_504_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_94_reg_504_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_90_fu_271_p3[10:1],1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_94_reg_504_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_94_reg_504_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp2_reg_4940),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(in_h_reg_1600),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_94_reg_504_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_94_reg_504_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_94_reg_504_reg_P_UNCONNECTED[47:11],tmp_94_reg_504_reg_n_95,tmp_94_reg_504_reg_n_96,tmp_94_reg_504_reg_n_97,tmp_94_reg_504_reg_n_98,tmp_94_reg_504_reg_n_99,tmp_94_reg_504_reg_n_100,tmp_94_reg_504_reg_n_101,tmp_94_reg_504_reg_n_102,tmp_94_reg_504_reg_n_103,tmp_94_reg_504_reg_n_104,tmp_94_reg_504_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_94_reg_504_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_94_reg_504_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_94_reg_504_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_94_reg_504_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    tmp_94_reg_504_reg_i_1
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .O(tmp2_reg_4940));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_10
       (.I0(phi_mul_reg_113[7]),
        .I1(tmp_88_cast_reg_453[7]),
        .I2(tmp_88_cast_reg_453[8]),
        .I3(phi_mul_reg_113[8]),
        .O(tmp_94_reg_504_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_94_reg_504_reg_i_11
       (.I0(tmp_88_cast_reg_453[6]),
        .I1(phi_mul_reg_113[6]),
        .O(tmp_94_reg_504_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_94_reg_504_reg_i_12
       (.I0(tmp_88_cast_reg_453[5]),
        .I1(phi_mul_reg_113[5]),
        .O(tmp_94_reg_504_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_94_reg_504_reg_i_13
       (.I0(tmp_88_cast_reg_453[4]),
        .I1(phi_mul_reg_113[4]),
        .O(tmp_94_reg_504_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_94_reg_504_reg_i_14
       (.I0(tmp_88_cast_reg_453[3]),
        .I1(phi_mul_reg_113[3]),
        .O(tmp_94_reg_504_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_15
       (.I0(phi_mul_reg_113[6]),
        .I1(tmp_88_cast_reg_453[6]),
        .I2(tmp_88_cast_reg_453[7]),
        .I3(phi_mul_reg_113[7]),
        .O(tmp_94_reg_504_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_16
       (.I0(phi_mul_reg_113[5]),
        .I1(tmp_88_cast_reg_453[5]),
        .I2(tmp_88_cast_reg_453[6]),
        .I3(phi_mul_reg_113[6]),
        .O(tmp_94_reg_504_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_17
       (.I0(phi_mul_reg_113[4]),
        .I1(tmp_88_cast_reg_453[4]),
        .I2(tmp_88_cast_reg_453[5]),
        .I3(phi_mul_reg_113[5]),
        .O(tmp_94_reg_504_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_18
       (.I0(phi_mul_reg_113[3]),
        .I1(tmp_88_cast_reg_453[3]),
        .I2(tmp_88_cast_reg_453[4]),
        .I3(phi_mul_reg_113[4]),
        .O(tmp_94_reg_504_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_94_reg_504_reg_i_19
       (.I0(tmp_88_cast_reg_453[2]),
        .I1(phi_mul_reg_113[2]),
        .O(tmp_94_reg_504_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_94_reg_504_reg_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond2_fu_256_p2),
        .O(in_h_reg_1600));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_94_reg_504_reg_i_20
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(tmp_88_cast_reg_453[1]),
        .I2(phi_mul_reg_113[1]),
        .O(tmp_94_reg_504_reg_i_20_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_21
       (.I0(phi_mul_reg_113[2]),
        .I1(tmp_88_cast_reg_453[2]),
        .I2(tmp_88_cast_reg_453[3]),
        .I3(phi_mul_reg_113[3]),
        .O(tmp_94_reg_504_reg_i_21_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    tmp_94_reg_504_reg_i_22
       (.I0(phi_mul_reg_113[1]),
        .I1(tmp_88_cast_reg_453[1]),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(tmp_88_cast_reg_453[2]),
        .I4(phi_mul_reg_113[2]),
        .O(tmp_94_reg_504_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_94_reg_504_reg_i_23
       (.I0(1'b0),
        .I1(tmp_88_cast_reg_453[1]),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(phi_mul_reg_113[1]),
        .O(tmp_94_reg_504_reg_i_23_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_94_reg_504_reg_i_24
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .O(tmp_94_reg_504_reg_i_24_n_0));
  CARRY4 tmp_94_reg_504_reg_i_3
       (.CI(tmp_94_reg_504_reg_i_4_n_0),
        .CO({NLW_tmp_94_reg_504_reg_i_3_CO_UNCONNECTED[3:2],tmp_94_reg_504_reg_i_3_n_2,tmp_94_reg_504_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_94_reg_504_reg_i_6_n_0,tmp_94_reg_504_reg_i_7_n_0}),
        .O({NLW_tmp_94_reg_504_reg_i_3_O_UNCONNECTED[3],A[10:8]}),
        .S({1'b0,tmp_94_reg_504_reg_i_8_n_0,tmp_94_reg_504_reg_i_9_n_0,tmp_94_reg_504_reg_i_10_n_0}));
  CARRY4 tmp_94_reg_504_reg_i_4
       (.CI(tmp_94_reg_504_reg_i_5_n_0),
        .CO({tmp_94_reg_504_reg_i_4_n_0,tmp_94_reg_504_reg_i_4_n_1,tmp_94_reg_504_reg_i_4_n_2,tmp_94_reg_504_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_94_reg_504_reg_i_11_n_0,tmp_94_reg_504_reg_i_12_n_0,tmp_94_reg_504_reg_i_13_n_0,tmp_94_reg_504_reg_i_14_n_0}),
        .O(A[7:4]),
        .S({tmp_94_reg_504_reg_i_15_n_0,tmp_94_reg_504_reg_i_16_n_0,tmp_94_reg_504_reg_i_17_n_0,tmp_94_reg_504_reg_i_18_n_0}));
  CARRY4 tmp_94_reg_504_reg_i_5
       (.CI(1'b0),
        .CO({tmp_94_reg_504_reg_i_5_n_0,tmp_94_reg_504_reg_i_5_n_1,tmp_94_reg_504_reg_i_5_n_2,tmp_94_reg_504_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_94_reg_504_reg_i_19_n_0,tmp_94_reg_504_reg_i_20_n_0,1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_94_reg_504_reg_i_21_n_0,tmp_94_reg_504_reg_i_22_n_0,tmp_94_reg_504_reg_i_23_n_0,tmp_94_reg_504_reg_i_24_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_94_reg_504_reg_i_6
       (.I0(tmp_88_cast_reg_453[8]),
        .I1(phi_mul_reg_113[8]),
        .O(tmp_94_reg_504_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_94_reg_504_reg_i_7
       (.I0(tmp_88_cast_reg_453[7]),
        .I1(phi_mul_reg_113[7]),
        .O(tmp_94_reg_504_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_8
       (.I0(phi_mul_reg_113[9]),
        .I1(tmp_88_cast_reg_453[9]),
        .I2(tmp_88_cast_reg_453[10]),
        .I3(phi_mul_reg_113[10]),
        .O(tmp_94_reg_504_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_94_reg_504_reg_i_9
       (.I0(phi_mul_reg_113[8]),
        .I1(tmp_88_cast_reg_453[8]),
        .I2(tmp_88_cast_reg_453[9]),
        .I3(phi_mul_reg_113[9]),
        .O(tmp_94_reg_504_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFBC0C8)) 
    \tmp_95_reg_518[0]_i_1 
       (.I0(tmp_20_reg_481),
        .I1(ap_CS_fsm_state9),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(tmp_95_reg_518),
        .O(\tmp_95_reg_518[0]_i_1_n_0 ));
  FDRE \tmp_95_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_95_reg_518[0]_i_1_n_0 ),
        .Q(tmp_95_reg_518),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "max_pooling2d_fix16_1" *) 
module design_1_network_0_0_max_pooling2d_fix16_1
   (grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0,
    D,
    ce0,
    WEA,
    addr0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    ap_clk,
    ram_reg_0,
    grp_max_pooling2d_fix16_1_fu_626_ap_start_reg,
    Q,
    ram_reg_0_0,
    input_r_address0,
    SR);
  output [13:0]grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
  output [1:0]D;
  output ce0;
  output [0:0]WEA;
  output [11:0]addr0;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  input ap_clk;
  input [0:0]ram_reg_0;
  input grp_max_pooling2d_fix16_1_fu_626_ap_start_reg;
  input [2:0]Q;
  input [0:0]ram_reg_0_0;
  input [11:0]input_r_address0;
  input [0:0]SR;

  wire [13:0]A;
  wire [11:0]B;
  wire CEM;
  wire CEP;
  wire [1:0]D;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_10_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_11_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_12_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_13_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_14_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_15_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_1_n_1;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_1_n_2;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_1_n_3;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_1;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_2;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_3;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_1;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_2;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_3;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_4_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_5_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_6_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_7_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_8_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_9_n_0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire \ap_CS_fsm[2]_i_4__8_n_0 ;
  wire \ap_CS_fsm[2]_i_5__8_n_0 ;
  wire \ap_CS_fsm[2]_i_6__8_n_0 ;
  wire \ap_CS_fsm[2]_i_7__8_n_0 ;
  wire \ap_CS_fsm[2]_i_8__10_n_0 ;
  wire \ap_CS_fsm[2]_i_9__8_n_0 ;
  wire \ap_CS_fsm[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__4_n_0 ;
  wire \ap_CS_fsm[3]_i_6__4_n_0 ;
  wire \ap_CS_fsm[3]_i_7__4_n_0 ;
  wire \ap_CS_fsm[3]_i_8__1_n_0 ;
  wire \ap_CS_fsm[3]_i_9__1_n_0 ;
  wire \ap_CS_fsm[5]_i_4_n_0 ;
  wire \ap_CS_fsm[5]_i_5_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire \ap_CS_fsm[5]_i_7_n_0 ;
  wire \ap_CS_fsm[5]_i_8_n_0 ;
  wire \ap_CS_fsm[5]_i_9__0_n_0 ;
  wire \ap_CS_fsm[6]_i_1__10_n_0 ;
  wire \ap_CS_fsm[9]_i_1__4_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__4_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ce0;
  wire exitcond2_fu_256_p2;
  wire exitcond3_fu_219_p2;
  wire exitcond4_fu_208_p2;
  wire [13:0]grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
  wire [11:0]grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0;
  wire grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0;
  wire grp_max_pooling2d_fix16_1_fu_626_ap_start_reg;
  wire [1:0]in_h_1_reg_489;
  wire \in_h_1_reg_489[0]_i_1_n_0 ;
  wire \in_h_1_reg_489[1]_i_1_n_0 ;
  wire in_h_reg_1600;
  wire \in_h_reg_160[0]_i_1_n_0 ;
  wire \in_h_reg_160[1]_i_1_n_0 ;
  wire \in_h_reg_160_reg_n_0_[0] ;
  wire \in_h_reg_160_reg_n_0_[1] ;
  wire [1:0]in_w_1_reg_513;
  wire \in_w_1_reg_513[0]_i_1_n_0 ;
  wire \in_w_1_reg_513[1]_i_1_n_0 ;
  wire \in_w_reg_171[0]_i_1_n_0 ;
  wire \in_w_reg_171[1]_i_1_n_0 ;
  wire \in_w_reg_171_reg_n_0_[0] ;
  wire \in_w_reg_171_reg_n_0_[1] ;
  wire [11:0]input_r_address0;
  wire [11:1]next_mul3_fu_198_p2;
  wire [11:1]next_mul3_reg_422;
  wire \next_mul3_reg_422[5]_i_2_n_0 ;
  wire \next_mul3_reg_422[5]_i_3_n_0 ;
  wire \next_mul3_reg_422_reg[11]_i_1_n_3 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_0 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_3 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_0 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_3 ;
  wire [13:2]next_mul_fu_203_p2;
  wire [13:2]next_mul_reg_427;
  wire \next_mul_reg_427[6]_i_2_n_0 ;
  wire \next_mul_reg_427[6]_i_3_n_0 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_3 ;
  wire \next_mul_reg_427_reg[13]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[13]_i_1_n_3 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_3 ;
  wire [15:0]out_d_2_fu_213_p2;
  wire [15:0]out_d_2_reg_435;
  wire \out_d_2_reg_435_reg[12]_i_1_n_0 ;
  wire \out_d_2_reg_435_reg[12]_i_1_n_1 ;
  wire \out_d_2_reg_435_reg[12]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[12]_i_1_n_3 ;
  wire \out_d_2_reg_435_reg[15]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[15]_i_1_n_3 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_0 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_1 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_3 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_0 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_1 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_3 ;
  wire out_d_reg_102;
  wire \out_d_reg_102_reg_n_0_[0] ;
  wire \out_d_reg_102_reg_n_0_[10] ;
  wire \out_d_reg_102_reg_n_0_[11] ;
  wire \out_d_reg_102_reg_n_0_[12] ;
  wire \out_d_reg_102_reg_n_0_[13] ;
  wire \out_d_reg_102_reg_n_0_[14] ;
  wire \out_d_reg_102_reg_n_0_[15] ;
  wire \out_d_reg_102_reg_n_0_[1] ;
  wire \out_d_reg_102_reg_n_0_[2] ;
  wire \out_d_reg_102_reg_n_0_[3] ;
  wire \out_d_reg_102_reg_n_0_[4] ;
  wire \out_d_reg_102_reg_n_0_[5] ;
  wire \out_d_reg_102_reg_n_0_[6] ;
  wire \out_d_reg_102_reg_n_0_[7] ;
  wire \out_d_reg_102_reg_n_0_[8] ;
  wire \out_d_reg_102_reg_n_0_[9] ;
  wire [15:0]out_h_2_fu_224_p2;
  wire [15:0]out_h_2_reg_443;
  wire \out_h_2_reg_443_reg[12]_i_1_n_0 ;
  wire \out_h_2_reg_443_reg[12]_i_1_n_1 ;
  wire \out_h_2_reg_443_reg[12]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[12]_i_1_n_3 ;
  wire \out_h_2_reg_443_reg[15]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[15]_i_1_n_3 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_0 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_1 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_3 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_0 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_1 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_3 ;
  wire out_h_reg_1370;
  wire [15:0]out_w_2_fu_261_p2;
  wire [15:0]out_w_2_reg_466;
  wire \out_w_2_reg_466_reg[12]_i_1_n_0 ;
  wire \out_w_2_reg_466_reg[12]_i_1_n_1 ;
  wire \out_w_2_reg_466_reg[12]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[12]_i_1_n_3 ;
  wire \out_w_2_reg_466_reg[15]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[15]_i_1_n_3 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_0 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_1 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_3 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_0 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_1 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_3 ;
  wire out_w_reg_149;
  wire [11:1]phi_mul2_reg_125;
  wire [13:2]phi_mul_reg_113;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_i_21__4_n_3;
  wire ram_reg_0_i_22__3_n_0;
  wire ram_reg_0_i_22__3_n_1;
  wire ram_reg_0_i_22__3_n_2;
  wire ram_reg_0_i_22__3_n_3;
  wire ram_reg_0_i_23__1_n_0;
  wire ram_reg_0_i_23__1_n_1;
  wire ram_reg_0_i_23__1_n_2;
  wire ram_reg_0_i_23__1_n_3;
  wire ram_reg_0_i_24__3_n_0;
  wire ram_reg_0_i_24__3_n_1;
  wire ram_reg_0_i_24__3_n_2;
  wire ram_reg_0_i_24__3_n_3;
  wire ram_reg_0_i_26__3_n_0;
  wire ram_reg_0_i_27__3_n_0;
  wire tmp2_reg_4940;
  wire tmp_18_reg_481;
  wire \tmp_18_reg_481[0]_i_1_n_0 ;
  wire [16:1]tmp_77_fu_240_p3;
  wire [16:1]tmp_79_fu_271_p3;
  wire tmp_83_reg_504_reg_i_10_n_0;
  wire tmp_83_reg_504_reg_i_11_n_0;
  wire tmp_83_reg_504_reg_i_12_n_0;
  wire tmp_83_reg_504_reg_i_13_n_0;
  wire tmp_83_reg_504_reg_i_14_n_0;
  wire tmp_83_reg_504_reg_i_15_n_0;
  wire tmp_83_reg_504_reg_i_16_n_0;
  wire tmp_83_reg_504_reg_i_17_n_0;
  wire tmp_83_reg_504_reg_i_18_n_0;
  wire tmp_83_reg_504_reg_i_19_n_0;
  wire tmp_83_reg_504_reg_i_20_n_0;
  wire tmp_83_reg_504_reg_i_21_n_0;
  wire tmp_83_reg_504_reg_i_22_n_0;
  wire tmp_83_reg_504_reg_i_23_n_0;
  wire tmp_83_reg_504_reg_i_24_n_0;
  wire tmp_83_reg_504_reg_i_25_n_0;
  wire tmp_83_reg_504_reg_i_26_n_0;
  wire tmp_83_reg_504_reg_i_27_n_0;
  wire tmp_83_reg_504_reg_i_28_n_0;
  wire tmp_83_reg_504_reg_i_29_n_0;
  wire tmp_83_reg_504_reg_i_30_n_0;
  wire tmp_83_reg_504_reg_i_31_n_0;
  wire tmp_83_reg_504_reg_i_3_n_3;
  wire tmp_83_reg_504_reg_i_4_n_0;
  wire tmp_83_reg_504_reg_i_4_n_1;
  wire tmp_83_reg_504_reg_i_4_n_2;
  wire tmp_83_reg_504_reg_i_4_n_3;
  wire tmp_83_reg_504_reg_i_5_n_0;
  wire tmp_83_reg_504_reg_i_5_n_1;
  wire tmp_83_reg_504_reg_i_5_n_2;
  wire tmp_83_reg_504_reg_i_5_n_3;
  wire tmp_83_reg_504_reg_i_6_n_0;
  wire tmp_83_reg_504_reg_i_6_n_1;
  wire tmp_83_reg_504_reg_i_6_n_2;
  wire tmp_83_reg_504_reg_i_6_n_3;
  wire tmp_83_reg_504_reg_i_7_n_0;
  wire tmp_83_reg_504_reg_i_8_n_0;
  wire tmp_83_reg_504_reg_i_9_n_0;
  wire tmp_83_reg_504_reg_n_100;
  wire tmp_83_reg_504_reg_n_101;
  wire tmp_83_reg_504_reg_n_102;
  wire tmp_83_reg_504_reg_n_103;
  wire tmp_83_reg_504_reg_n_104;
  wire tmp_83_reg_504_reg_n_105;
  wire tmp_83_reg_504_reg_n_92;
  wire tmp_83_reg_504_reg_n_93;
  wire tmp_83_reg_504_reg_n_94;
  wire tmp_83_reg_504_reg_n_95;
  wire tmp_83_reg_504_reg_n_96;
  wire tmp_83_reg_504_reg_n_97;
  wire tmp_83_reg_504_reg_n_98;
  wire tmp_83_reg_504_reg_n_99;
  wire tmp_84_reg_518;
  wire \tmp_84_reg_518[0]_i_1_n_0 ;
  wire [13:1]tmp_87_cast_reg_453;
  wire tmp_reg_4480;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_OVERFLOW_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_MaxPooling2D_0_array_1_reg_476_reg_P_UNCONNECTED;
  wire [47:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_MaxPooling2D_0_array_1_reg_476_reg_i_1_CO_UNCONNECTED;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__8_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__4_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul3_reg_422_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_422_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_427_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_427_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_2_reg_435_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_2_reg_435_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_2_reg_443_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_2_reg_443_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_2_reg_466_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_2_reg_466_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_21__4_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_21__4_O_UNCONNECTED;
  wire NLW_tmp_83_reg_504_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_83_reg_504_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_83_reg_504_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_83_reg_504_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_83_reg_504_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_83_reg_504_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_83_reg_504_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_83_reg_504_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_83_reg_504_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_83_reg_504_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_83_reg_504_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_83_reg_504_reg_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_83_reg_504_reg_i_3_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    MaxPooling2D_0_array_1_reg_476_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_2_reg_466[11:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_reg_4480),
        .CEC(ap_NS_fsm10_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state4),
        .CEP(in_h_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_MaxPooling2D_0_array_1_reg_476_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_MaxPooling2D_0_array_1_reg_476_reg_P_UNCONNECTED[47:12],grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0}),
        .PATTERNBDETECT(NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_reg_149),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_MaxPooling2D_0_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 MaxPooling2D_0_array_1_reg_476_reg_i_1
       (.CI(MaxPooling2D_0_array_1_reg_476_reg_i_2_n_0),
        .CO({NLW_MaxPooling2D_0_array_1_reg_476_reg_i_1_CO_UNCONNECTED[3],MaxPooling2D_0_array_1_reg_476_reg_i_1_n_1,MaxPooling2D_0_array_1_reg_476_reg_i_1_n_2,MaxPooling2D_0_array_1_reg_476_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_77_fu_240_p3[11:9]}),
        .O(B[11:8]),
        .S({MaxPooling2D_0_array_1_reg_476_reg_i_4_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_5_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_6_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_10
       (.I0(tmp_77_fu_240_p3[6]),
        .I1(phi_mul2_reg_125[5]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_11
       (.I0(tmp_77_fu_240_p3[5]),
        .I1(phi_mul2_reg_125[4]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_12
       (.I0(tmp_77_fu_240_p3[4]),
        .I1(phi_mul2_reg_125[3]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_13
       (.I0(tmp_77_fu_240_p3[3]),
        .I1(phi_mul2_reg_125[2]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_14
       (.I0(tmp_77_fu_240_p3[2]),
        .I1(phi_mul2_reg_125[1]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_15
       (.I0(tmp_77_fu_240_p3[1]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_15_n_0));
  CARRY4 MaxPooling2D_0_array_1_reg_476_reg_i_2
       (.CI(MaxPooling2D_0_array_1_reg_476_reg_i_3_n_0),
        .CO({MaxPooling2D_0_array_1_reg_476_reg_i_2_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_2_n_1,MaxPooling2D_0_array_1_reg_476_reg_i_2_n_2,MaxPooling2D_0_array_1_reg_476_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_77_fu_240_p3[8:5]),
        .O(B[7:4]),
        .S({MaxPooling2D_0_array_1_reg_476_reg_i_8_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_9_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_10_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_11_n_0}));
  CARRY4 MaxPooling2D_0_array_1_reg_476_reg_i_3
       (.CI(1'b0),
        .CO({MaxPooling2D_0_array_1_reg_476_reg_i_3_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_3_n_1,MaxPooling2D_0_array_1_reg_476_reg_i_3_n_2,MaxPooling2D_0_array_1_reg_476_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_77_fu_240_p3[4:1]),
        .O(B[3:0]),
        .S({MaxPooling2D_0_array_1_reg_476_reg_i_12_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_13_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_14_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_4
       (.I0(tmp_77_fu_240_p3[12]),
        .I1(phi_mul2_reg_125[11]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_5
       (.I0(tmp_77_fu_240_p3[11]),
        .I1(phi_mul2_reg_125[10]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_6
       (.I0(tmp_77_fu_240_p3[10]),
        .I1(phi_mul2_reg_125[9]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_7
       (.I0(tmp_77_fu_240_p3[9]),
        .I1(phi_mul2_reg_125[8]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_8
       (.I0(tmp_77_fu_240_p3[8]),
        .I1(phi_mul2_reg_125[7]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_9
       (.I0(tmp_77_fu_240_p3[7]),
        .I1(phi_mul2_reg_125[6]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond4_fu_208_p2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond3_fu_219_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .I2(exitcond2_fu_256_p2),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__8 
       (.I0(\out_d_reg_102_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__8 
       (.I0(\out_d_reg_102_reg_n_0_[14] ),
        .I1(\out_d_reg_102_reg_n_0_[13] ),
        .I2(\out_d_reg_102_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__8 
       (.I0(\out_d_reg_102_reg_n_0_[11] ),
        .I1(\out_d_reg_102_reg_n_0_[10] ),
        .I2(\out_d_reg_102_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__8 
       (.I0(\out_d_reg_102_reg_n_0_[8] ),
        .I1(\out_d_reg_102_reg_n_0_[7] ),
        .I2(\out_d_reg_102_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__8_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__10 
       (.I0(\out_d_reg_102_reg_n_0_[5] ),
        .I1(\out_d_reg_102_reg_n_0_[4] ),
        .I2(\out_d_reg_102_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__8 
       (.I0(\out_d_reg_102_reg_n_0_[2] ),
        .I1(\out_d_reg_102_reg_n_0_[1] ),
        .I2(\out_d_reg_102_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__13 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond3_fu_219_p2),
        .O(tmp_reg_4480));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(tmp_77_fu_240_p3[16]),
        .O(\ap_CS_fsm[3]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__4 
       (.I0(tmp_77_fu_240_p3[15]),
        .I1(tmp_77_fu_240_p3[14]),
        .I2(tmp_77_fu_240_p3[13]),
        .O(\ap_CS_fsm[3]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__4 
       (.I0(tmp_77_fu_240_p3[12]),
        .I1(tmp_77_fu_240_p3[11]),
        .I2(tmp_77_fu_240_p3[10]),
        .O(\ap_CS_fsm[3]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__4 
       (.I0(tmp_77_fu_240_p3[9]),
        .I1(tmp_77_fu_240_p3[8]),
        .I2(tmp_77_fu_240_p3[7]),
        .O(\ap_CS_fsm[3]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_8__1 
       (.I0(tmp_77_fu_240_p3[4]),
        .I1(tmp_77_fu_240_p3[6]),
        .I2(tmp_77_fu_240_p3[5]),
        .O(\ap_CS_fsm[3]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_9__1 
       (.I0(tmp_77_fu_240_p3[3]),
        .I1(tmp_77_fu_240_p3[2]),
        .I2(tmp_77_fu_240_p3[1]),
        .O(\ap_CS_fsm[3]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(tmp_79_fu_271_p3[16]),
        .O(\ap_CS_fsm[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(tmp_79_fu_271_p3[15]),
        .I1(tmp_79_fu_271_p3[14]),
        .I2(tmp_79_fu_271_p3[13]),
        .O(\ap_CS_fsm[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(tmp_79_fu_271_p3[12]),
        .I1(tmp_79_fu_271_p3[11]),
        .I2(tmp_79_fu_271_p3[10]),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(tmp_79_fu_271_p3[9]),
        .I1(tmp_79_fu_271_p3[8]),
        .I2(tmp_79_fu_271_p3[7]),
        .O(\ap_CS_fsm[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(tmp_79_fu_271_p3[4]),
        .I1(tmp_79_fu_271_p3[6]),
        .I2(tmp_79_fu_271_p3[5]),
        .O(\ap_CS_fsm[5]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_9__0 
       (.I0(tmp_79_fu_271_p3[3]),
        .I1(tmp_79_fu_271_p3[2]),
        .I2(tmp_79_fu_271_p3[1]),
        .O(\ap_CS_fsm[5]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[6]_i_1__10 
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(\in_h_reg_160_reg_n_0_[0] ),
        .O(\ap_CS_fsm[6]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond4_fu_208_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1__3 
       (.I0(CEP),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[8]_i_1__6 
       (.I0(Q[1]),
        .I1(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond4_fu_208_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[9]_i_1__4 
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .O(\ap_CS_fsm[9]_i_1__4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__8 
       (.CI(\ap_CS_fsm_reg[2]_i_3__8_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__8_CO_UNCONNECTED [3:2],exitcond4_fu_208_p2,\ap_CS_fsm_reg[2]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__8_n_0 ,\ap_CS_fsm[2]_i_5__8_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__8_n_0 ,\ap_CS_fsm_reg[2]_i_3__8_n_1 ,\ap_CS_fsm_reg[2]_i_3__8_n_2 ,\ap_CS_fsm_reg[2]_i_3__8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__8_n_0 ,\ap_CS_fsm[2]_i_7__8_n_0 ,\ap_CS_fsm[2]_i_8__10_n_0 ,\ap_CS_fsm[2]_i_9__8_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_4480),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__4 
       (.CI(\ap_CS_fsm_reg[3]_i_3__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__4_CO_UNCONNECTED [3:2],exitcond3_fu_219_p2,\ap_CS_fsm_reg[3]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__0_n_0 ,\ap_CS_fsm[3]_i_5__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__4_n_0 ,\ap_CS_fsm_reg[3]_i_3__4_n_1 ,\ap_CS_fsm_reg[3]_i_3__4_n_2 ,\ap_CS_fsm_reg[3]_i_3__4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__4_n_0 ,\ap_CS_fsm[3]_i_7__4_n_0 ,\ap_CS_fsm[3]_i_8__1_n_0 ,\ap_CS_fsm[3]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(\ap_CS_fsm_reg[5]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED [3:2],exitcond2_fu_256_p2,\ap_CS_fsm_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4_n_0 ,\ap_CS_fsm[5]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3_n_0 ,\ap_CS_fsm_reg[5]_i_3_n_1 ,\ap_CS_fsm_reg[5]_i_3_n_2 ,\ap_CS_fsm_reg[5]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6_n_0 ,\ap_CS_fsm[5]_i_7_n_0 ,\ap_CS_fsm[5]_i_8_n_0 ,\ap_CS_fsm[5]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__10_n_0 ),
        .Q(CEM),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEM),
        .Q(CEP),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__4_n_0 ),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_max_pooling2d_fix16_1_fu_626_ap_start_reg_i_1
       (.I0(exitcond4_fu_208_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .I3(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \in_h_1_reg_489[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(in_h_1_reg_489[0]),
        .O(\in_h_1_reg_489[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_h_1_reg_489[1]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .I3(in_h_1_reg_489[1]),
        .O(\in_h_1_reg_489[1]_i_1_n_0 ));
  FDRE \in_h_1_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[0]_i_1_n_0 ),
        .Q(in_h_1_reg_489[0]),
        .R(1'b0));
  FDRE \in_h_1_reg_489_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[1]_i_1_n_0 ),
        .Q(in_h_1_reg_489[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(in_h_1_reg_489[0]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[1]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(in_h_1_reg_489[1]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \in_h_reg_160[1]_i_2 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm1));
  FDRE \in_h_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[0]_i_1_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_h_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[1]_i_1_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \in_w_1_reg_513[0]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state9),
        .I2(in_w_1_reg_513[0]),
        .O(\in_w_1_reg_513[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_w_1_reg_513[1]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .I3(in_w_1_reg_513[1]),
        .O(\in_w_1_reg_513[1]_i_1_n_0 ));
  FDRE \in_w_1_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[0]_i_1_n_0 ),
        .Q(in_w_1_reg_513[0]),
        .R(1'b0));
  FDRE \in_w_1_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[1]_i_1_n_0 ),
        .Q(in_w_1_reg_513[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[0]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[0]),
        .I3(CEP),
        .O(\in_w_reg_171[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[1]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[1]),
        .I3(CEP),
        .O(\in_w_reg_171[1]_i_1_n_0 ));
  FDRE \in_w_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[0]_i_1_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_w_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[1]_i_1_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[1]_i_1 
       (.I0(phi_mul2_reg_125[1]),
        .O(next_mul3_fu_198_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[5]_i_2 
       (.I0(phi_mul2_reg_125[3]),
        .O(\next_mul3_reg_422[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[5]_i_3 
       (.I0(phi_mul2_reg_125[2]),
        .O(\next_mul3_reg_422[5]_i_3_n_0 ));
  FDRE \next_mul3_reg_422_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[10]),
        .Q(next_mul3_reg_422[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[11]),
        .Q(next_mul3_reg_422[11]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[11]_i_1 
       (.CI(\next_mul3_reg_422_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_422_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul3_reg_422_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_125[10]}),
        .O({\NLW_next_mul3_reg_422_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul3_fu_198_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul2_reg_125[11:10]}));
  FDRE \next_mul3_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[1]),
        .Q(next_mul3_reg_422[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[2]),
        .Q(next_mul3_reg_422[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[3]),
        .Q(next_mul3_reg_422[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[4]),
        .Q(next_mul3_reg_422[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[5]),
        .Q(next_mul3_reg_422[5]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_422_reg[5]_i_1_n_0 ,\next_mul3_reg_422_reg[5]_i_1_n_1 ,\next_mul3_reg_422_reg[5]_i_1_n_2 ,\next_mul3_reg_422_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_125[1]),
        .DI(phi_mul2_reg_125[5:2]),
        .O(next_mul3_fu_198_p2[5:2]),
        .S({phi_mul2_reg_125[5:4],\next_mul3_reg_422[5]_i_2_n_0 ,\next_mul3_reg_422[5]_i_3_n_0 }));
  FDRE \next_mul3_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[6]),
        .Q(next_mul3_reg_422[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[7]),
        .Q(next_mul3_reg_422[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[8]),
        .Q(next_mul3_reg_422[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[9]),
        .Q(next_mul3_reg_422[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[9]_i_1 
       (.CI(\next_mul3_reg_422_reg[5]_i_1_n_0 ),
        .CO({\next_mul3_reg_422_reg[9]_i_1_n_0 ,\next_mul3_reg_422_reg[9]_i_1_n_1 ,\next_mul3_reg_422_reg[9]_i_1_n_2 ,\next_mul3_reg_422_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_125[9:6]),
        .O(next_mul3_fu_198_p2[9:6]),
        .S(phi_mul2_reg_125[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[2]_i_1 
       (.I0(phi_mul_reg_113[2]),
        .O(next_mul_fu_203_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[6]_i_2 
       (.I0(phi_mul_reg_113[4]),
        .O(\next_mul_reg_427[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[6]_i_3 
       (.I0(phi_mul_reg_113[3]),
        .O(\next_mul_reg_427[6]_i_3_n_0 ));
  FDRE \next_mul_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[10]),
        .Q(next_mul_reg_427[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[10]_i_1 
       (.CI(\next_mul_reg_427_reg[6]_i_1_n_0 ),
        .CO({\next_mul_reg_427_reg[10]_i_1_n_0 ,\next_mul_reg_427_reg[10]_i_1_n_1 ,\next_mul_reg_427_reg[10]_i_1_n_2 ,\next_mul_reg_427_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_113[10:7]),
        .O(next_mul_fu_203_p2[10:7]),
        .S(phi_mul_reg_113[10:7]));
  FDRE \next_mul_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[11]),
        .Q(next_mul_reg_427[11]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[12]),
        .Q(next_mul_reg_427[12]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[13]),
        .Q(next_mul_reg_427[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[13]_i_1 
       (.CI(\next_mul_reg_427_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_427_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_427_reg[13]_i_1_n_2 ,\next_mul_reg_427_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_113[12:11]}),
        .O({\NLW_next_mul_reg_427_reg[13]_i_1_O_UNCONNECTED [3],next_mul_fu_203_p2[13:11]}),
        .S({1'b0,phi_mul_reg_113[13:11]}));
  FDRE \next_mul_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[2]),
        .Q(next_mul_reg_427[2]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[3]),
        .Q(next_mul_reg_427[3]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[4]),
        .Q(next_mul_reg_427[4]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[5]),
        .Q(next_mul_reg_427[5]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[6]),
        .Q(next_mul_reg_427[6]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_427_reg[6]_i_1_n_0 ,\next_mul_reg_427_reg[6]_i_1_n_1 ,\next_mul_reg_427_reg[6]_i_1_n_2 ,\next_mul_reg_427_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_113[2]),
        .DI(phi_mul_reg_113[6:3]),
        .O(next_mul_fu_203_p2[6:3]),
        .S({phi_mul_reg_113[6:5],\next_mul_reg_427[6]_i_2_n_0 ,\next_mul_reg_427[6]_i_3_n_0 }));
  FDRE \next_mul_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[7]),
        .Q(next_mul_reg_427[7]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[8]),
        .Q(next_mul_reg_427[8]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[9]),
        .Q(next_mul_reg_427[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_435[0]_i_1 
       (.I0(\out_d_reg_102_reg_n_0_[0] ),
        .O(out_d_2_fu_213_p2[0]));
  FDRE \out_d_2_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[0]),
        .Q(out_d_2_reg_435[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[10]),
        .Q(out_d_2_reg_435[10]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[11]),
        .Q(out_d_2_reg_435[11]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[12]),
        .Q(out_d_2_reg_435[12]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[12]_i_1 
       (.CI(\out_d_2_reg_435_reg[8]_i_1_n_0 ),
        .CO({\out_d_2_reg_435_reg[12]_i_1_n_0 ,\out_d_2_reg_435_reg[12]_i_1_n_1 ,\out_d_2_reg_435_reg[12]_i_1_n_2 ,\out_d_2_reg_435_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[12:9]),
        .S({\out_d_reg_102_reg_n_0_[12] ,\out_d_reg_102_reg_n_0_[11] ,\out_d_reg_102_reg_n_0_[10] ,\out_d_reg_102_reg_n_0_[9] }));
  FDRE \out_d_2_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[13]),
        .Q(out_d_2_reg_435[13]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[14]),
        .Q(out_d_2_reg_435[14]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[15]),
        .Q(out_d_2_reg_435[15]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[15]_i_1 
       (.CI(\out_d_2_reg_435_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_2_reg_435_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_2_reg_435_reg[15]_i_1_n_2 ,\out_d_2_reg_435_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_2_reg_435_reg[15]_i_1_O_UNCONNECTED [3],out_d_2_fu_213_p2[15:13]}),
        .S({1'b0,\out_d_reg_102_reg_n_0_[15] ,\out_d_reg_102_reg_n_0_[14] ,\out_d_reg_102_reg_n_0_[13] }));
  FDRE \out_d_2_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[1]),
        .Q(out_d_2_reg_435[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[2]),
        .Q(out_d_2_reg_435[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[3]),
        .Q(out_d_2_reg_435[3]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[4]),
        .Q(out_d_2_reg_435[4]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_2_reg_435_reg[4]_i_1_n_0 ,\out_d_2_reg_435_reg[4]_i_1_n_1 ,\out_d_2_reg_435_reg[4]_i_1_n_2 ,\out_d_2_reg_435_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_102_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[4:1]),
        .S({\out_d_reg_102_reg_n_0_[4] ,\out_d_reg_102_reg_n_0_[3] ,\out_d_reg_102_reg_n_0_[2] ,\out_d_reg_102_reg_n_0_[1] }));
  FDRE \out_d_2_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[5]),
        .Q(out_d_2_reg_435[5]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[6]),
        .Q(out_d_2_reg_435[6]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[7]),
        .Q(out_d_2_reg_435[7]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[8]),
        .Q(out_d_2_reg_435[8]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[8]_i_1 
       (.CI(\out_d_2_reg_435_reg[4]_i_1_n_0 ),
        .CO({\out_d_2_reg_435_reg[8]_i_1_n_0 ,\out_d_2_reg_435_reg[8]_i_1_n_1 ,\out_d_2_reg_435_reg[8]_i_1_n_2 ,\out_d_2_reg_435_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[8:5]),
        .S({\out_d_reg_102_reg_n_0_[8] ,\out_d_reg_102_reg_n_0_[7] ,\out_d_reg_102_reg_n_0_[6] ,\out_d_reg_102_reg_n_0_[5] }));
  FDRE \out_d_2_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[9]),
        .Q(out_d_2_reg_435[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_102[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond3_fu_219_p2),
        .O(out_d_reg_102));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_102[15]_i_2 
       (.I0(exitcond3_fu_219_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm12_out));
  FDRE \out_d_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[0]),
        .Q(\out_d_reg_102_reg_n_0_[0] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[10]),
        .Q(\out_d_reg_102_reg_n_0_[10] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[11]),
        .Q(\out_d_reg_102_reg_n_0_[11] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[12]),
        .Q(\out_d_reg_102_reg_n_0_[12] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[13]),
        .Q(\out_d_reg_102_reg_n_0_[13] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[14]),
        .Q(\out_d_reg_102_reg_n_0_[14] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[15]),
        .Q(\out_d_reg_102_reg_n_0_[15] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[1]),
        .Q(\out_d_reg_102_reg_n_0_[1] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[2]),
        .Q(\out_d_reg_102_reg_n_0_[2] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[3]),
        .Q(\out_d_reg_102_reg_n_0_[3] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[4]),
        .Q(\out_d_reg_102_reg_n_0_[4] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[5]),
        .Q(\out_d_reg_102_reg_n_0_[5] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[6]),
        .Q(\out_d_reg_102_reg_n_0_[6] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[7]),
        .Q(\out_d_reg_102_reg_n_0_[7] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[8]),
        .Q(\out_d_reg_102_reg_n_0_[8] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[9]),
        .Q(\out_d_reg_102_reg_n_0_[9] ),
        .R(out_d_reg_102));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_443[0]_i_1 
       (.I0(tmp_77_fu_240_p3[1]),
        .O(out_h_2_fu_224_p2[0]));
  FDRE \out_h_2_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[0]),
        .Q(out_h_2_reg_443[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[10]),
        .Q(out_h_2_reg_443[10]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[11]),
        .Q(out_h_2_reg_443[11]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[12]),
        .Q(out_h_2_reg_443[12]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[12]_i_1 
       (.CI(\out_h_2_reg_443_reg[8]_i_1_n_0 ),
        .CO({\out_h_2_reg_443_reg[12]_i_1_n_0 ,\out_h_2_reg_443_reg[12]_i_1_n_1 ,\out_h_2_reg_443_reg[12]_i_1_n_2 ,\out_h_2_reg_443_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[12:9]),
        .S(tmp_77_fu_240_p3[13:10]));
  FDRE \out_h_2_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[13]),
        .Q(out_h_2_reg_443[13]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[14]),
        .Q(out_h_2_reg_443[14]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[15]),
        .Q(out_h_2_reg_443[15]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[15]_i_1 
       (.CI(\out_h_2_reg_443_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_2_reg_443_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_2_reg_443_reg[15]_i_1_n_2 ,\out_h_2_reg_443_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_2_reg_443_reg[15]_i_1_O_UNCONNECTED [3],out_h_2_fu_224_p2[15:13]}),
        .S({1'b0,tmp_77_fu_240_p3[16:14]}));
  FDRE \out_h_2_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[1]),
        .Q(out_h_2_reg_443[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[2]),
        .Q(out_h_2_reg_443[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[3]),
        .Q(out_h_2_reg_443[3]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[4]),
        .Q(out_h_2_reg_443[4]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_2_reg_443_reg[4]_i_1_n_0 ,\out_h_2_reg_443_reg[4]_i_1_n_1 ,\out_h_2_reg_443_reg[4]_i_1_n_2 ,\out_h_2_reg_443_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_77_fu_240_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[4:1]),
        .S(tmp_77_fu_240_p3[5:2]));
  FDRE \out_h_2_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[5]),
        .Q(out_h_2_reg_443[5]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[6]),
        .Q(out_h_2_reg_443[6]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[7]),
        .Q(out_h_2_reg_443[7]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[8]),
        .Q(out_h_2_reg_443[8]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[8]_i_1 
       (.CI(\out_h_2_reg_443_reg[4]_i_1_n_0 ),
        .CO({\out_h_2_reg_443_reg[8]_i_1_n_0 ,\out_h_2_reg_443_reg[8]_i_1_n_1 ,\out_h_2_reg_443_reg[8]_i_1_n_2 ,\out_h_2_reg_443_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[8:5]),
        .S(tmp_77_fu_240_p3[9:6]));
  FDRE \out_h_2_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[9]),
        .Q(out_h_2_reg_443[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_137[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .O(out_h_reg_1370));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_137[15]_i_2 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm11_out));
  FDRE \out_h_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[0]),
        .Q(tmp_77_fu_240_p3[1]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[10]),
        .Q(tmp_77_fu_240_p3[11]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[11]),
        .Q(tmp_77_fu_240_p3[12]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[12]),
        .Q(tmp_77_fu_240_p3[13]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[13]),
        .Q(tmp_77_fu_240_p3[14]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[14]),
        .Q(tmp_77_fu_240_p3[15]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[15]),
        .Q(tmp_77_fu_240_p3[16]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[1]),
        .Q(tmp_77_fu_240_p3[2]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[2]),
        .Q(tmp_77_fu_240_p3[3]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[3]),
        .Q(tmp_77_fu_240_p3[4]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[4]),
        .Q(tmp_77_fu_240_p3[5]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[5]),
        .Q(tmp_77_fu_240_p3[6]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[6]),
        .Q(tmp_77_fu_240_p3[7]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[7]),
        .Q(tmp_77_fu_240_p3[8]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[8]),
        .Q(tmp_77_fu_240_p3[9]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[9]),
        .Q(tmp_77_fu_240_p3[10]),
        .R(out_h_reg_1370));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_466[0]_i_1 
       (.I0(tmp_79_fu_271_p3[1]),
        .O(out_w_2_fu_261_p2[0]));
  FDRE \out_w_2_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[0]),
        .Q(out_w_2_reg_466[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[10]),
        .Q(out_w_2_reg_466[10]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[11]),
        .Q(out_w_2_reg_466[11]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[12]),
        .Q(out_w_2_reg_466[12]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[12]_i_1 
       (.CI(\out_w_2_reg_466_reg[8]_i_1_n_0 ),
        .CO({\out_w_2_reg_466_reg[12]_i_1_n_0 ,\out_w_2_reg_466_reg[12]_i_1_n_1 ,\out_w_2_reg_466_reg[12]_i_1_n_2 ,\out_w_2_reg_466_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[12:9]),
        .S(tmp_79_fu_271_p3[13:10]));
  FDRE \out_w_2_reg_466_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[13]),
        .Q(out_w_2_reg_466[13]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[14]),
        .Q(out_w_2_reg_466[14]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[15]),
        .Q(out_w_2_reg_466[15]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[15]_i_1 
       (.CI(\out_w_2_reg_466_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_2_reg_466_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_2_reg_466_reg[15]_i_1_n_2 ,\out_w_2_reg_466_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_2_reg_466_reg[15]_i_1_O_UNCONNECTED [3],out_w_2_fu_261_p2[15:13]}),
        .S({1'b0,tmp_79_fu_271_p3[16:14]}));
  FDRE \out_w_2_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[1]),
        .Q(out_w_2_reg_466[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[2]),
        .Q(out_w_2_reg_466[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[3]),
        .Q(out_w_2_reg_466[3]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[4]),
        .Q(out_w_2_reg_466[4]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_2_reg_466_reg[4]_i_1_n_0 ,\out_w_2_reg_466_reg[4]_i_1_n_1 ,\out_w_2_reg_466_reg[4]_i_1_n_2 ,\out_w_2_reg_466_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_79_fu_271_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[4:1]),
        .S(tmp_79_fu_271_p3[5:2]));
  FDRE \out_w_2_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[5]),
        .Q(out_w_2_reg_466[5]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[6]),
        .Q(out_w_2_reg_466[6]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[7]),
        .Q(out_w_2_reg_466[7]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[8]),
        .Q(out_w_2_reg_466[8]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[8]_i_1 
       (.CI(\out_w_2_reg_466_reg[4]_i_1_n_0 ),
        .CO({\out_w_2_reg_466_reg[8]_i_1_n_0 ,\out_w_2_reg_466_reg[8]_i_1_n_1 ,\out_w_2_reg_466_reg[8]_i_1_n_2 ,\out_w_2_reg_466_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[8:5]),
        .S(tmp_79_fu_271_p3[9:6]));
  FDRE \out_w_2_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[9]),
        .Q(out_w_2_reg_466[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_w_reg_149[15]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state6),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(\in_h_reg_160_reg_n_0_[0] ),
        .O(out_w_reg_149));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_reg_149[15]_i_2 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm10_out));
  FDRE \out_w_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[0]),
        .Q(tmp_79_fu_271_p3[1]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[10]),
        .Q(tmp_79_fu_271_p3[11]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[11]),
        .Q(tmp_79_fu_271_p3[12]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[12]),
        .Q(tmp_79_fu_271_p3[13]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[13]),
        .Q(tmp_79_fu_271_p3[14]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[14]),
        .Q(tmp_79_fu_271_p3[15]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[15]),
        .Q(tmp_79_fu_271_p3[16]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[1]),
        .Q(tmp_79_fu_271_p3[2]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[2]),
        .Q(tmp_79_fu_271_p3[3]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[3]),
        .Q(tmp_79_fu_271_p3[4]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[4]),
        .Q(tmp_79_fu_271_p3[5]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[5]),
        .Q(tmp_79_fu_271_p3[6]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[6]),
        .Q(tmp_79_fu_271_p3[7]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[7]),
        .Q(tmp_79_fu_271_p3[8]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[8]),
        .Q(tmp_79_fu_271_p3[9]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[9]),
        .Q(tmp_79_fu_271_p3[10]),
        .R(out_w_reg_149));
  FDRE \phi_mul2_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[10]),
        .Q(phi_mul2_reg_125[10]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[11]),
        .Q(phi_mul2_reg_125[11]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[1]),
        .Q(phi_mul2_reg_125[1]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[2]),
        .Q(phi_mul2_reg_125[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[3]),
        .Q(phi_mul2_reg_125[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[4]),
        .Q(phi_mul2_reg_125[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[5]),
        .Q(phi_mul2_reg_125[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[6]),
        .Q(phi_mul2_reg_125[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[7]),
        .Q(phi_mul2_reg_125[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[8]),
        .Q(phi_mul2_reg_125[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[9]),
        .Q(phi_mul2_reg_125[9]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[10]),
        .Q(phi_mul_reg_113[10]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[11]),
        .Q(phi_mul_reg_113[11]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[12]),
        .Q(phi_mul_reg_113[12]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[13]),
        .Q(phi_mul_reg_113[13]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[2]),
        .Q(phi_mul_reg_113[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[3]),
        .Q(phi_mul_reg_113[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[4]),
        .Q(phi_mul_reg_113[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[5]),
        .Q(phi_mul_reg_113[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[6]),
        .Q(phi_mul_reg_113[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[7]),
        .Q(phi_mul_reg_113[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[8]),
        .Q(phi_mul_reg_113[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[9]),
        .Q(phi_mul_reg_113[9]),
        .R(out_d_reg_102));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(addr0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(addr0[0]));
  LUT4 #(
    .INIT(16'h8A00)) 
    ram_reg_0_i_14__3
       (.I0(ap_CS_fsm_state10),
        .I1(ram_reg_0),
        .I2(tmp_84_reg_518),
        .I3(Q[1]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    ram_reg_0_i_15__1
       (.I0(tmp_84_reg_518),
        .I1(ram_reg_0),
        .I2(ap_CS_fsm_state10),
        .O(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_0_i_19__4
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .I2(\in_w_reg_171_reg_n_0_[1] ),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    ram_reg_0_i_1__2
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0),
        .I1(ap_CS_fsm_state9),
        .I2(Q[1]),
        .I3(ram_reg_0_0),
        .I4(Q[2]),
        .O(ce0));
  CARRY4 ram_reg_0_i_21__4
       (.CI(ram_reg_0_i_22__3_n_0),
        .CO({NLW_ram_reg_0_i_21__4_CO_UNCONNECTED[3:1],ram_reg_0_i_21__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_21__4_O_UNCONNECTED[3:2],grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[13:12]}),
        .S({1'b0,1'b0,tmp_83_reg_504_reg_n_92,tmp_83_reg_504_reg_n_93}));
  CARRY4 ram_reg_0_i_22__3
       (.CI(ram_reg_0_i_23__1_n_0),
        .CO({ram_reg_0_i_22__3_n_0,ram_reg_0_i_22__3_n_1,ram_reg_0_i_22__3_n_2,ram_reg_0_i_22__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[11:8]),
        .S({tmp_83_reg_504_reg_n_94,tmp_83_reg_504_reg_n_95,tmp_83_reg_504_reg_n_96,tmp_83_reg_504_reg_n_97}));
  CARRY4 ram_reg_0_i_23__1
       (.CI(ram_reg_0_i_24__3_n_0),
        .CO({ram_reg_0_i_23__1_n_0,ram_reg_0_i_23__1_n_1,ram_reg_0_i_23__1_n_2,ram_reg_0_i_23__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[7:4]),
        .S({tmp_83_reg_504_reg_n_98,tmp_83_reg_504_reg_n_99,tmp_83_reg_504_reg_n_100,tmp_83_reg_504_reg_n_101}));
  CARRY4 ram_reg_0_i_24__3
       (.CI(1'b0),
        .CO({ram_reg_0_i_24__3_n_0,ram_reg_0_i_24__3_n_1,ram_reg_0_i_24__3_n_2,ram_reg_0_i_24__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_83_reg_504_reg_n_104,tmp_83_reg_504_reg_n_105}),
        .O(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0[3:0]),
        .S({tmp_83_reg_504_reg_n_102,tmp_83_reg_504_reg_n_103,ram_reg_0_i_26__3_n_0,ram_reg_0_i_27__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_26__3
       (.I0(tmp_83_reg_504_reg_n_104),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .O(ram_reg_0_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_27__3
       (.I0(tmp_83_reg_504_reg_n_105),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .O(ram_reg_0_i_27__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[11]),
        .I1(Q[1]),
        .I2(input_r_address0[11]),
        .O(addr0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[10]),
        .I1(Q[1]),
        .I2(input_r_address0[10]),
        .O(addr0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[9]),
        .I1(Q[1]),
        .I2(input_r_address0[9]),
        .O(addr0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(addr0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(addr0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(addr0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(addr0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__3
       (.I0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_18_reg_481[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_18_reg_481),
        .O(\tmp_18_reg_481[0]_i_1_n_0 ));
  FDRE \tmp_18_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_18_reg_481[0]_i_1_n_0 ),
        .Q(tmp_18_reg_481),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_83_reg_504_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_83_reg_504_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_83_reg_504_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_79_fu_271_p3[13:1],1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_83_reg_504_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_83_reg_504_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp2_reg_4940),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(in_h_reg_1600),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_83_reg_504_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_83_reg_504_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_83_reg_504_reg_P_UNCONNECTED[47:14],tmp_83_reg_504_reg_n_92,tmp_83_reg_504_reg_n_93,tmp_83_reg_504_reg_n_94,tmp_83_reg_504_reg_n_95,tmp_83_reg_504_reg_n_96,tmp_83_reg_504_reg_n_97,tmp_83_reg_504_reg_n_98,tmp_83_reg_504_reg_n_99,tmp_83_reg_504_reg_n_100,tmp_83_reg_504_reg_n_101,tmp_83_reg_504_reg_n_102,tmp_83_reg_504_reg_n_103,tmp_83_reg_504_reg_n_104,tmp_83_reg_504_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_83_reg_504_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_83_reg_504_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_83_reg_504_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_83_reg_504_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    tmp_83_reg_504_reg_i_1
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .O(tmp2_reg_4940));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_10
       (.I0(tmp_87_cast_reg_453[10]),
        .I1(phi_mul_reg_113[10]),
        .O(tmp_83_reg_504_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_11
       (.I0(tmp_87_cast_reg_453[9]),
        .I1(phi_mul_reg_113[9]),
        .O(tmp_83_reg_504_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_12
       (.I0(tmp_87_cast_reg_453[8]),
        .I1(phi_mul_reg_113[8]),
        .O(tmp_83_reg_504_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_13
       (.I0(tmp_87_cast_reg_453[7]),
        .I1(phi_mul_reg_113[7]),
        .O(tmp_83_reg_504_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_14
       (.I0(phi_mul_reg_113[10]),
        .I1(tmp_87_cast_reg_453[10]),
        .I2(tmp_87_cast_reg_453[11]),
        .I3(phi_mul_reg_113[11]),
        .O(tmp_83_reg_504_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_15
       (.I0(phi_mul_reg_113[9]),
        .I1(tmp_87_cast_reg_453[9]),
        .I2(tmp_87_cast_reg_453[10]),
        .I3(phi_mul_reg_113[10]),
        .O(tmp_83_reg_504_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_16
       (.I0(phi_mul_reg_113[8]),
        .I1(tmp_87_cast_reg_453[8]),
        .I2(tmp_87_cast_reg_453[9]),
        .I3(phi_mul_reg_113[9]),
        .O(tmp_83_reg_504_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_17
       (.I0(phi_mul_reg_113[7]),
        .I1(tmp_87_cast_reg_453[7]),
        .I2(tmp_87_cast_reg_453[8]),
        .I3(phi_mul_reg_113[8]),
        .O(tmp_83_reg_504_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_18
       (.I0(tmp_87_cast_reg_453[6]),
        .I1(phi_mul_reg_113[6]),
        .O(tmp_83_reg_504_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_19
       (.I0(tmp_87_cast_reg_453[5]),
        .I1(phi_mul_reg_113[5]),
        .O(tmp_83_reg_504_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_83_reg_504_reg_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond2_fu_256_p2),
        .O(in_h_reg_1600));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_20
       (.I0(tmp_87_cast_reg_453[4]),
        .I1(phi_mul_reg_113[4]),
        .O(tmp_83_reg_504_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_21
       (.I0(tmp_87_cast_reg_453[3]),
        .I1(phi_mul_reg_113[3]),
        .O(tmp_83_reg_504_reg_i_21_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_22
       (.I0(phi_mul_reg_113[6]),
        .I1(tmp_87_cast_reg_453[6]),
        .I2(tmp_87_cast_reg_453[7]),
        .I3(phi_mul_reg_113[7]),
        .O(tmp_83_reg_504_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_23
       (.I0(phi_mul_reg_113[5]),
        .I1(tmp_87_cast_reg_453[5]),
        .I2(tmp_87_cast_reg_453[6]),
        .I3(phi_mul_reg_113[6]),
        .O(tmp_83_reg_504_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_24
       (.I0(phi_mul_reg_113[4]),
        .I1(tmp_87_cast_reg_453[4]),
        .I2(tmp_87_cast_reg_453[5]),
        .I3(phi_mul_reg_113[5]),
        .O(tmp_83_reg_504_reg_i_24_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_25
       (.I0(phi_mul_reg_113[3]),
        .I1(tmp_87_cast_reg_453[3]),
        .I2(tmp_87_cast_reg_453[4]),
        .I3(phi_mul_reg_113[4]),
        .O(tmp_83_reg_504_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_26
       (.I0(tmp_87_cast_reg_453[2]),
        .I1(phi_mul_reg_113[2]),
        .O(tmp_83_reg_504_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_27
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(tmp_87_cast_reg_453[1]),
        .O(tmp_83_reg_504_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_28
       (.I0(phi_mul_reg_113[2]),
        .I1(tmp_87_cast_reg_453[2]),
        .I2(tmp_87_cast_reg_453[3]),
        .I3(phi_mul_reg_113[3]),
        .O(tmp_83_reg_504_reg_i_28_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_29
       (.I0(tmp_87_cast_reg_453[1]),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(tmp_87_cast_reg_453[2]),
        .I3(phi_mul_reg_113[2]),
        .O(tmp_83_reg_504_reg_i_29_n_0));
  CARRY4 tmp_83_reg_504_reg_i_3
       (.CI(tmp_83_reg_504_reg_i_4_n_0),
        .CO({NLW_tmp_83_reg_504_reg_i_3_CO_UNCONNECTED[3:1],tmp_83_reg_504_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_83_reg_504_reg_i_7_n_0}),
        .O({NLW_tmp_83_reg_504_reg_i_3_O_UNCONNECTED[3:2],A[13:12]}),
        .S({1'b0,1'b0,tmp_83_reg_504_reg_i_8_n_0,tmp_83_reg_504_reg_i_9_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_83_reg_504_reg_i_30
       (.I0(1'b0),
        .I1(tmp_87_cast_reg_453[1]),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .O(tmp_83_reg_504_reg_i_30_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_83_reg_504_reg_i_31
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .O(tmp_83_reg_504_reg_i_31_n_0));
  CARRY4 tmp_83_reg_504_reg_i_4
       (.CI(tmp_83_reg_504_reg_i_5_n_0),
        .CO({tmp_83_reg_504_reg_i_4_n_0,tmp_83_reg_504_reg_i_4_n_1,tmp_83_reg_504_reg_i_4_n_2,tmp_83_reg_504_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_83_reg_504_reg_i_10_n_0,tmp_83_reg_504_reg_i_11_n_0,tmp_83_reg_504_reg_i_12_n_0,tmp_83_reg_504_reg_i_13_n_0}),
        .O(A[11:8]),
        .S({tmp_83_reg_504_reg_i_14_n_0,tmp_83_reg_504_reg_i_15_n_0,tmp_83_reg_504_reg_i_16_n_0,tmp_83_reg_504_reg_i_17_n_0}));
  CARRY4 tmp_83_reg_504_reg_i_5
       (.CI(tmp_83_reg_504_reg_i_6_n_0),
        .CO({tmp_83_reg_504_reg_i_5_n_0,tmp_83_reg_504_reg_i_5_n_1,tmp_83_reg_504_reg_i_5_n_2,tmp_83_reg_504_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_83_reg_504_reg_i_18_n_0,tmp_83_reg_504_reg_i_19_n_0,tmp_83_reg_504_reg_i_20_n_0,tmp_83_reg_504_reg_i_21_n_0}),
        .O(A[7:4]),
        .S({tmp_83_reg_504_reg_i_22_n_0,tmp_83_reg_504_reg_i_23_n_0,tmp_83_reg_504_reg_i_24_n_0,tmp_83_reg_504_reg_i_25_n_0}));
  CARRY4 tmp_83_reg_504_reg_i_6
       (.CI(1'b0),
        .CO({tmp_83_reg_504_reg_i_6_n_0,tmp_83_reg_504_reg_i_6_n_1,tmp_83_reg_504_reg_i_6_n_2,tmp_83_reg_504_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_83_reg_504_reg_i_26_n_0,tmp_83_reg_504_reg_i_27_n_0,1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_83_reg_504_reg_i_28_n_0,tmp_83_reg_504_reg_i_29_n_0,tmp_83_reg_504_reg_i_30_n_0,tmp_83_reg_504_reg_i_31_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_83_reg_504_reg_i_7
       (.I0(tmp_87_cast_reg_453[11]),
        .I1(phi_mul_reg_113[11]),
        .O(tmp_83_reg_504_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_8
       (.I0(phi_mul_reg_113[12]),
        .I1(tmp_87_cast_reg_453[12]),
        .I2(tmp_87_cast_reg_453[13]),
        .I3(phi_mul_reg_113[13]),
        .O(tmp_83_reg_504_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_83_reg_504_reg_i_9
       (.I0(phi_mul_reg_113[11]),
        .I1(tmp_87_cast_reg_453[11]),
        .I2(tmp_87_cast_reg_453[12]),
        .I3(phi_mul_reg_113[12]),
        .O(tmp_83_reg_504_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFBC0C8)) 
    \tmp_84_reg_518[0]_i_1 
       (.I0(tmp_18_reg_481),
        .I1(ap_CS_fsm_state9),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(tmp_84_reg_518),
        .O(\tmp_84_reg_518[0]_i_1_n_0 ));
  FDRE \tmp_84_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_84_reg_518[0]_i_1_n_0 ),
        .Q(tmp_84_reg_518),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[10]),
        .Q(tmp_87_cast_reg_453[10]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[11]),
        .Q(tmp_87_cast_reg_453[11]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[12]),
        .Q(tmp_87_cast_reg_453[12]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[13]),
        .Q(tmp_87_cast_reg_453[13]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[1]),
        .Q(tmp_87_cast_reg_453[1]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[2]),
        .Q(tmp_87_cast_reg_453[2]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[3]),
        .Q(tmp_87_cast_reg_453[3]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[4]),
        .Q(tmp_87_cast_reg_453[4]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[5]),
        .Q(tmp_87_cast_reg_453[5]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[6]),
        .Q(tmp_87_cast_reg_453[6]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[7]),
        .Q(tmp_87_cast_reg_453[7]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[8]),
        .Q(tmp_87_cast_reg_453[8]),
        .R(1'b0));
  FDRE \tmp_87_cast_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_77_fu_240_p3[9]),
        .Q(tmp_87_cast_reg_453[9]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "4" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "network" *) 
(* ap_ST_fsm_state1 = "37'b0000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "37'b0000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "37'b0000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state12 = "37'b0000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "37'b0000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "37'b0000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "37'b0000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "37'b0000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "37'b0000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "37'b0000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "37'b0000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "37'b0000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "37'b0000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "37'b0000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "37'b0000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "37'b0000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "37'b0000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "37'b0000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "37'b0000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "37'b0000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "37'b0000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "37'b0000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "37'b0000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "37'b0000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "37'b0000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "37'b0000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "37'b0000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "37'b0001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "37'b0010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "37'b0100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "37'b1000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "37'b0000000000000000000000000000000001000" *) (* ap_ST_fsm_state5 = "37'b0000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "37'b0000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "37'b0000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "37'b0000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "37'b0000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module design_1_network_0_0_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [1:0]input_data_TKEEP;
  input [1:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [15:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [1:0]output_data_TKEEP;
  output [1:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [3:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [3:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire Conv2D_0_array_U_n_16;
  wire Conv2D_0_array_U_n_34;
  wire Conv2D_0_array_U_n_35;
  wire [13:0]Conv2D_0_array_address0;
  wire Conv2D_0_array_ce0;
  wire [15:0]Conv2D_0_array_q0;
  wire Conv2D_1_array_U_n_16;
  wire Conv2D_1_array_U_n_50;
  wire [10:0]Conv2D_1_array_address0;
  wire Conv2D_1_array_ce0;
  wire [15:0]Conv2D_1_array_q0;
  wire Conv2D_1_array_we0;
  wire Conv2D_2_array_U_n_16;
  wire Conv2D_2_array_U_n_33;
  wire Conv2D_2_array_U_n_34;
  wire [8:0]Conv2D_2_array_address0;
  wire Conv2D_2_array_ce0;
  wire [15:0]Conv2D_2_array_q0;
  wire Conv2D_2_array_we0;
  wire Conv2D_3_array_U_n_16;
  wire Conv2D_3_array_U_n_49;
  wire [11:0]Conv2D_3_array_address0;
  wire Conv2D_3_array_ce0;
  wire [15:0]Conv2D_3_array_q0;
  wire Conv2D_3_array_we0;
  wire Conv2D_4_array_U_n_30;
  wire [9:0]Conv2D_4_array_address0;
  wire Conv2D_4_array_ce0;
  wire [15:0]Conv2D_4_array_q0;
  wire Conv2D_4_array_we0;
  wire [11:0]MaxPooling2D_0_array_address0;
  wire MaxPooling2D_0_array_ce0;
  wire [15:0]MaxPooling2D_0_array_q0;
  wire MaxPooling2D_0_array_we0;
  wire [8:0]MaxPooling2D_1_array_address0;
  wire MaxPooling2D_1_array_ce0;
  wire [15:0]MaxPooling2D_1_array_q0;
  wire MaxPooling2D_1_array_we0;
  wire [9:0]Padding2D_0_array_address0;
  wire Padding2D_0_array_ce0;
  wire Padding2D_0_array_ce1;
  wire [15:0]Padding2D_0_array_q0;
  wire [15:0]Padding2D_0_array_q1;
  wire Padding2D_0_array_we0;
  wire [11:0]Padding2D_1_array_address0;
  wire Padding2D_1_array_ce0;
  wire Padding2D_1_array_ce1;
  wire [15:0]Padding2D_1_array_q0;
  wire [15:0]Padding2D_1_array_q1;
  wire Padding2D_1_array_we0;
  wire [9:0]Padding2D_2_array_address0;
  wire Padding2D_2_array_ce0;
  wire Padding2D_2_array_ce1;
  wire [15:0]Padding2D_2_array_q0;
  wire [15:0]Padding2D_2_array_q1;
  wire Padding2D_2_array_we0;
  wire [10:0]Padding2D_3_array_address0;
  wire Padding2D_3_array_ce0;
  wire Padding2D_3_array_ce1;
  wire [15:0]Padding2D_3_array_q0;
  wire [15:0]Padding2D_3_array_q1;
  wire Padding2D_3_array_we0;
  wire [13:0]Padding2D_4_array_address0;
  wire Padding2D_4_array_ce0;
  wire Padding2D_4_array_ce1;
  wire [15:0]Padding2D_4_array_q0;
  wire [15:0]Padding2D_4_array_q1;
  wire [10:0]UpSampling2D_0_array_address0;
  wire UpSampling2D_0_array_ce0;
  wire [15:0]UpSampling2D_0_array_q0;
  wire UpSampling2D_0_array_we0;
  wire [13:0]UpSampling2D_1_array_address0;
  wire UpSampling2D_1_array_ce0;
  wire [15:0]UpSampling2D_1_array_q0;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[30]_i_2_n_0 ;
  wire \ap_CS_fsm[31]_i_1_n_0 ;
  wire \ap_CS_fsm[32]_i_10_n_0 ;
  wire \ap_CS_fsm[32]_i_11_n_0 ;
  wire \ap_CS_fsm[32]_i_13_n_0 ;
  wire \ap_CS_fsm[32]_i_14_n_0 ;
  wire \ap_CS_fsm[32]_i_15_n_0 ;
  wire \ap_CS_fsm[32]_i_16_n_0 ;
  wire \ap_CS_fsm[32]_i_17_n_0 ;
  wire \ap_CS_fsm[32]_i_18_n_0 ;
  wire \ap_CS_fsm[32]_i_19_n_0 ;
  wire \ap_CS_fsm[32]_i_20_n_0 ;
  wire \ap_CS_fsm[32]_i_21_n_0 ;
  wire \ap_CS_fsm[32]_i_22_n_0 ;
  wire \ap_CS_fsm[32]_i_4_n_0 ;
  wire \ap_CS_fsm[32]_i_5_n_0 ;
  wire \ap_CS_fsm[32]_i_6_n_0 ;
  wire \ap_CS_fsm[32]_i_8_n_0 ;
  wire \ap_CS_fsm[32]_i_9_n_0 ;
  wire \ap_CS_fsm[33]_i_10_n_0 ;
  wire \ap_CS_fsm[33]_i_11_n_0 ;
  wire \ap_CS_fsm[33]_i_13_n_0 ;
  wire \ap_CS_fsm[33]_i_14_n_0 ;
  wire \ap_CS_fsm[33]_i_15_n_0 ;
  wire \ap_CS_fsm[33]_i_16_n_0 ;
  wire \ap_CS_fsm[33]_i_17_n_0 ;
  wire \ap_CS_fsm[33]_i_18_n_0 ;
  wire \ap_CS_fsm[33]_i_19_n_0 ;
  wire \ap_CS_fsm[33]_i_1_n_0 ;
  wire \ap_CS_fsm[33]_i_20_n_0 ;
  wire \ap_CS_fsm[33]_i_21_n_0 ;
  wire \ap_CS_fsm[33]_i_22_n_0 ;
  wire \ap_CS_fsm[33]_i_4_n_0 ;
  wire \ap_CS_fsm[33]_i_5_n_0 ;
  wire \ap_CS_fsm[33]_i_6_n_0 ;
  wire \ap_CS_fsm[33]_i_8_n_0 ;
  wire \ap_CS_fsm[33]_i_9_n_0 ;
  wire \ap_CS_fsm[36]_i_10_n_0 ;
  wire \ap_CS_fsm[36]_i_11_n_0 ;
  wire \ap_CS_fsm[36]_i_12_n_0 ;
  wire \ap_CS_fsm[36]_i_14_n_0 ;
  wire \ap_CS_fsm[36]_i_15_n_0 ;
  wire \ap_CS_fsm[36]_i_16_n_0 ;
  wire \ap_CS_fsm[36]_i_17_n_0 ;
  wire \ap_CS_fsm[36]_i_18_n_0 ;
  wire \ap_CS_fsm[36]_i_19_n_0 ;
  wire \ap_CS_fsm[36]_i_20_n_0 ;
  wire \ap_CS_fsm[36]_i_21_n_0 ;
  wire \ap_CS_fsm[36]_i_22_n_0 ;
  wire \ap_CS_fsm[36]_i_4_n_0 ;
  wire \ap_CS_fsm[36]_i_5_n_0 ;
  wire \ap_CS_fsm[36]_i_6_n_0 ;
  wire \ap_CS_fsm[36]_i_7_n_0 ;
  wire \ap_CS_fsm[36]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[32]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[32]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[32]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[32]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[32]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[32]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[32]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[32]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [36:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm174_out;
  wire ap_NS_fsm176_out;
  wire ap_NS_fsm177_out;
  wire ap_NS_fsm193_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire depth7_reg_434;
  wire \depth7_reg_434_reg_n_0_[10] ;
  wire \depth7_reg_434_reg_n_0_[11] ;
  wire \depth7_reg_434_reg_n_0_[12] ;
  wire \depth7_reg_434_reg_n_0_[13] ;
  wire \depth7_reg_434_reg_n_0_[14] ;
  wire \depth7_reg_434_reg_n_0_[15] ;
  wire \depth7_reg_434_reg_n_0_[16] ;
  wire \depth7_reg_434_reg_n_0_[17] ;
  wire \depth7_reg_434_reg_n_0_[18] ;
  wire \depth7_reg_434_reg_n_0_[19] ;
  wire \depth7_reg_434_reg_n_0_[20] ;
  wire \depth7_reg_434_reg_n_0_[21] ;
  wire \depth7_reg_434_reg_n_0_[22] ;
  wire \depth7_reg_434_reg_n_0_[23] ;
  wire \depth7_reg_434_reg_n_0_[24] ;
  wire \depth7_reg_434_reg_n_0_[25] ;
  wire \depth7_reg_434_reg_n_0_[26] ;
  wire \depth7_reg_434_reg_n_0_[27] ;
  wire \depth7_reg_434_reg_n_0_[28] ;
  wire \depth7_reg_434_reg_n_0_[29] ;
  wire \depth7_reg_434_reg_n_0_[30] ;
  wire \depth7_reg_434_reg_n_0_[31] ;
  wire \depth7_reg_434_reg_n_0_[4] ;
  wire \depth7_reg_434_reg_n_0_[5] ;
  wire \depth7_reg_434_reg_n_0_[6] ;
  wire \depth7_reg_434_reg_n_0_[7] ;
  wire \depth7_reg_434_reg_n_0_[8] ;
  wire \depth7_reg_434_reg_n_0_[9] ;
  wire [31:0]depth_fu_1206_p2;
  wire [31:0]depth_reg_1535;
  wire \depth_reg_1535_reg[12]_i_1_n_0 ;
  wire \depth_reg_1535_reg[12]_i_1_n_1 ;
  wire \depth_reg_1535_reg[12]_i_1_n_2 ;
  wire \depth_reg_1535_reg[12]_i_1_n_3 ;
  wire \depth_reg_1535_reg[16]_i_1_n_0 ;
  wire \depth_reg_1535_reg[16]_i_1_n_1 ;
  wire \depth_reg_1535_reg[16]_i_1_n_2 ;
  wire \depth_reg_1535_reg[16]_i_1_n_3 ;
  wire \depth_reg_1535_reg[20]_i_1_n_0 ;
  wire \depth_reg_1535_reg[20]_i_1_n_1 ;
  wire \depth_reg_1535_reg[20]_i_1_n_2 ;
  wire \depth_reg_1535_reg[20]_i_1_n_3 ;
  wire \depth_reg_1535_reg[24]_i_1_n_0 ;
  wire \depth_reg_1535_reg[24]_i_1_n_1 ;
  wire \depth_reg_1535_reg[24]_i_1_n_2 ;
  wire \depth_reg_1535_reg[24]_i_1_n_3 ;
  wire \depth_reg_1535_reg[28]_i_1_n_0 ;
  wire \depth_reg_1535_reg[28]_i_1_n_1 ;
  wire \depth_reg_1535_reg[28]_i_1_n_2 ;
  wire \depth_reg_1535_reg[28]_i_1_n_3 ;
  wire \depth_reg_1535_reg[31]_i_1_n_2 ;
  wire \depth_reg_1535_reg[31]_i_1_n_3 ;
  wire \depth_reg_1535_reg[4]_i_1_n_0 ;
  wire \depth_reg_1535_reg[4]_i_1_n_1 ;
  wire \depth_reg_1535_reg[4]_i_1_n_2 ;
  wire \depth_reg_1535_reg[4]_i_1_n_3 ;
  wire \depth_reg_1535_reg[8]_i_1_n_0 ;
  wire \depth_reg_1535_reg[8]_i_1_n_1 ;
  wire \depth_reg_1535_reg[8]_i_1_n_2 ;
  wire \depth_reg_1535_reg[8]_i_1_n_3 ;
  wire [9:0]grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address1;
  wire grp_conv2d_fix16_1_fu_504_ap_start_reg;
  wire grp_conv2d_fix16_1_fu_504_n_0;
  wire grp_conv2d_fix16_1_fu_504_n_1;
  wire grp_conv2d_fix16_1_fu_504_n_13;
  wire grp_conv2d_fix16_1_fu_504_n_40;
  wire grp_conv2d_fix16_1_fu_504_n_70;
  wire grp_conv2d_fix16_1_fu_504_n_71;
  wire grp_conv2d_fix16_1_fu_504_n_72;
  wire grp_conv2d_fix16_1_fu_504_n_73;
  wire grp_conv2d_fix16_1_fu_504_n_74;
  wire [15:0]grp_conv2d_fix16_1_fu_504_output_r_d0;
  wire [10:0]grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address1;
  wire grp_conv2d_fix16_228_fu_540_ap_start_reg;
  wire grp_conv2d_fix16_228_fu_540_n_0;
  wire grp_conv2d_fix16_228_fu_540_n_13;
  wire grp_conv2d_fix16_228_fu_540_n_41;
  wire grp_conv2d_fix16_228_fu_540_n_42;
  wire grp_conv2d_fix16_228_fu_540_n_43;
  wire grp_conv2d_fix16_228_fu_540_n_89;
  wire grp_conv2d_fix16_228_fu_540_n_90;
  wire [15:0]grp_conv2d_fix16_228_fu_540_output_r_d0;
  wire [15:0]grp_conv2d_fix16_2_fu_522_Conv2D_1_array_d0;
  wire [11:0]grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address1;
  wire grp_conv2d_fix16_2_fu_522_ap_start_reg;
  wire grp_conv2d_fix16_2_fu_522_n_0;
  wire grp_conv2d_fix16_2_fu_522_n_12;
  wire grp_conv2d_fix16_2_fu_522_n_41;
  wire grp_conv2d_fix16_2_fu_522_n_42;
  wire grp_conv2d_fix16_2_fu_522_n_43;
  wire grp_conv2d_fix16_2_fu_522_n_88;
  wire grp_conv2d_fix16_2_fu_522_n_89;
  wire [9:0]grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address1;
  wire grp_conv2d_fix16_3_fu_486_ap_start_reg;
  wire grp_conv2d_fix16_3_fu_486_n_0;
  wire grp_conv2d_fix16_3_fu_486_n_1;
  wire grp_conv2d_fix16_3_fu_486_n_13;
  wire grp_conv2d_fix16_3_fu_486_n_40;
  wire grp_conv2d_fix16_3_fu_486_n_55;
  wire grp_conv2d_fix16_3_fu_486_n_66;
  wire [15:0]grp_conv2d_fix16_3_fu_486_output_r_d0;
  wire [13:0]grp_conv2d_fix16_fu_558_Padding2D_4_array_address1;
  wire grp_conv2d_fix16_fu_558_ap_start_reg;
  wire grp_conv2d_fix16_fu_558_n_30;
  wire grp_conv2d_fix16_fu_558_n_31;
  wire grp_conv2d_fix16_fu_558_n_63;
  wire grp_conv2d_fix16_fu_558_n_78;
  wire [15:0]grp_conv2d_fix16_fu_558_output_r_d0;
  wire [13:0]grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
  wire grp_max_pooling2d_fix16_1_fu_626_ap_start_reg;
  wire grp_max_pooling2d_fix16_1_fu_626_n_30;
  wire grp_max_pooling2d_fix16_1_fu_626_n_31;
  wire grp_max_pooling2d_fix16_fu_639_ap_start_reg;
  wire [10:0]grp_max_pooling2d_fix16_fu_639_input_r_address0;
  wire grp_max_pooling2d_fix16_fu_639_n_24;
  wire grp_max_pooling2d_fix16_fu_639_n_25;
  wire grp_padding2d_fix16_1_fu_600_ap_start_reg;
  wire [10:0]grp_padding2d_fix16_1_fu_600_input_r_address0;
  wire grp_padding2d_fix16_1_fu_600_input_r_ce0;
  wire grp_padding2d_fix16_1_fu_600_n_10;
  wire grp_padding2d_fix16_1_fu_600_n_11;
  wire grp_padding2d_fix16_1_fu_600_n_12;
  wire grp_padding2d_fix16_1_fu_600_n_13;
  wire grp_padding2d_fix16_1_fu_600_n_14;
  wire grp_padding2d_fix16_1_fu_600_n_15;
  wire grp_padding2d_fix16_1_fu_600_n_16;
  wire grp_padding2d_fix16_1_fu_600_n_17;
  wire grp_padding2d_fix16_1_fu_600_n_18;
  wire grp_padding2d_fix16_1_fu_600_n_19;
  wire grp_padding2d_fix16_1_fu_600_n_20;
  wire grp_padding2d_fix16_1_fu_600_n_21;
  wire grp_padding2d_fix16_1_fu_600_n_3;
  wire grp_padding2d_fix16_1_fu_600_n_5;
  wire grp_padding2d_fix16_1_fu_600_n_6;
  wire grp_padding2d_fix16_1_fu_600_n_7;
  wire grp_padding2d_fix16_1_fu_600_n_8;
  wire grp_padding2d_fix16_1_fu_600_n_9;
  wire [10:0]grp_padding2d_fix16_1_fu_600_output_r_address0;
  wire grp_padding2d_fix16_2_fu_613_ap_start_reg;
  wire [8:0]grp_padding2d_fix16_2_fu_613_input_r_address0;
  wire grp_padding2d_fix16_2_fu_613_input_r_ce0;
  wire grp_padding2d_fix16_2_fu_613_n_10;
  wire grp_padding2d_fix16_2_fu_613_n_11;
  wire grp_padding2d_fix16_2_fu_613_n_12;
  wire grp_padding2d_fix16_2_fu_613_n_13;
  wire grp_padding2d_fix16_2_fu_613_n_14;
  wire grp_padding2d_fix16_2_fu_613_n_15;
  wire grp_padding2d_fix16_2_fu_613_n_16;
  wire grp_padding2d_fix16_2_fu_613_n_17;
  wire grp_padding2d_fix16_2_fu_613_n_18;
  wire grp_padding2d_fix16_2_fu_613_n_19;
  wire grp_padding2d_fix16_2_fu_613_n_20;
  wire grp_padding2d_fix16_2_fu_613_n_21;
  wire grp_padding2d_fix16_2_fu_613_n_5;
  wire grp_padding2d_fix16_2_fu_613_n_6;
  wire grp_padding2d_fix16_2_fu_613_n_7;
  wire grp_padding2d_fix16_2_fu_613_n_8;
  wire grp_padding2d_fix16_2_fu_613_n_9;
  wire [9:0]grp_padding2d_fix16_2_fu_613_output_r_address0;
  wire grp_padding2d_fix16_3_fu_587_ap_start_reg;
  wire [11:0]grp_padding2d_fix16_3_fu_587_input_r_address0;
  wire grp_padding2d_fix16_3_fu_587_input_r_ce0;
  wire grp_padding2d_fix16_3_fu_587_n_10;
  wire grp_padding2d_fix16_3_fu_587_n_11;
  wire grp_padding2d_fix16_3_fu_587_n_12;
  wire grp_padding2d_fix16_3_fu_587_n_13;
  wire grp_padding2d_fix16_3_fu_587_n_14;
  wire grp_padding2d_fix16_3_fu_587_n_15;
  wire grp_padding2d_fix16_3_fu_587_n_16;
  wire grp_padding2d_fix16_3_fu_587_n_17;
  wire grp_padding2d_fix16_3_fu_587_n_18;
  wire grp_padding2d_fix16_3_fu_587_n_19;
  wire grp_padding2d_fix16_3_fu_587_n_20;
  wire grp_padding2d_fix16_3_fu_587_n_21;
  wire grp_padding2d_fix16_3_fu_587_n_3;
  wire grp_padding2d_fix16_3_fu_587_n_5;
  wire grp_padding2d_fix16_3_fu_587_n_6;
  wire grp_padding2d_fix16_3_fu_587_n_7;
  wire grp_padding2d_fix16_3_fu_587_n_8;
  wire grp_padding2d_fix16_3_fu_587_n_9;
  wire [11:0]grp_padding2d_fix16_3_fu_587_output_r_address0;
  wire grp_padding2d_fix16_4_fu_678_ap_start_reg;
  wire grp_padding2d_fix16_4_fu_678_ap_start_reg0;
  wire [9:3]grp_padding2d_fix16_4_fu_678_input_0_address0;
  wire grp_padding2d_fix16_4_fu_678_n_6;
  wire grp_padding2d_fix16_4_fu_678_n_8;
  wire [9:0]grp_padding2d_fix16_4_fu_678_output_r_address0;
  wire [15:0]grp_padding2d_fix16_4_fu_678_output_r_d0;
  wire grp_padding2d_fix16_fu_574_ap_start_reg;
  wire [13:0]grp_padding2d_fix16_fu_574_input_r_address0;
  wire grp_padding2d_fix16_fu_574_input_r_ce0;
  wire grp_padding2d_fix16_fu_574_n_10;
  wire grp_padding2d_fix16_fu_574_n_11;
  wire grp_padding2d_fix16_fu_574_n_12;
  wire grp_padding2d_fix16_fu_574_n_13;
  wire grp_padding2d_fix16_fu_574_n_14;
  wire grp_padding2d_fix16_fu_574_n_15;
  wire grp_padding2d_fix16_fu_574_n_16;
  wire grp_padding2d_fix16_fu_574_n_17;
  wire grp_padding2d_fix16_fu_574_n_18;
  wire grp_padding2d_fix16_fu_574_n_19;
  wire grp_padding2d_fix16_fu_574_n_20;
  wire grp_padding2d_fix16_fu_574_n_21;
  wire grp_padding2d_fix16_fu_574_n_22;
  wire grp_padding2d_fix16_fu_574_n_23;
  wire grp_padding2d_fix16_fu_574_n_24;
  wire grp_padding2d_fix16_fu_574_n_3;
  wire grp_padding2d_fix16_fu_574_n_4;
  wire grp_padding2d_fix16_fu_574_n_5;
  wire grp_padding2d_fix16_fu_574_n_6;
  wire grp_padding2d_fix16_fu_574_n_8;
  wire grp_padding2d_fix16_fu_574_n_9;
  wire [13:0]grp_padding2d_fix16_fu_574_output_r_address0;
  wire [8:0]grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_address0;
  wire grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_ce0;
  wire grp_up_sampling2d_fix16_1_fu_665_ap_start_reg;
  wire grp_up_sampling2d_fix16_1_fu_665_n_16;
  wire [11:0]grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_address0;
  wire grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_ce0;
  wire grp_up_sampling2d_fix16_fu_652_ap_start_reg;
  wire grp_up_sampling2d_fix16_fu_652_n_17;
  wire grp_up_sampling2d_fix16_fu_652_n_18;
  wire grp_up_sampling2d_fix16_fu_652_n_19;
  wire grp_up_sampling2d_fix16_fu_652_n_20;
  wire grp_up_sampling2d_fix16_fu_652_n_22;
  wire \height8_reg_446[31]_i_1_n_0 ;
  wire \height8_reg_446_reg_n_0_[10] ;
  wire \height8_reg_446_reg_n_0_[11] ;
  wire \height8_reg_446_reg_n_0_[12] ;
  wire \height8_reg_446_reg_n_0_[13] ;
  wire \height8_reg_446_reg_n_0_[14] ;
  wire \height8_reg_446_reg_n_0_[15] ;
  wire \height8_reg_446_reg_n_0_[16] ;
  wire \height8_reg_446_reg_n_0_[17] ;
  wire \height8_reg_446_reg_n_0_[18] ;
  wire \height8_reg_446_reg_n_0_[19] ;
  wire \height8_reg_446_reg_n_0_[20] ;
  wire \height8_reg_446_reg_n_0_[21] ;
  wire \height8_reg_446_reg_n_0_[22] ;
  wire \height8_reg_446_reg_n_0_[23] ;
  wire \height8_reg_446_reg_n_0_[24] ;
  wire \height8_reg_446_reg_n_0_[25] ;
  wire \height8_reg_446_reg_n_0_[26] ;
  wire \height8_reg_446_reg_n_0_[27] ;
  wire \height8_reg_446_reg_n_0_[28] ;
  wire \height8_reg_446_reg_n_0_[29] ;
  wire \height8_reg_446_reg_n_0_[30] ;
  wire \height8_reg_446_reg_n_0_[31] ;
  wire \height8_reg_446_reg_n_0_[5] ;
  wire \height8_reg_446_reg_n_0_[6] ;
  wire \height8_reg_446_reg_n_0_[7] ;
  wire \height8_reg_446_reg_n_0_[8] ;
  wire \height8_reg_446_reg_n_0_[9] ;
  wire [31:1]height_3_fu_1252_p2;
  wire [31:0]height_3_reg_1548;
  wire \height_3_reg_1548[0]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[12]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[12]_i_1_n_1 ;
  wire \height_3_reg_1548_reg[12]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[12]_i_1_n_3 ;
  wire \height_3_reg_1548_reg[16]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[16]_i_1_n_1 ;
  wire \height_3_reg_1548_reg[16]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[16]_i_1_n_3 ;
  wire \height_3_reg_1548_reg[20]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[20]_i_1_n_1 ;
  wire \height_3_reg_1548_reg[20]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[20]_i_1_n_3 ;
  wire \height_3_reg_1548_reg[24]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[24]_i_1_n_1 ;
  wire \height_3_reg_1548_reg[24]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[24]_i_1_n_3 ;
  wire \height_3_reg_1548_reg[28]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[28]_i_1_n_1 ;
  wire \height_3_reg_1548_reg[28]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[28]_i_1_n_3 ;
  wire \height_3_reg_1548_reg[31]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[31]_i_1_n_3 ;
  wire \height_3_reg_1548_reg[4]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[4]_i_1_n_1 ;
  wire \height_3_reg_1548_reg[4]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[4]_i_1_n_3 ;
  wire \height_3_reg_1548_reg[8]_i_1_n_0 ;
  wire \height_3_reg_1548_reg[8]_i_1_n_1 ;
  wire \height_3_reg_1548_reg[8]_i_1_n_2 ;
  wire \height_3_reg_1548_reg[8]_i_1_n_3 ;
  wire [4:2]height_4_fu_1055_p2;
  wire [4:0]height_4_reg_1449;
  wire \height_4_reg_1449[0]_i_1_n_0 ;
  wire height_reg_412;
  wire [2:0]input_0_array_0_address0;
  wire input_0_array_0_ce0;
  wire [15:0]input_0_array_0_q0;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire input_data_TVALID;
  wire input_data_V_data_V_0_load_A;
  wire input_data_V_data_V_0_load_B;
  wire [15:0]input_data_V_data_V_0_payload_A;
  wire [15:0]input_data_V_data_V_0_payload_B;
  wire input_data_V_data_V_0_sel;
  wire input_data_V_data_V_0_sel_rd_i_1_n_0;
  wire input_data_V_data_V_0_sel_wr;
  wire input_data_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]input_data_V_data_V_0_state;
  wire \input_data_V_data_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_data_V_0_state_reg_n_0_[0] ;
  wire \input_data_V_data_V_0_state_reg_n_0_[1] ;
  wire input_data_V_dest_V_0_payload_A;
  wire \input_data_V_dest_V_0_payload_A[0]_i_1_n_0 ;
  wire input_data_V_dest_V_0_payload_B;
  wire \input_data_V_dest_V_0_payload_B[0]_i_1_n_0 ;
  wire input_data_V_dest_V_0_sel;
  wire input_data_V_dest_V_0_sel_rd_i_1_n_0;
  wire input_data_V_dest_V_0_sel_wr;
  wire input_data_V_dest_V_0_sel_wr_i_1_n_0;
  wire [1:1]input_data_V_dest_V_0_state;
  wire \input_data_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_dest_V_0_state_reg_n_0_[0] ;
  wire input_data_V_id_V_0_payload_A;
  wire \input_data_V_id_V_0_payload_A[0]_i_1_n_0 ;
  wire input_data_V_id_V_0_payload_B;
  wire \input_data_V_id_V_0_payload_B[0]_i_1_n_0 ;
  wire input_data_V_id_V_0_sel;
  wire input_data_V_id_V_0_sel_rd_i_1_n_0;
  wire input_data_V_id_V_0_sel_wr;
  wire input_data_V_id_V_0_sel_wr_i_1_n_0;
  wire [1:1]input_data_V_id_V_0_state;
  wire \input_data_V_id_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_id_V_0_state_reg_n_0_[0] ;
  wire \input_data_V_id_V_0_state_reg_n_0_[1] ;
  wire [1:0]input_data_V_keep_V_0_payload_A;
  wire \input_data_V_keep_V_0_payload_A[0]_i_1_n_0 ;
  wire \input_data_V_keep_V_0_payload_A[1]_i_1_n_0 ;
  wire [1:0]input_data_V_keep_V_0_payload_B;
  wire \input_data_V_keep_V_0_payload_B[0]_i_1_n_0 ;
  wire \input_data_V_keep_V_0_payload_B[1]_i_1_n_0 ;
  wire input_data_V_keep_V_0_sel;
  wire input_data_V_keep_V_0_sel_rd_i_1_n_0;
  wire input_data_V_keep_V_0_sel_wr;
  wire input_data_V_keep_V_0_sel_wr_i_1_n_0;
  wire [1:1]input_data_V_keep_V_0_state;
  wire \input_data_V_keep_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_keep_V_0_state_reg_n_0_[0] ;
  wire \input_data_V_keep_V_0_state_reg_n_0_[1] ;
  wire [1:0]input_data_V_strb_V_0_payload_A;
  wire \input_data_V_strb_V_0_payload_A[0]_i_1_n_0 ;
  wire \input_data_V_strb_V_0_payload_A[1]_i_1_n_0 ;
  wire [1:0]input_data_V_strb_V_0_payload_B;
  wire \input_data_V_strb_V_0_payload_B[0]_i_1_n_0 ;
  wire \input_data_V_strb_V_0_payload_B[1]_i_1_n_0 ;
  wire input_data_V_strb_V_0_sel;
  wire input_data_V_strb_V_0_sel_rd_i_1_n_0;
  wire input_data_V_strb_V_0_sel_wr;
  wire input_data_V_strb_V_0_sel_wr_i_1_n_0;
  wire [1:1]input_data_V_strb_V_0_state;
  wire \input_data_V_strb_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_strb_V_0_state_reg_n_0_[0] ;
  wire \input_data_V_strb_V_0_state_reg_n_0_[1] ;
  wire interrupt;
  wire network_AXILiteS_s_axi_U_n_3;
  wire out_0_dest_V_U_n_12;
  wire out_0_dest_V_U_n_20;
  wire out_0_dest_V_U_n_21;
  wire out_0_dest_V_U_n_22;
  wire out_0_dest_V_U_n_23;
  wire out_0_dest_V_U_n_24;
  wire out_0_dest_V_U_n_25;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire out_0_id_V_U_n_0;
  wire out_0_id_V_U_n_1;
  wire [1:0]out_0_keep_V_q0;
  wire [1:0]out_0_strb_V_q0;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_V_data_V_1_ack_in;
  wire output_data_V_data_V_1_load_A;
  wire output_data_V_data_V_1_load_B;
  wire [15:0]output_data_V_data_V_1_payload_A;
  wire [15:0]output_data_V_data_V_1_payload_B;
  wire output_data_V_data_V_1_sel;
  wire output_data_V_data_V_1_sel_rd_i_1_n_0;
  wire output_data_V_data_V_1_sel_wr;
  wire output_data_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_data_V_1_state;
  wire \output_data_V_data_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_data_V_1_state_reg_n_0_[0] ;
  wire output_data_V_dest_V_1_ack_in;
  wire output_data_V_dest_V_1_payload_A;
  wire output_data_V_dest_V_1_payload_B;
  wire output_data_V_dest_V_1_sel;
  wire output_data_V_dest_V_1_sel_rd_i_1_n_0;
  wire output_data_V_dest_V_1_sel_wr;
  wire output_data_V_dest_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_dest_V_1_state;
  wire \output_data_V_dest_V_1_state[0]_i_1_n_0 ;
  wire output_data_V_id_V_1_ack_in;
  wire output_data_V_id_V_1_payload_A;
  wire output_data_V_id_V_1_payload_B;
  wire output_data_V_id_V_1_sel;
  wire output_data_V_id_V_1_sel_rd_i_1_n_0;
  wire output_data_V_id_V_1_sel_wr;
  wire output_data_V_id_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_id_V_1_state;
  wire \output_data_V_id_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_id_V_1_state_reg_n_0_[0] ;
  wire output_data_V_keep_V_1_ack_in;
  wire output_data_V_keep_V_1_load_A;
  wire output_data_V_keep_V_1_load_B;
  wire [1:0]output_data_V_keep_V_1_payload_A;
  wire [1:0]output_data_V_keep_V_1_payload_B;
  wire output_data_V_keep_V_1_sel;
  wire output_data_V_keep_V_1_sel_rd_i_1_n_0;
  wire output_data_V_keep_V_1_sel_wr;
  wire output_data_V_keep_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_keep_V_1_state;
  wire \output_data_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_keep_V_1_state_reg_n_0_[0] ;
  wire output_data_V_last_V_1_ack_in;
  wire output_data_V_last_V_1_payload_A;
  wire \output_data_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire output_data_V_last_V_1_payload_B;
  wire \output_data_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire output_data_V_last_V_1_sel;
  wire output_data_V_last_V_1_sel_rd_i_1_n_0;
  wire output_data_V_last_V_1_sel_wr;
  wire output_data_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_last_V_1_state;
  wire \output_data_V_last_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_last_V_1_state_reg_n_0_[0] ;
  wire output_data_V_strb_V_1_ack_in;
  wire output_data_V_strb_V_1_load_A;
  wire output_data_V_strb_V_1_load_B;
  wire [1:0]output_data_V_strb_V_1_payload_A;
  wire [1:0]output_data_V_strb_V_1_payload_B;
  wire output_data_V_strb_V_1_sel;
  wire output_data_V_strb_V_1_sel_rd_i_1_n_0;
  wire output_data_V_strb_V_1_sel_wr;
  wire output_data_V_strb_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_strb_V_1_state;
  wire \output_data_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_strb_V_1_state_reg_n_0_[0] ;
  wire output_data_V_user_V_1_ack_in;
  wire output_data_V_user_V_1_payload_A;
  wire \output_data_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire output_data_V_user_V_1_payload_B;
  wire \output_data_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire output_data_V_user_V_1_sel;
  wire output_data_V_user_V_1_sel_rd_i_1_n_0;
  wire output_data_V_user_V_1_sel_wr;
  wire output_data_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_user_V_1_state;
  wire \output_data_V_user_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_user_V_1_state_reg_n_0_[0] ;
  wire p_187_in;
  wire [8:5]p_shl2_cast_fu_1220_p1;
  wire [9:5]p_shl4_cast_fu_1301_p3;
  wire [9:5]p_shl_cast_fu_1069_p1;
  wire [3:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [3:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [15:0]tmp2_fu_908_p2;
  wire [15:0]tmp2_fu_932_p2;
  wire [15:0]tmp2_fu_932_p2_2;
  wire tmp_102_fu_381_p2;
  wire [7:2]tmp_10_fu_1279_p1;
  wire [15:15]tmp_112_fu_942_p2;
  wire [14:0]tmp_117_cast_fu_947_p2;
  wire [14:0]tmp_117_cast_fu_947_p2_0;
  wire [14:1]tmp_117_cast_fu_958_p2;
  wire [14:0]tmp_117_cast_fu_981_p2;
  wire [14:0]tmp_117_cast_fu_981_p2_1;
  wire [15:15]tmp_117_fu_942_p2;
  wire [15:15]tmp_117_fu_952_p2;
  wire [15:15]tmp_117_fu_976_p2;
  wire [15:15]tmp_117_fu_976_p2_3;
  wire [9:2]tmp_11_fu_1291_p21_out;
  wire \tmp_11_reg_1553[4]_i_2_n_0 ;
  wire \tmp_11_reg_1553[4]_i_3_n_0 ;
  wire \tmp_11_reg_1553[4]_i_4_n_0 ;
  wire \tmp_11_reg_1553[8]_i_10_n_0 ;
  wire \tmp_11_reg_1553[8]_i_11_n_0 ;
  wire \tmp_11_reg_1553[8]_i_4_n_0 ;
  wire \tmp_11_reg_1553[8]_i_5_n_0 ;
  wire \tmp_11_reg_1553[8]_i_6_n_0 ;
  wire \tmp_11_reg_1553[8]_i_7_n_0 ;
  wire \tmp_11_reg_1553[8]_i_8_n_0 ;
  wire \tmp_11_reg_1553[8]_i_9_n_0 ;
  wire \tmp_11_reg_1553[9]_i_2_n_0 ;
  wire \tmp_11_reg_1553[9]_i_4_n_0 ;
  wire \tmp_11_reg_1553[9]_i_5_n_0 ;
  wire \tmp_11_reg_1553_reg[4]_i_1_n_0 ;
  wire \tmp_11_reg_1553_reg[4]_i_1_n_1 ;
  wire \tmp_11_reg_1553_reg[4]_i_1_n_2 ;
  wire \tmp_11_reg_1553_reg[4]_i_1_n_3 ;
  wire \tmp_11_reg_1553_reg[8]_i_1_n_0 ;
  wire \tmp_11_reg_1553_reg[8]_i_1_n_1 ;
  wire \tmp_11_reg_1553_reg[8]_i_1_n_2 ;
  wire \tmp_11_reg_1553_reg[8]_i_1_n_3 ;
  wire \tmp_11_reg_1553_reg[8]_i_2_n_0 ;
  wire \tmp_11_reg_1553_reg[8]_i_2_n_1 ;
  wire \tmp_11_reg_1553_reg[8]_i_2_n_2 ;
  wire \tmp_11_reg_1553_reg[8]_i_2_n_3 ;
  wire \tmp_11_reg_1553_reg[9]_i_3_n_3 ;
  wire [7:0]tmp_11_reg_1553_reg__0;
  wire [11:0]tmp_12_reg_1144;
  wire [9:2]tmp_14_fu_1321_p20_out;
  wire [11:0]tmp_14_reg_1144;
  wire \tmp_14_reg_1558[4]_i_2_n_0 ;
  wire \tmp_14_reg_1558[4]_i_3_n_0 ;
  wire \tmp_14_reg_1558[4]_i_4_n_0 ;
  wire \tmp_14_reg_1558[8]_i_2_n_0 ;
  wire \tmp_14_reg_1558[8]_i_3_n_0 ;
  wire \tmp_14_reg_1558[8]_i_4_n_0 ;
  wire \tmp_14_reg_1558[8]_i_5_n_0 ;
  wire \tmp_14_reg_1558[9]_i_2_n_0 ;
  wire \tmp_14_reg_1558_reg[4]_i_1_n_0 ;
  wire \tmp_14_reg_1558_reg[4]_i_1_n_1 ;
  wire \tmp_14_reg_1558_reg[4]_i_1_n_2 ;
  wire \tmp_14_reg_1558_reg[4]_i_1_n_3 ;
  wire \tmp_14_reg_1558_reg[8]_i_1_n_0 ;
  wire \tmp_14_reg_1558_reg[8]_i_1_n_1 ;
  wire \tmp_14_reg_1558_reg[8]_i_1_n_2 ;
  wire \tmp_14_reg_1558_reg[8]_i_1_n_3 ;
  wire [7:0]tmp_14_reg_1558_reg__0;
  wire [9:3]tmp_15_fu_1351_p2;
  wire [9:2]tmp_16_fu_1361_p2;
  wire [10:0]tmp_16_reg_1110;
  wire [9:0]tmp_16_reg_1581;
  wire \tmp_16_reg_1581[5]_i_2_n_0 ;
  wire \tmp_16_reg_1581[5]_i_3_n_0 ;
  wire \tmp_16_reg_1581[5]_i_4_n_0 ;
  wire \tmp_16_reg_1581[5]_i_5_n_0 ;
  wire \tmp_16_reg_1581[9]_i_2_n_0 ;
  wire \tmp_16_reg_1581[9]_i_3_n_0 ;
  wire \tmp_16_reg_1581[9]_i_4_n_0 ;
  wire \tmp_16_reg_1581[9]_i_5_n_0 ;
  wire \tmp_16_reg_1581_reg[5]_i_1_n_0 ;
  wire \tmp_16_reg_1581_reg[5]_i_1_n_1 ;
  wire \tmp_16_reg_1581_reg[5]_i_1_n_2 ;
  wire \tmp_16_reg_1581_reg[5]_i_1_n_3 ;
  wire \tmp_16_reg_1581_reg[9]_i_1_n_1 ;
  wire \tmp_16_reg_1581_reg[9]_i_1_n_2 ;
  wire \tmp_16_reg_1581_reg[9]_i_1_n_3 ;
  wire [14:0]tmp_28_reg_1314;
  wire [9:3]tmp_3_fu_1085_p2;
  wire [9:2]tmp_3_reg_1454;
  wire [14:0]tmp_40_reg_1314;
  wire [14:0]tmp_55_reg_1277;
  wire [10:0]tmp_5_reg_1110;
  wire tmp_60_fu_1200_p2;
  wire tmp_63_fu_1246_p2;
  wire tmp_65_fu_1335_p2;
  wire tmp_68_fu_1398_p2;
  wire tmp_68_reg_1591;
  wire \tmp_68_reg_1591[0]_i_2_n_0 ;
  wire \tmp_68_reg_1591[0]_i_3_n_0 ;
  wire \tmp_68_reg_1591[0]_i_4_n_0 ;
  wire \tmp_68_reg_1591[0]_i_5_n_0 ;
  wire \tmp_68_reg_1591[0]_i_6_n_0 ;
  wire \tmp_68_reg_1591[0]_i_7_n_0 ;
  wire \tmp_68_reg_1591[0]_i_8_n_0 ;
  wire [7:4]tmp_6_fu_1236_p2;
  wire \tmp_6_reg_1540[3]_i_1_n_0 ;
  wire [5:0]tmp_6_reg_1540_reg__0;
  wire tmp_72_fu_1440_p2;
  wire [9:3]tmp_7_cast_fu_1137_p1;
  wire tmp_88_fu_381_p2;
  wire [15:0]tmp_data_V_1_reg_1615;
  wire \tmp_last_V_reg_470[0]_i_11_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_12_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_13_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_14_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_15_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_16_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_17_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_18_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_1_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_2_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_4_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_5_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_7_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_8_n_0 ;
  wire \tmp_last_V_reg_470[0]_i_9_n_0 ;
  wire \tmp_last_V_reg_470_reg[0]_i_10_n_0 ;
  wire \tmp_last_V_reg_470_reg[0]_i_10_n_1 ;
  wire \tmp_last_V_reg_470_reg[0]_i_10_n_2 ;
  wire \tmp_last_V_reg_470_reg[0]_i_10_n_3 ;
  wire \tmp_last_V_reg_470_reg[0]_i_3_n_2 ;
  wire \tmp_last_V_reg_470_reg[0]_i_3_n_3 ;
  wire \tmp_last_V_reg_470_reg[0]_i_6_n_0 ;
  wire \tmp_last_V_reg_470_reg[0]_i_6_n_1 ;
  wire \tmp_last_V_reg_470_reg[0]_i_6_n_2 ;
  wire \tmp_last_V_reg_470_reg[0]_i_6_n_3 ;
  wire \tmp_last_V_reg_470_reg_n_0_[0] ;
  wire \tmp_user_V_reg_1586[0]_i_10_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_11_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_12_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_13_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_14_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_15_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_16_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_17_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_18_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_19_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_1_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_20_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_21_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_22_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_2_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_3_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_4_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_5_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_6_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_7_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_8_n_0 ;
  wire \tmp_user_V_reg_1586[0]_i_9_n_0 ;
  wire \tmp_user_V_reg_1586_reg_n_0_[0] ;
  wire width9_reg_4580;
  wire \width9_reg_458_reg_n_0_[0] ;
  wire \width9_reg_458_reg_n_0_[10] ;
  wire \width9_reg_458_reg_n_0_[11] ;
  wire \width9_reg_458_reg_n_0_[12] ;
  wire \width9_reg_458_reg_n_0_[13] ;
  wire \width9_reg_458_reg_n_0_[14] ;
  wire \width9_reg_458_reg_n_0_[15] ;
  wire \width9_reg_458_reg_n_0_[16] ;
  wire \width9_reg_458_reg_n_0_[17] ;
  wire \width9_reg_458_reg_n_0_[18] ;
  wire \width9_reg_458_reg_n_0_[19] ;
  wire \width9_reg_458_reg_n_0_[1] ;
  wire \width9_reg_458_reg_n_0_[20] ;
  wire \width9_reg_458_reg_n_0_[21] ;
  wire \width9_reg_458_reg_n_0_[22] ;
  wire \width9_reg_458_reg_n_0_[23] ;
  wire \width9_reg_458_reg_n_0_[24] ;
  wire \width9_reg_458_reg_n_0_[25] ;
  wire \width9_reg_458_reg_n_0_[26] ;
  wire \width9_reg_458_reg_n_0_[27] ;
  wire \width9_reg_458_reg_n_0_[28] ;
  wire \width9_reg_458_reg_n_0_[29] ;
  wire \width9_reg_458_reg_n_0_[2] ;
  wire \width9_reg_458_reg_n_0_[30] ;
  wire \width9_reg_458_reg_n_0_[31] ;
  wire \width9_reg_458_reg_n_0_[3] ;
  wire \width9_reg_458_reg_n_0_[4] ;
  wire \width9_reg_458_reg_n_0_[5] ;
  wire \width9_reg_458_reg_n_0_[6] ;
  wire \width9_reg_458_reg_n_0_[7] ;
  wire \width9_reg_458_reg_n_0_[8] ;
  wire \width9_reg_458_reg_n_0_[9] ;
  wire [4:0]width_6_fu_1097_p2;
  wire [31:0]width_7_fu_1341_p2;
  wire [31:0]width_7_reg_1571;
  wire \width_7_reg_1571_reg[12]_i_1_n_0 ;
  wire \width_7_reg_1571_reg[12]_i_1_n_1 ;
  wire \width_7_reg_1571_reg[12]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[12]_i_1_n_3 ;
  wire \width_7_reg_1571_reg[16]_i_1_n_0 ;
  wire \width_7_reg_1571_reg[16]_i_1_n_1 ;
  wire \width_7_reg_1571_reg[16]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[16]_i_1_n_3 ;
  wire \width_7_reg_1571_reg[20]_i_1_n_0 ;
  wire \width_7_reg_1571_reg[20]_i_1_n_1 ;
  wire \width_7_reg_1571_reg[20]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[20]_i_1_n_3 ;
  wire \width_7_reg_1571_reg[24]_i_1_n_0 ;
  wire \width_7_reg_1571_reg[24]_i_1_n_1 ;
  wire \width_7_reg_1571_reg[24]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[24]_i_1_n_3 ;
  wire \width_7_reg_1571_reg[28]_i_1_n_0 ;
  wire \width_7_reg_1571_reg[28]_i_1_n_1 ;
  wire \width_7_reg_1571_reg[28]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[28]_i_1_n_3 ;
  wire \width_7_reg_1571_reg[31]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[31]_i_1_n_3 ;
  wire \width_7_reg_1571_reg[4]_i_1_n_0 ;
  wire \width_7_reg_1571_reg[4]_i_1_n_1 ;
  wire \width_7_reg_1571_reg[4]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[4]_i_1_n_3 ;
  wire \width_7_reg_1571_reg[8]_i_1_n_0 ;
  wire \width_7_reg_1571_reg[8]_i_1_n_1 ;
  wire \width_7_reg_1571_reg[8]_i_1_n_2 ;
  wire \width_7_reg_1571_reg[8]_i_1_n_3 ;
  wire [4:0]width_reg_423_reg__0;
  wire [3:0]\NLW_ap_CS_fsm_reg[32]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[32]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[32]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[32]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_reg_1535_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_reg_1535_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_height_3_reg_1548_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_3_reg_1548_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_11_reg_1553_reg[4]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_11_reg_1553_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_1553_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_11_reg_1553_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_11_reg_1553_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_11_reg_1553_reg[9]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_14_reg_1558_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_14_reg_1558_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_14_reg_1558_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_16_reg_1581_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_16_reg_1581_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_last_V_reg_470_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_last_V_reg_470_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_last_V_reg_470_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_last_V_reg_470_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_width_7_reg_1571_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_7_reg_1571_reg[31]_i_1_O_UNCONNECTED ;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  design_1_network_0_0_network_Conv2D_0_array Conv2D_0_array_U
       (.ADDRARDADDR(Conv2D_0_array_address0),
        .CO(grp_conv2d_fix16_1_fu_504_n_40),
        .Conv2D_0_array_ce0(Conv2D_0_array_ce0),
        .D(tmp_117_cast_fu_947_p2),
        .DI(Conv2D_0_array_U_n_16),
        .O(tmp_117_fu_942_p2),
        .Q(tmp_16_reg_1110),
        .S({grp_conv2d_fix16_1_fu_504_n_0,grp_conv2d_fix16_1_fu_504_n_1}),
        .WEA({grp_conv2d_fix16_1_fu_504_n_70,grp_conv2d_fix16_1_fu_504_n_71}),
        .ap_clk(ap_clk),
        .d0(grp_conv2d_fix16_1_fu_504_output_r_d0),
        .\p_tmp_s_reg_1416_reg[11] (grp_conv2d_fix16_1_fu_504_n_13),
        .q0(Conv2D_0_array_q0),
        .ram_reg_0_i_19__3(MaxPooling2D_0_array_q0),
        .ram_reg_5({Conv2D_0_array_U_n_34,Conv2D_0_array_U_n_35}),
        .ram_reg_7(tmp_88_fu_381_p2),
        .ram_reg_7_0({grp_conv2d_fix16_1_fu_504_n_72,grp_conv2d_fix16_1_fu_504_n_73}));
  design_1_network_0_0_network_Conv2D_1_array Conv2D_1_array_U
       (.ADDRARDADDR(Conv2D_1_array_address0),
        .CO(grp_conv2d_fix16_2_fu_522_n_41),
        .Conv2D_1_array_ce0(Conv2D_1_array_ce0),
        .D(tmp2_fu_932_p2),
        .DI(Conv2D_1_array_U_n_16),
        .DIADI(grp_conv2d_fix16_2_fu_522_Conv2D_1_array_d0),
        .DOADO(Conv2D_1_array_q0),
        .O(tmp_117_fu_976_p2),
        .Q({tmp_14_reg_1144[11:9],tmp_14_reg_1144[7:0]}),
        .S({grp_conv2d_fix16_2_fu_522_n_42,grp_conv2d_fix16_2_fu_522_n_43}),
        .WEA(Conv2D_1_array_we0),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_1444_reg[11] (grp_conv2d_fix16_2_fu_522_n_0),
        .\p_tmp_s_reg_1444_reg[14] (grp_conv2d_fix16_2_fu_522_n_12),
        .\p_tmp_s_reg_1444_reg[14]_0 (grp_conv2d_fix16_2_fu_522_n_89),
        .ram_reg(tmp_117_cast_fu_981_p2),
        .ram_reg_0(tmp_102_fu_381_p2),
        .ram_reg_1(Conv2D_1_array_U_n_50),
        .ram_reg_i_16__6(MaxPooling2D_1_array_q0),
        .\tmp2_reg_1434_reg[15] (tmp_40_reg_1314));
  design_1_network_0_0_network_MaxPooling2D_1_array Conv2D_2_array_U
       (.ADDRARDADDR(Conv2D_2_array_address0),
        .CO(grp_conv2d_fix16_3_fu_486_n_40),
        .Conv2D_2_array_ce0(Conv2D_2_array_ce0),
        .D(tmp_117_cast_fu_947_p2_0),
        .DI(Conv2D_2_array_U_n_16),
        .DIADI(grp_conv2d_fix16_3_fu_486_output_r_d0),
        .DOADO(Conv2D_2_array_q0),
        .O(tmp_112_fu_942_p2),
        .Q(tmp_5_reg_1110),
        .S({grp_conv2d_fix16_3_fu_486_n_0,grp_conv2d_fix16_3_fu_486_n_1}),
        .WEA(Conv2D_2_array_we0),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_1416_reg[11] (grp_conv2d_fix16_3_fu_486_n_13),
        .ram_reg({Conv2D_2_array_U_n_33,Conv2D_2_array_U_n_34}));
  design_1_network_0_0_network_MaxPooling2D_0_array Conv2D_3_array_U
       (.CO(grp_conv2d_fix16_228_fu_540_n_41),
        .D(tmp2_fu_932_p2_2),
        .DI(Conv2D_3_array_U_n_16),
        .O(tmp_117_fu_976_p2_3),
        .Q(tmp_12_reg_1144),
        .S({grp_conv2d_fix16_228_fu_540_n_42,grp_conv2d_fix16_228_fu_540_n_43}),
        .WEA(Conv2D_3_array_we0),
        .addr0(Conv2D_3_array_address0),
        .ap_clk(ap_clk),
        .ce0(Conv2D_3_array_ce0),
        .d0(grp_conv2d_fix16_228_fu_540_output_r_d0),
        .\p_tmp_s_reg_1444_reg[11] (grp_conv2d_fix16_228_fu_540_n_0),
        .\p_tmp_s_reg_1444_reg[14] (grp_conv2d_fix16_228_fu_540_n_13),
        .\p_tmp_s_reg_1444_reg[14]_0 (grp_conv2d_fix16_228_fu_540_n_90),
        .q0(Conv2D_3_array_q0),
        .ram_reg_1(tmp_117_cast_fu_981_p2_1),
        .ram_reg_1_0(Conv2D_3_array_U_n_49),
        .\tmp2_reg_1434_reg[15] (tmp_28_reg_1314));
  design_1_network_0_0_network_Conv2D_4_array Conv2D_4_array_U
       (.ADDRARDADDR(Conv2D_4_array_address0),
        .Conv2D_4_array_ce0(Conv2D_4_array_ce0),
        .D(Conv2D_4_array_q0),
        .DIADI(grp_conv2d_fix16_fu_558_output_r_d0),
        .O(tmp_117_fu_952_p2),
        .Q(tmp_55_reg_1277),
        .S({grp_conv2d_fix16_fu_558_n_30,grp_conv2d_fix16_fu_558_n_31}),
        .WEA(Conv2D_4_array_we0),
        .ap_clk(ap_clk),
        .ram_reg({tmp_117_cast_fu_958_p2,Conv2D_4_array_U_n_30}),
        .ram_reg_i_30__3(tmp_11_reg_1553_reg__0),
        .ram_reg_i_30__3_0({\width9_reg_458_reg_n_0_[9] ,\width9_reg_458_reg_n_0_[8] ,\width9_reg_458_reg_n_0_[7] ,\width9_reg_458_reg_n_0_[6] ,\width9_reg_458_reg_n_0_[5] ,\width9_reg_458_reg_n_0_[4] ,\width9_reg_458_reg_n_0_[3] ,\width9_reg_458_reg_n_0_[2] }),
        .\tmp_11_reg_1553_reg[8] (tmp_15_fu_1351_p2),
        .\tmp_55_reg_1277_reg[14] (tmp2_fu_908_p2));
  GND GND
       (.G(\<const0> ));
  design_1_network_0_0_network_MaxPooling2D_0_array_0 MaxPooling2D_0_array_U
       (.WEA(MaxPooling2D_0_array_we0),
        .addr0(MaxPooling2D_0_array_address0),
        .ap_clk(ap_clk),
        .ce0(MaxPooling2D_0_array_ce0),
        .d0(Conv2D_0_array_q0),
        .q0(MaxPooling2D_0_array_q0));
  design_1_network_0_0_network_MaxPooling2D_1_array_1 MaxPooling2D_1_array_U
       (.ADDRARDADDR(MaxPooling2D_1_array_address0),
        .DOADO(Conv2D_1_array_q0),
        .MaxPooling2D_1_array_ce0(MaxPooling2D_1_array_ce0),
        .WEA(MaxPooling2D_1_array_we0),
        .ap_clk(ap_clk),
        .ram_reg(MaxPooling2D_1_array_q0));
  design_1_network_0_0_network_Padding2D_0_array Padding2D_0_array_U
       (.ADDRARDADDR(Padding2D_0_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address1),
        .DIADI(grp_padding2d_fix16_4_fu_678_output_r_d0),
        .DOADO(Padding2D_0_array_q0),
        .DOBDO(Padding2D_0_array_q1),
        .Padding2D_0_array_ce0(Padding2D_0_array_ce0),
        .Padding2D_0_array_ce1(Padding2D_0_array_ce1),
        .WEA(Padding2D_0_array_we0),
        .ap_clk(ap_clk));
  design_1_network_0_0_network_Padding2D_1_array Padding2D_1_array_U
       (.WEA(Padding2D_1_array_we0),
        .addr0(Padding2D_1_array_address0),
        .addr1(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address1),
        .ap_clk(ap_clk),
        .ce0(Padding2D_1_array_ce0),
        .ce1(Padding2D_1_array_ce1),
        .d0({grp_padding2d_fix16_3_fu_587_n_6,grp_padding2d_fix16_3_fu_587_n_7,grp_padding2d_fix16_3_fu_587_n_8,grp_padding2d_fix16_3_fu_587_n_9,grp_padding2d_fix16_3_fu_587_n_10,grp_padding2d_fix16_3_fu_587_n_11,grp_padding2d_fix16_3_fu_587_n_12,grp_padding2d_fix16_3_fu_587_n_13,grp_padding2d_fix16_3_fu_587_n_14,grp_padding2d_fix16_3_fu_587_n_15,grp_padding2d_fix16_3_fu_587_n_16,grp_padding2d_fix16_3_fu_587_n_17,grp_padding2d_fix16_3_fu_587_n_18,grp_padding2d_fix16_3_fu_587_n_19,grp_padding2d_fix16_3_fu_587_n_20,grp_padding2d_fix16_3_fu_587_n_21}),
        .q0(Padding2D_1_array_q0),
        .q1(Padding2D_1_array_q1));
  design_1_network_0_0_network_Padding2D_2_array Padding2D_2_array_U
       (.ADDRARDADDR(Padding2D_2_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address1),
        .DIADI({grp_padding2d_fix16_2_fu_613_n_6,grp_padding2d_fix16_2_fu_613_n_7,grp_padding2d_fix16_2_fu_613_n_8,grp_padding2d_fix16_2_fu_613_n_9,grp_padding2d_fix16_2_fu_613_n_10,grp_padding2d_fix16_2_fu_613_n_11,grp_padding2d_fix16_2_fu_613_n_12,grp_padding2d_fix16_2_fu_613_n_13,grp_padding2d_fix16_2_fu_613_n_14,grp_padding2d_fix16_2_fu_613_n_15,grp_padding2d_fix16_2_fu_613_n_16,grp_padding2d_fix16_2_fu_613_n_17,grp_padding2d_fix16_2_fu_613_n_18,grp_padding2d_fix16_2_fu_613_n_19,grp_padding2d_fix16_2_fu_613_n_20,grp_padding2d_fix16_2_fu_613_n_21}),
        .DOADO(Padding2D_2_array_q0),
        .DOBDO(Padding2D_2_array_q1),
        .Padding2D_2_array_ce0(Padding2D_2_array_ce0),
        .Padding2D_2_array_ce1(Padding2D_2_array_ce1),
        .WEA(Padding2D_2_array_we0),
        .ap_clk(ap_clk));
  design_1_network_0_0_network_Padding2D_3_array Padding2D_3_array_U
       (.ADDRARDADDR(Padding2D_3_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address1),
        .DIADI({grp_padding2d_fix16_1_fu_600_n_6,grp_padding2d_fix16_1_fu_600_n_7,grp_padding2d_fix16_1_fu_600_n_8,grp_padding2d_fix16_1_fu_600_n_9,grp_padding2d_fix16_1_fu_600_n_10,grp_padding2d_fix16_1_fu_600_n_11,grp_padding2d_fix16_1_fu_600_n_12,grp_padding2d_fix16_1_fu_600_n_13,grp_padding2d_fix16_1_fu_600_n_14,grp_padding2d_fix16_1_fu_600_n_15,grp_padding2d_fix16_1_fu_600_n_16,grp_padding2d_fix16_1_fu_600_n_17,grp_padding2d_fix16_1_fu_600_n_18,grp_padding2d_fix16_1_fu_600_n_19,grp_padding2d_fix16_1_fu_600_n_20,grp_padding2d_fix16_1_fu_600_n_21}),
        .DOADO(Padding2D_3_array_q0),
        .DOBDO(Padding2D_3_array_q1),
        .Padding2D_3_array_ce0(Padding2D_3_array_ce0),
        .Padding2D_3_array_ce1(Padding2D_3_array_ce1),
        .WEA(Padding2D_3_array_we0),
        .ap_clk(ap_clk));
  design_1_network_0_0_network_Padding2D_4_array Padding2D_4_array_U
       (.ADDRARDADDR(Padding2D_4_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_fu_558_Padding2D_4_array_address1),
        .Padding2D_4_array_ce0(Padding2D_4_array_ce0),
        .Padding2D_4_array_ce1(Padding2D_4_array_ce1),
        .WEA({grp_padding2d_fix16_fu_574_n_3,grp_padding2d_fix16_fu_574_n_4}),
        .ap_clk(ap_clk),
        .d0({grp_padding2d_fix16_fu_574_n_9,grp_padding2d_fix16_fu_574_n_10,grp_padding2d_fix16_fu_574_n_11,grp_padding2d_fix16_fu_574_n_12,grp_padding2d_fix16_fu_574_n_13,grp_padding2d_fix16_fu_574_n_14,grp_padding2d_fix16_fu_574_n_15,grp_padding2d_fix16_fu_574_n_16,grp_padding2d_fix16_fu_574_n_17,grp_padding2d_fix16_fu_574_n_18,grp_padding2d_fix16_fu_574_n_19,grp_padding2d_fix16_fu_574_n_20,grp_padding2d_fix16_fu_574_n_21,grp_padding2d_fix16_fu_574_n_22,grp_padding2d_fix16_fu_574_n_23,grp_padding2d_fix16_fu_574_n_24}),
        .q0(Padding2D_4_array_q0),
        .q1(Padding2D_4_array_q1),
        .ram_reg_7({grp_padding2d_fix16_fu_574_n_5,grp_padding2d_fix16_fu_574_n_6}));
  design_1_network_0_0_network_Conv2D_1_array_2 UpSampling2D_0_array_U
       (.ADDRARDADDR(UpSampling2D_0_array_address0),
        .DOADO(UpSampling2D_0_array_q0),
        .UpSampling2D_0_array_ce0(UpSampling2D_0_array_ce0),
        .WEA(UpSampling2D_0_array_we0),
        .ap_clk(ap_clk),
        .ram_reg(Conv2D_2_array_q0));
  design_1_network_0_0_network_Conv2D_0_array_3 UpSampling2D_1_array_U
       (.ADDRARDADDR(UpSampling2D_1_array_address0),
        .UpSampling2D_1_array_ce0(UpSampling2D_1_array_ce0),
        .WEA({grp_up_sampling2d_fix16_fu_652_n_17,grp_up_sampling2d_fix16_fu_652_n_18}),
        .ap_clk(ap_clk),
        .d0(Conv2D_3_array_q0),
        .q0(UpSampling2D_1_array_q0),
        .ram_reg_7({grp_up_sampling2d_fix16_fu_652_n_19,grp_up_sampling2d_fix16_fu_652_n_20}));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(clear),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(width_reg_423_reg__0[1]),
        .I1(width_reg_423_reg__0[4]),
        .I2(width_reg_423_reg__0[3]),
        .I3(width_reg_423_reg__0[2]),
        .I4(width_reg_423_reg__0[0]),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[30]_i_2 
       (.I0(tmp_63_fu_1246_p2),
        .I1(ap_CS_fsm_state32),
        .O(\ap_CS_fsm[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ap_CS_fsm_state31),
        .I1(tmp_60_fu_1200_p2),
        .I2(tmp_65_fu_1335_p2),
        .I3(ap_CS_fsm_state33),
        .O(\ap_CS_fsm[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(tmp_63_fu_1246_p2),
        .I2(\ap_CS_fsm_reg_n_0_[35] ),
        .I3(output_data_V_data_V_1_ack_in),
        .O(ap_NS_fsm[32]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_10 
       (.I0(\height8_reg_446_reg_n_0_[21] ),
        .I1(\height8_reg_446_reg_n_0_[20] ),
        .O(\ap_CS_fsm[32]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_11 
       (.I0(\height8_reg_446_reg_n_0_[19] ),
        .I1(\height8_reg_446_reg_n_0_[18] ),
        .O(\ap_CS_fsm[32]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_13 
       (.I0(\height8_reg_446_reg_n_0_[17] ),
        .I1(\height8_reg_446_reg_n_0_[16] ),
        .O(\ap_CS_fsm[32]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_14 
       (.I0(\height8_reg_446_reg_n_0_[15] ),
        .I1(\height8_reg_446_reg_n_0_[14] ),
        .O(\ap_CS_fsm[32]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_15 
       (.I0(\height8_reg_446_reg_n_0_[13] ),
        .I1(\height8_reg_446_reg_n_0_[12] ),
        .O(\ap_CS_fsm[32]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_16 
       (.I0(\height8_reg_446_reg_n_0_[11] ),
        .I1(\height8_reg_446_reg_n_0_[10] ),
        .O(\ap_CS_fsm[32]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_17 
       (.I0(p_shl4_cast_fu_1301_p3[9]),
        .I1(\height8_reg_446_reg_n_0_[5] ),
        .O(\ap_CS_fsm[32]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[32]_i_18 
       (.I0(p_shl4_cast_fu_1301_p3[7]),
        .I1(p_shl4_cast_fu_1301_p3[8]),
        .O(\ap_CS_fsm[32]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_19 
       (.I0(\height8_reg_446_reg_n_0_[9] ),
        .I1(\height8_reg_446_reg_n_0_[8] ),
        .O(\ap_CS_fsm[32]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_20 
       (.I0(\height8_reg_446_reg_n_0_[7] ),
        .I1(\height8_reg_446_reg_n_0_[6] ),
        .O(\ap_CS_fsm[32]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[32]_i_21 
       (.I0(p_shl4_cast_fu_1301_p3[9]),
        .I1(\height8_reg_446_reg_n_0_[5] ),
        .O(\ap_CS_fsm[32]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[32]_i_22 
       (.I0(p_shl4_cast_fu_1301_p3[7]),
        .I1(p_shl4_cast_fu_1301_p3[8]),
        .O(\ap_CS_fsm[32]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_4 
       (.I0(\height8_reg_446_reg_n_0_[31] ),
        .I1(\height8_reg_446_reg_n_0_[30] ),
        .O(\ap_CS_fsm[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_5 
       (.I0(\height8_reg_446_reg_n_0_[29] ),
        .I1(\height8_reg_446_reg_n_0_[28] ),
        .O(\ap_CS_fsm[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_6 
       (.I0(\height8_reg_446_reg_n_0_[27] ),
        .I1(\height8_reg_446_reg_n_0_[26] ),
        .O(\ap_CS_fsm[32]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_8 
       (.I0(\height8_reg_446_reg_n_0_[25] ),
        .I1(\height8_reg_446_reg_n_0_[24] ),
        .O(\ap_CS_fsm[32]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[32]_i_9 
       (.I0(\height8_reg_446_reg_n_0_[23] ),
        .I1(\height8_reg_446_reg_n_0_[22] ),
        .O(\ap_CS_fsm[32]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(tmp_65_fu_1335_p2),
        .I1(ap_CS_fsm_state33),
        .O(\ap_CS_fsm[33]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_10 
       (.I0(\width9_reg_458_reg_n_0_[20] ),
        .I1(\width9_reg_458_reg_n_0_[21] ),
        .O(\ap_CS_fsm[33]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_11 
       (.I0(\width9_reg_458_reg_n_0_[18] ),
        .I1(\width9_reg_458_reg_n_0_[19] ),
        .O(\ap_CS_fsm[33]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_13 
       (.I0(\width9_reg_458_reg_n_0_[16] ),
        .I1(\width9_reg_458_reg_n_0_[17] ),
        .O(\ap_CS_fsm[33]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_14 
       (.I0(\width9_reg_458_reg_n_0_[14] ),
        .I1(\width9_reg_458_reg_n_0_[15] ),
        .O(\ap_CS_fsm[33]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_15 
       (.I0(\width9_reg_458_reg_n_0_[12] ),
        .I1(\width9_reg_458_reg_n_0_[13] ),
        .O(\ap_CS_fsm[33]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_16 
       (.I0(\width9_reg_458_reg_n_0_[10] ),
        .I1(\width9_reg_458_reg_n_0_[11] ),
        .O(\ap_CS_fsm[33]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_17 
       (.I0(\width9_reg_458_reg_n_0_[4] ),
        .I1(\width9_reg_458_reg_n_0_[5] ),
        .O(\ap_CS_fsm[33]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[33]_i_18 
       (.I0(\width9_reg_458_reg_n_0_[2] ),
        .I1(\width9_reg_458_reg_n_0_[3] ),
        .O(\ap_CS_fsm[33]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_19 
       (.I0(\width9_reg_458_reg_n_0_[8] ),
        .I1(\width9_reg_458_reg_n_0_[9] ),
        .O(\ap_CS_fsm[33]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_20 
       (.I0(\width9_reg_458_reg_n_0_[6] ),
        .I1(\width9_reg_458_reg_n_0_[7] ),
        .O(\ap_CS_fsm[33]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[33]_i_21 
       (.I0(\width9_reg_458_reg_n_0_[4] ),
        .I1(\width9_reg_458_reg_n_0_[5] ),
        .O(\ap_CS_fsm[33]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[33]_i_22 
       (.I0(\width9_reg_458_reg_n_0_[2] ),
        .I1(\width9_reg_458_reg_n_0_[3] ),
        .O(\ap_CS_fsm[33]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_4 
       (.I0(\width9_reg_458_reg_n_0_[30] ),
        .I1(\width9_reg_458_reg_n_0_[31] ),
        .O(\ap_CS_fsm[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_5 
       (.I0(\width9_reg_458_reg_n_0_[28] ),
        .I1(\width9_reg_458_reg_n_0_[29] ),
        .O(\ap_CS_fsm[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_6 
       (.I0(\width9_reg_458_reg_n_0_[26] ),
        .I1(\width9_reg_458_reg_n_0_[27] ),
        .O(\ap_CS_fsm[33]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_8 
       (.I0(\width9_reg_458_reg_n_0_[24] ),
        .I1(\width9_reg_458_reg_n_0_[25] ),
        .O(\ap_CS_fsm[33]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_9 
       (.I0(\width9_reg_458_reg_n_0_[22] ),
        .I1(\width9_reg_458_reg_n_0_[23] ),
        .O(\ap_CS_fsm[33]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(ap_CS_fsm_state34),
        .O(ap_NS_fsm[34]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[35] ),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_V_data_V_1_ack_in),
        .O(ap_NS_fsm[35]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(tmp_60_fu_1200_p2),
        .I1(ap_CS_fsm_state31),
        .I2(\ap_CS_fsm_reg_n_0_[36] ),
        .I3(network_AXILiteS_s_axi_U_n_3),
        .O(ap_NS_fsm[36]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_10 
       (.I0(\depth7_reg_434_reg_n_0_[20] ),
        .I1(\depth7_reg_434_reg_n_0_[21] ),
        .O(\ap_CS_fsm[36]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_11 
       (.I0(\depth7_reg_434_reg_n_0_[18] ),
        .I1(\depth7_reg_434_reg_n_0_[19] ),
        .O(\ap_CS_fsm[36]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_12 
       (.I0(\depth7_reg_434_reg_n_0_[16] ),
        .I1(\depth7_reg_434_reg_n_0_[17] ),
        .O(\ap_CS_fsm[36]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_14 
       (.I0(\depth7_reg_434_reg_n_0_[14] ),
        .I1(\depth7_reg_434_reg_n_0_[15] ),
        .O(\ap_CS_fsm[36]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_15 
       (.I0(\depth7_reg_434_reg_n_0_[12] ),
        .I1(\depth7_reg_434_reg_n_0_[13] ),
        .O(\ap_CS_fsm[36]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_16 
       (.I0(\depth7_reg_434_reg_n_0_[10] ),
        .I1(\depth7_reg_434_reg_n_0_[11] ),
        .O(\ap_CS_fsm[36]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_17 
       (.I0(\depth7_reg_434_reg_n_0_[8] ),
        .I1(\depth7_reg_434_reg_n_0_[9] ),
        .O(\ap_CS_fsm[36]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_18 
       (.I0(p_shl2_cast_fu_1220_p1[6]),
        .I1(p_shl2_cast_fu_1220_p1[5]),
        .O(\ap_CS_fsm[36]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_19 
       (.I0(\depth7_reg_434_reg_n_0_[6] ),
        .I1(\depth7_reg_434_reg_n_0_[7] ),
        .O(\ap_CS_fsm[36]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_20 
       (.I0(\depth7_reg_434_reg_n_0_[4] ),
        .I1(\depth7_reg_434_reg_n_0_[5] ),
        .O(\ap_CS_fsm[36]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_21 
       (.I0(p_shl2_cast_fu_1220_p1[7]),
        .I1(p_shl2_cast_fu_1220_p1[8]),
        .O(\ap_CS_fsm[36]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[36]_i_22 
       (.I0(p_shl2_cast_fu_1220_p1[5]),
        .I1(p_shl2_cast_fu_1220_p1[6]),
        .O(\ap_CS_fsm[36]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_4 
       (.I0(\depth7_reg_434_reg_n_0_[30] ),
        .I1(\depth7_reg_434_reg_n_0_[31] ),
        .O(\ap_CS_fsm[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_5 
       (.I0(\depth7_reg_434_reg_n_0_[28] ),
        .I1(\depth7_reg_434_reg_n_0_[29] ),
        .O(\ap_CS_fsm[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_6 
       (.I0(\depth7_reg_434_reg_n_0_[26] ),
        .I1(\depth7_reg_434_reg_n_0_[27] ),
        .O(\ap_CS_fsm[36]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_7 
       (.I0(\depth7_reg_434_reg_n_0_[24] ),
        .I1(\depth7_reg_434_reg_n_0_[25] ),
        .O(\ap_CS_fsm[36]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_9 
       (.I0(\depth7_reg_434_reg_n_0_[22] ),
        .I1(\depth7_reg_434_reg_n_0_[23] ),
        .O(\ap_CS_fsm[36]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(p_shl_cast_fu_1069_p1[5]),
        .I2(p_shl_cast_fu_1069_p1[6]),
        .I3(p_shl_cast_fu_1069_p1[8]),
        .I4(p_shl_cast_fu_1069_p1[7]),
        .I5(p_shl_cast_fu_1069_p1[9]),
        .O(grp_padding2d_fix16_4_fu_678_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[31]_i_1_n_0 ),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[32]_i_12 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[32]_i_12_n_0 ,\ap_CS_fsm_reg[32]_i_12_n_1 ,\ap_CS_fsm_reg[32]_i_12_n_2 ,\ap_CS_fsm_reg[32]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[32]_i_17_n_0 ,\ap_CS_fsm[32]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[32]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[32]_i_19_n_0 ,\ap_CS_fsm[32]_i_20_n_0 ,\ap_CS_fsm[32]_i_21_n_0 ,\ap_CS_fsm[32]_i_22_n_0 }));
  CARRY4 \ap_CS_fsm_reg[32]_i_2 
       (.CI(\ap_CS_fsm_reg[32]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[32]_i_2_CO_UNCONNECTED [3],tmp_63_fu_1246_p2,\ap_CS_fsm_reg[32]_i_2_n_2 ,\ap_CS_fsm_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\height8_reg_446_reg_n_0_[31] ,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[32]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[32]_i_4_n_0 ,\ap_CS_fsm[32]_i_5_n_0 ,\ap_CS_fsm[32]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[32]_i_3 
       (.CI(\ap_CS_fsm_reg[32]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[32]_i_3_n_0 ,\ap_CS_fsm_reg[32]_i_3_n_1 ,\ap_CS_fsm_reg[32]_i_3_n_2 ,\ap_CS_fsm_reg[32]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[32]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[32]_i_8_n_0 ,\ap_CS_fsm[32]_i_9_n_0 ,\ap_CS_fsm[32]_i_10_n_0 ,\ap_CS_fsm[32]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[32]_i_7 
       (.CI(\ap_CS_fsm_reg[32]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[32]_i_7_n_0 ,\ap_CS_fsm_reg[32]_i_7_n_1 ,\ap_CS_fsm_reg[32]_i_7_n_2 ,\ap_CS_fsm_reg[32]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[32]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[32]_i_13_n_0 ,\ap_CS_fsm[32]_i_14_n_0 ,\ap_CS_fsm[32]_i_15_n_0 ,\ap_CS_fsm[32]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[33]_i_1_n_0 ),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[33]_i_12 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[33]_i_12_n_0 ,\ap_CS_fsm_reg[33]_i_12_n_1 ,\ap_CS_fsm_reg[33]_i_12_n_2 ,\ap_CS_fsm_reg[33]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[33]_i_17_n_0 ,\ap_CS_fsm[33]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[33]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_19_n_0 ,\ap_CS_fsm[33]_i_20_n_0 ,\ap_CS_fsm[33]_i_21_n_0 ,\ap_CS_fsm[33]_i_22_n_0 }));
  CARRY4 \ap_CS_fsm_reg[33]_i_2 
       (.CI(\ap_CS_fsm_reg[33]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[33]_i_2_CO_UNCONNECTED [3],tmp_65_fu_1335_p2,\ap_CS_fsm_reg[33]_i_2_n_2 ,\ap_CS_fsm_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\width9_reg_458_reg_n_0_[31] ,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[33]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[33]_i_4_n_0 ,\ap_CS_fsm[33]_i_5_n_0 ,\ap_CS_fsm[33]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[33]_i_3 
       (.CI(\ap_CS_fsm_reg[33]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[33]_i_3_n_0 ,\ap_CS_fsm_reg[33]_i_3_n_1 ,\ap_CS_fsm_reg[33]_i_3_n_2 ,\ap_CS_fsm_reg[33]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[33]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_8_n_0 ,\ap_CS_fsm[33]_i_9_n_0 ,\ap_CS_fsm[33]_i_10_n_0 ,\ap_CS_fsm[33]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[33]_i_7 
       (.CI(\ap_CS_fsm_reg[33]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[33]_i_7_n_0 ,\ap_CS_fsm_reg[33]_i_7_n_1 ,\ap_CS_fsm_reg[33]_i_7_n_2 ,\ap_CS_fsm_reg[33]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[33]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_13_n_0 ,\ap_CS_fsm[33]_i_14_n_0 ,\ap_CS_fsm[33]_i_15_n_0 ,\ap_CS_fsm[33]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[36]_i_13 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[36]_i_13_n_0 ,\ap_CS_fsm_reg[36]_i_13_n_1 ,\ap_CS_fsm_reg[36]_i_13_n_2 ,\ap_CS_fsm_reg[36]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[36]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[36]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_19_n_0 ,\ap_CS_fsm[36]_i_20_n_0 ,\ap_CS_fsm[36]_i_21_n_0 ,\ap_CS_fsm[36]_i_22_n_0 }));
  CARRY4 \ap_CS_fsm_reg[36]_i_2 
       (.CI(\ap_CS_fsm_reg[36]_i_3_n_0 ),
        .CO({tmp_60_fu_1200_p2,\ap_CS_fsm_reg[36]_i_2_n_1 ,\ap_CS_fsm_reg[36]_i_2_n_2 ,\ap_CS_fsm_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\depth7_reg_434_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[36]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_4_n_0 ,\ap_CS_fsm[36]_i_5_n_0 ,\ap_CS_fsm[36]_i_6_n_0 ,\ap_CS_fsm[36]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[36]_i_3 
       (.CI(\ap_CS_fsm_reg[36]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[36]_i_3_n_0 ,\ap_CS_fsm_reg[36]_i_3_n_1 ,\ap_CS_fsm_reg[36]_i_3_n_2 ,\ap_CS_fsm_reg[36]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[36]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_9_n_0 ,\ap_CS_fsm[36]_i_10_n_0 ,\ap_CS_fsm[36]_i_11_n_0 ,\ap_CS_fsm[36]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[36]_i_8 
       (.CI(\ap_CS_fsm_reg[36]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[36]_i_8_n_0 ,\ap_CS_fsm_reg[36]_i_8_n_1 ,\ap_CS_fsm_reg[36]_i_8_n_2 ,\ap_CS_fsm_reg[36]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[36]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_14_n_0 ,\ap_CS_fsm[36]_i_15_n_0 ,\ap_CS_fsm[36]_i_16_n_0 ,\ap_CS_fsm[36]_i_17_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \depth7_reg_434[31]_i_2 
       (.I0(ap_CS_fsm_state32),
        .I1(tmp_63_fu_1246_p2),
        .O(ap_NS_fsm176_out));
  FDRE \depth7_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[0]),
        .Q(p_shl2_cast_fu_1220_p1[5]),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[10]),
        .Q(\depth7_reg_434_reg_n_0_[10] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[11]),
        .Q(\depth7_reg_434_reg_n_0_[11] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[12]),
        .Q(\depth7_reg_434_reg_n_0_[12] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[13]),
        .Q(\depth7_reg_434_reg_n_0_[13] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[14]),
        .Q(\depth7_reg_434_reg_n_0_[14] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[15]),
        .Q(\depth7_reg_434_reg_n_0_[15] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[16]),
        .Q(\depth7_reg_434_reg_n_0_[16] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[17]),
        .Q(\depth7_reg_434_reg_n_0_[17] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[18]),
        .Q(\depth7_reg_434_reg_n_0_[18] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[19]),
        .Q(\depth7_reg_434_reg_n_0_[19] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[1]),
        .Q(p_shl2_cast_fu_1220_p1[6]),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[20]),
        .Q(\depth7_reg_434_reg_n_0_[20] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[21]),
        .Q(\depth7_reg_434_reg_n_0_[21] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[22]),
        .Q(\depth7_reg_434_reg_n_0_[22] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[23]),
        .Q(\depth7_reg_434_reg_n_0_[23] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[24]),
        .Q(\depth7_reg_434_reg_n_0_[24] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[25]),
        .Q(\depth7_reg_434_reg_n_0_[25] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[26]),
        .Q(\depth7_reg_434_reg_n_0_[26] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[27]),
        .Q(\depth7_reg_434_reg_n_0_[27] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[28]),
        .Q(\depth7_reg_434_reg_n_0_[28] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[29]),
        .Q(\depth7_reg_434_reg_n_0_[29] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[2]),
        .Q(p_shl2_cast_fu_1220_p1[7]),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[30]),
        .Q(\depth7_reg_434_reg_n_0_[30] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[31]),
        .Q(\depth7_reg_434_reg_n_0_[31] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[3]),
        .Q(p_shl2_cast_fu_1220_p1[8]),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[4]),
        .Q(\depth7_reg_434_reg_n_0_[4] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[5]),
        .Q(\depth7_reg_434_reg_n_0_[5] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[6]),
        .Q(\depth7_reg_434_reg_n_0_[6] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[7]),
        .Q(\depth7_reg_434_reg_n_0_[7] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[8]),
        .Q(\depth7_reg_434_reg_n_0_[8] ),
        .R(depth7_reg_434));
  FDRE \depth7_reg_434_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm176_out),
        .D(depth_reg_1535[9]),
        .Q(\depth7_reg_434_reg_n_0_[9] ),
        .R(depth7_reg_434));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_reg_1535[0]_i_1 
       (.I0(p_shl2_cast_fu_1220_p1[5]),
        .O(depth_fu_1206_p2[0]));
  FDRE \depth_reg_1535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[0]),
        .Q(depth_reg_1535[0]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[10]),
        .Q(depth_reg_1535[10]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[11]),
        .Q(depth_reg_1535[11]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[12]),
        .Q(depth_reg_1535[12]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[12]_i_1 
       (.CI(\depth_reg_1535_reg[8]_i_1_n_0 ),
        .CO({\depth_reg_1535_reg[12]_i_1_n_0 ,\depth_reg_1535_reg[12]_i_1_n_1 ,\depth_reg_1535_reg[12]_i_1_n_2 ,\depth_reg_1535_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1206_p2[12:9]),
        .S({\depth7_reg_434_reg_n_0_[12] ,\depth7_reg_434_reg_n_0_[11] ,\depth7_reg_434_reg_n_0_[10] ,\depth7_reg_434_reg_n_0_[9] }));
  FDRE \depth_reg_1535_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[13]),
        .Q(depth_reg_1535[13]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[14]),
        .Q(depth_reg_1535[14]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[15]),
        .Q(depth_reg_1535[15]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[16]),
        .Q(depth_reg_1535[16]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[16]_i_1 
       (.CI(\depth_reg_1535_reg[12]_i_1_n_0 ),
        .CO({\depth_reg_1535_reg[16]_i_1_n_0 ,\depth_reg_1535_reg[16]_i_1_n_1 ,\depth_reg_1535_reg[16]_i_1_n_2 ,\depth_reg_1535_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1206_p2[16:13]),
        .S({\depth7_reg_434_reg_n_0_[16] ,\depth7_reg_434_reg_n_0_[15] ,\depth7_reg_434_reg_n_0_[14] ,\depth7_reg_434_reg_n_0_[13] }));
  FDRE \depth_reg_1535_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[17]),
        .Q(depth_reg_1535[17]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[18]),
        .Q(depth_reg_1535[18]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[19]),
        .Q(depth_reg_1535[19]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[1]),
        .Q(depth_reg_1535[1]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[20]),
        .Q(depth_reg_1535[20]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[20]_i_1 
       (.CI(\depth_reg_1535_reg[16]_i_1_n_0 ),
        .CO({\depth_reg_1535_reg[20]_i_1_n_0 ,\depth_reg_1535_reg[20]_i_1_n_1 ,\depth_reg_1535_reg[20]_i_1_n_2 ,\depth_reg_1535_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1206_p2[20:17]),
        .S({\depth7_reg_434_reg_n_0_[20] ,\depth7_reg_434_reg_n_0_[19] ,\depth7_reg_434_reg_n_0_[18] ,\depth7_reg_434_reg_n_0_[17] }));
  FDRE \depth_reg_1535_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[21]),
        .Q(depth_reg_1535[21]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[22]),
        .Q(depth_reg_1535[22]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[23]),
        .Q(depth_reg_1535[23]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[24]),
        .Q(depth_reg_1535[24]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[24]_i_1 
       (.CI(\depth_reg_1535_reg[20]_i_1_n_0 ),
        .CO({\depth_reg_1535_reg[24]_i_1_n_0 ,\depth_reg_1535_reg[24]_i_1_n_1 ,\depth_reg_1535_reg[24]_i_1_n_2 ,\depth_reg_1535_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1206_p2[24:21]),
        .S({\depth7_reg_434_reg_n_0_[24] ,\depth7_reg_434_reg_n_0_[23] ,\depth7_reg_434_reg_n_0_[22] ,\depth7_reg_434_reg_n_0_[21] }));
  FDRE \depth_reg_1535_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[25]),
        .Q(depth_reg_1535[25]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[26]),
        .Q(depth_reg_1535[26]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[27]),
        .Q(depth_reg_1535[27]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[28]),
        .Q(depth_reg_1535[28]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[28]_i_1 
       (.CI(\depth_reg_1535_reg[24]_i_1_n_0 ),
        .CO({\depth_reg_1535_reg[28]_i_1_n_0 ,\depth_reg_1535_reg[28]_i_1_n_1 ,\depth_reg_1535_reg[28]_i_1_n_2 ,\depth_reg_1535_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1206_p2[28:25]),
        .S({\depth7_reg_434_reg_n_0_[28] ,\depth7_reg_434_reg_n_0_[27] ,\depth7_reg_434_reg_n_0_[26] ,\depth7_reg_434_reg_n_0_[25] }));
  FDRE \depth_reg_1535_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[29]),
        .Q(depth_reg_1535[29]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[2]),
        .Q(depth_reg_1535[2]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[30]),
        .Q(depth_reg_1535[30]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[31]),
        .Q(depth_reg_1535[31]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[31]_i_1 
       (.CI(\depth_reg_1535_reg[28]_i_1_n_0 ),
        .CO({\NLW_depth_reg_1535_reg[31]_i_1_CO_UNCONNECTED [3:2],\depth_reg_1535_reg[31]_i_1_n_2 ,\depth_reg_1535_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_reg_1535_reg[31]_i_1_O_UNCONNECTED [3],depth_fu_1206_p2[31:29]}),
        .S({1'b0,\depth7_reg_434_reg_n_0_[31] ,\depth7_reg_434_reg_n_0_[30] ,\depth7_reg_434_reg_n_0_[29] }));
  FDRE \depth_reg_1535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[3]),
        .Q(depth_reg_1535[3]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[4]),
        .Q(depth_reg_1535[4]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\depth_reg_1535_reg[4]_i_1_n_0 ,\depth_reg_1535_reg[4]_i_1_n_1 ,\depth_reg_1535_reg[4]_i_1_n_2 ,\depth_reg_1535_reg[4]_i_1_n_3 }),
        .CYINIT(p_shl2_cast_fu_1220_p1[5]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1206_p2[4:1]),
        .S({\depth7_reg_434_reg_n_0_[4] ,p_shl2_cast_fu_1220_p1[8:6]}));
  FDRE \depth_reg_1535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[5]),
        .Q(depth_reg_1535[5]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[6]),
        .Q(depth_reg_1535[6]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[7]),
        .Q(depth_reg_1535[7]),
        .R(1'b0));
  FDRE \depth_reg_1535_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[8]),
        .Q(depth_reg_1535[8]),
        .R(1'b0));
  CARRY4 \depth_reg_1535_reg[8]_i_1 
       (.CI(\depth_reg_1535_reg[4]_i_1_n_0 ),
        .CO({\depth_reg_1535_reg[8]_i_1_n_0 ,\depth_reg_1535_reg[8]_i_1_n_1 ,\depth_reg_1535_reg[8]_i_1_n_2 ,\depth_reg_1535_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1206_p2[8:5]),
        .S({\depth7_reg_434_reg_n_0_[8] ,\depth7_reg_434_reg_n_0_[7] ,\depth7_reg_434_reg_n_0_[6] ,\depth7_reg_434_reg_n_0_[5] }));
  FDRE \depth_reg_1535_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(depth_fu_1206_p2[9]),
        .Q(depth_reg_1535[9]),
        .R(1'b0));
  design_1_network_0_0_conv2d_fix16_1 grp_conv2d_fix16_1_fu_504
       (.ADDRARDADDR(Conv2D_0_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address1),
        .CO(grp_conv2d_fix16_1_fu_504_n_40),
        .Conv2D_0_array_ce0(Conv2D_0_array_ce0),
        .\Conv2D_0_b_load_cast_reg_1105_reg[10]_0 (grp_conv2d_fix16_1_fu_504_n_13),
        .D(ap_NS_fsm[6:5]),
        .DI(Conv2D_0_array_U_n_16),
        .DOADO(Padding2D_0_array_q0),
        .DOBDO(Padding2D_0_array_q1),
        .O(tmp_117_fu_942_p2),
        .Padding2D_0_array_ce0(Padding2D_0_array_ce0),
        .Padding2D_0_array_ce1(Padding2D_0_array_ce1),
        .Q(tmp_16_reg_1110),
        .S({grp_conv2d_fix16_1_fu_504_n_0,grp_conv2d_fix16_1_fu_504_n_1}),
        .SR(ap_rst_n_inv),
        .WEA({grp_conv2d_fix16_1_fu_504_n_70,grp_conv2d_fix16_1_fu_504_n_71}),
        .\ap_CS_fsm_reg[1]_0 (grp_conv2d_fix16_1_fu_504_n_74),
        .\ap_CS_fsm_reg[3]_0 (Padding2D_0_array_address0),
        .\ap_CS_fsm_reg[5]_0 ({grp_conv2d_fix16_1_fu_504_n_72,grp_conv2d_fix16_1_fu_504_n_73}),
        .ap_clk(ap_clk),
        .d0(grp_conv2d_fix16_1_fu_504_output_r_d0),
        .grp_conv2d_fix16_1_fu_504_ap_start_reg(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0),
        .grp_padding2d_fix16_4_fu_678_output_r_address0(grp_padding2d_fix16_4_fu_678_output_r_address0),
        .\p_tmp_s_reg_1416_reg[14]_0 (tmp_117_cast_fu_947_p2),
        .\p_tmp_s_reg_1416_reg[14]_i_3__0 ({Conv2D_0_array_U_n_34,Conv2D_0_array_U_n_35}),
        .q0(Conv2D_0_array_q0),
        .ram_reg(grp_padding2d_fix16_4_fu_678_n_6),
        .ram_reg_0({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .ram_reg_0_0(grp_max_pooling2d_fix16_1_fu_626_n_31));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_1_fu_504_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_1_fu_504_n_74),
        .Q(grp_conv2d_fix16_1_fu_504_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_conv2d_fix16_228 grp_conv2d_fix16_228_fu_540
       (.ADDRARDADDR(Padding2D_3_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address1),
        .CO(grp_conv2d_fix16_228_fu_540_n_41),
        .Conv2D_3_array_address0(grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_address0),
        .\Conv2D_3_b_load_cast_reg_1139_reg[11]_0 (grp_conv2d_fix16_228_fu_540_n_0),
        .\Conv2D_3_b_load_cast_reg_1139_reg[11]_1 (grp_conv2d_fix16_228_fu_540_n_13),
        .\Conv2D_3_b_load_cast_reg_1139_reg[11]_2 (grp_conv2d_fix16_228_fu_540_n_90),
        .D(ap_NS_fsm[24:23]),
        .DI(Conv2D_3_array_U_n_16),
        .DOADO(Padding2D_3_array_q0),
        .DOBDO(Padding2D_3_array_q1),
        .O(tmp_117_fu_976_p2_3),
        .Padding2D_3_array_ce0(Padding2D_3_array_ce0),
        .Padding2D_3_array_ce1(Padding2D_3_array_ce1),
        .Q(tmp_12_reg_1144),
        .S({grp_conv2d_fix16_228_fu_540_n_42,grp_conv2d_fix16_228_fu_540_n_43}),
        .SR(ap_rst_n_inv),
        .WEA(Conv2D_3_array_we0),
        .addr0(Conv2D_3_array_address0),
        .\ap_CS_fsm_reg[1]_0 (grp_conv2d_fix16_228_fu_540_n_89),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce0(Conv2D_3_array_ce0),
        .d0(grp_conv2d_fix16_228_fu_540_output_r_d0),
        .grp_conv2d_fix16_228_fu_540_ap_start_reg(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .grp_padding2d_fix16_1_fu_600_output_r_address0(grp_padding2d_fix16_1_fu_600_output_r_address0),
        .\p_tmp_s_reg_1444_reg[14]_0 (tmp_117_cast_fu_981_p2_1),
        .\p_tmp_s_reg_1444_reg[14]_i_3__0 (Conv2D_3_array_U_n_49),
        .q0({Conv2D_3_array_q0[15:14],Conv2D_3_array_q0[12:0]}),
        .ram_reg(grp_padding2d_fix16_1_fu_600_n_3),
        .ram_reg_0({ap_CS_fsm_state26,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22}),
        .ram_reg_0_0(grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_ce0),
        .\tmp2_reg_1434_reg[15]_0 (tmp2_fu_932_p2_2),
        .\tmp_28_reg_1314_reg[14]_0 (tmp_28_reg_1314));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_228_fu_540_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_228_fu_540_n_89),
        .Q(grp_conv2d_fix16_228_fu_540_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_conv2d_fix16_2 grp_conv2d_fix16_2_fu_522
       (.ADDRARDADDR(Conv2D_1_array_address0),
        .CO(grp_conv2d_fix16_2_fu_522_n_41),
        .Conv2D_1_array_ce0(Conv2D_1_array_ce0),
        .\Conv2D_1_b_load_cast_reg_1139_reg[11]_0 (grp_conv2d_fix16_2_fu_522_n_0),
        .\Conv2D_1_b_load_cast_reg_1139_reg[11]_1 (grp_conv2d_fix16_2_fu_522_n_12),
        .\Conv2D_1_b_load_cast_reg_1139_reg[11]_2 (grp_conv2d_fix16_2_fu_522_n_89),
        .D(ap_NS_fsm[12:11]),
        .DI(Conv2D_1_array_U_n_16),
        .DIADI(grp_conv2d_fix16_2_fu_522_Conv2D_1_array_d0),
        .DOADO({Conv2D_1_array_q0[15:14],Conv2D_1_array_q0[12:0]}),
        .O(tmp_117_fu_976_p2),
        .Q({tmp_14_reg_1144[11:9],tmp_14_reg_1144[7:0]}),
        .S({grp_conv2d_fix16_2_fu_522_n_42,grp_conv2d_fix16_2_fu_522_n_43}),
        .SR(ap_rst_n_inv),
        .WEA(Conv2D_1_array_we0),
        .addr0(Padding2D_1_array_address0),
        .addr1(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address1),
        .\ap_CS_fsm_reg[1]_0 (grp_conv2d_fix16_2_fu_522_n_88),
        .ap_clk(ap_clk),
        .ce0(Padding2D_1_array_ce0),
        .ce1(Padding2D_1_array_ce1),
        .grp_conv2d_fix16_2_fu_522_ap_start_reg(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_639_input_r_address0(grp_max_pooling2d_fix16_fu_639_input_r_address0),
        .grp_padding2d_fix16_3_fu_587_output_r_address0(grp_padding2d_fix16_3_fu_587_output_r_address0),
        .\p_tmp_s_reg_1444_reg[14]_0 (tmp_117_cast_fu_981_p2),
        .\p_tmp_s_reg_1444_reg[14]_i_3 (Conv2D_1_array_U_n_50),
        .q0(Padding2D_1_array_q0),
        .q1(Padding2D_1_array_q1),
        .ram_reg({ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ram_reg_0(grp_padding2d_fix16_3_fu_587_n_3),
        .ram_reg_1(grp_max_pooling2d_fix16_fu_639_n_25),
        .\tmp2_reg_1434_reg[15]_0 (tmp2_fu_932_p2),
        .\tmp_40_reg_1314_reg[14]_0 (tmp_40_reg_1314));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_2_fu_522_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_2_fu_522_n_88),
        .Q(grp_conv2d_fix16_2_fu_522_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_conv2d_fix16_3 grp_conv2d_fix16_3_fu_486
       (.ADDRARDADDR(Conv2D_2_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address1),
        .CO(grp_conv2d_fix16_3_fu_486_n_40),
        .Conv2D_2_array_address0(grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_address0),
        .Conv2D_2_array_ce0(Conv2D_2_array_ce0),
        .\Conv2D_2_b_load_cast_reg_1105_reg[10]_0 (grp_conv2d_fix16_3_fu_486_n_13),
        .D(ap_NS_fsm[18:17]),
        .DI(Conv2D_2_array_U_n_16),
        .DIADI(grp_conv2d_fix16_3_fu_486_output_r_d0),
        .DOADO(Padding2D_2_array_q0),
        .DOBDO(Padding2D_2_array_q1),
        .O(tmp_112_fu_942_p2),
        .Padding2D_2_array_ce1(Padding2D_2_array_ce1),
        .Q(tmp_5_reg_1110),
        .S({grp_conv2d_fix16_3_fu_486_n_0,grp_conv2d_fix16_3_fu_486_n_1}),
        .SR(ap_rst_n_inv),
        .WEA(Conv2D_2_array_we0),
        .\ap_CS_fsm_reg[15]_0 (Padding2D_2_array_address0),
        .\ap_CS_fsm_reg[1]_0 (grp_conv2d_fix16_3_fu_486_n_66),
        .\ap_CS_fsm_reg[8]_0 (grp_conv2d_fix16_3_fu_486_n_55),
        .ap_clk(ap_clk),
        .grp_conv2d_fix16_3_fu_486_ap_start_reg(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .grp_padding2d_fix16_2_fu_613_output_r_address0(grp_padding2d_fix16_2_fu_613_output_r_address0),
        .\p_tmp_s_reg_1416_reg[14]_0 (tmp_117_cast_fu_947_p2_0),
        .\p_tmp_s_reg_1416_reg[14]_i_3 ({Conv2D_2_array_U_n_33,Conv2D_2_array_U_n_34}),
        .ram_reg({ap_CS_fsm_state20,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16}),
        .ram_reg_0(grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_ce0),
        .\tmp2_reg_1366_reg[15]_0 (Conv2D_2_array_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_3_fu_486_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_3_fu_486_n_66),
        .Q(grp_conv2d_fix16_3_fu_486_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_conv2d_fix16 grp_conv2d_fix16_fu_558
       (.ADDRARDADDR(Conv2D_4_array_address0),
        .ADDRBWRADDR(grp_conv2d_fix16_fu_558_Padding2D_4_array_address1),
        .Conv2D_4_array_ce0(Conv2D_4_array_ce0),
        .D(Conv2D_4_array_q0[15:14]),
        .DIADI(grp_conv2d_fix16_fu_558_output_r_d0),
        .O(tmp_117_fu_952_p2),
        .Padding2D_4_array_ce1(Padding2D_4_array_ce1),
        .Q(tmp_55_reg_1277),
        .S({grp_conv2d_fix16_fu_558_n_30,grp_conv2d_fix16_fu_558_n_31}),
        .SR(depth7_reg_434),
        .WEA(Conv2D_4_array_we0),
        .\ap_CS_fsm_reg[0]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_conv2d_fix16_fu_558_n_78),
        .\ap_CS_fsm_reg[27] (Padding2D_4_array_address0),
        .\ap_CS_fsm_reg[29] (ap_NS_fsm[30:29]),
        .\ap_CS_fsm_reg[30] (\ap_CS_fsm[30]_i_2_n_0 ),
        .\ap_CS_fsm_reg[7]_0 (grp_conv2d_fix16_fu_558_n_63),
        .ap_clk(ap_clk),
        .grp_conv2d_fix16_fu_558_ap_start_reg(grp_conv2d_fix16_fu_558_ap_start_reg),
        .grp_padding2d_fix16_fu_574_output_r_address0(grp_padding2d_fix16_fu_574_output_r_address0),
        .\p_tmp_s_reg_1407_reg[14]_0 ({tmp_117_cast_fu_958_p2,Conv2D_4_array_U_n_30}),
        .q0(Padding2D_4_array_q0),
        .q1(Padding2D_4_array_q1),
        .ram_reg({ap_CS_fsm_state33,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28}),
        .ram_reg_0({\width9_reg_458_reg_n_0_[2] ,\width9_reg_458_reg_n_0_[1] ,\width9_reg_458_reg_n_0_[0] }),
        .ram_reg_1(tmp_11_reg_1553_reg__0[0]),
        .ram_reg_2(tmp_15_fu_1351_p2),
        .\tmp2_reg_1397_reg[15]_0 (tmp2_fu_908_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_fu_558_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_fu_558_n_78),
        .Q(grp_conv2d_fix16_fu_558_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_max_pooling2d_fix16_1 grp_max_pooling2d_fix16_1_fu_626
       (.D(ap_NS_fsm[8:7]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .SR(ap_rst_n_inv),
        .WEA(MaxPooling2D_0_array_we0),
        .addr0(MaxPooling2D_0_array_address0),
        .\ap_CS_fsm_reg[1]_0 (grp_max_pooling2d_fix16_1_fu_626_n_30),
        .\ap_CS_fsm_reg[8]_0 (grp_max_pooling2d_fix16_1_fu_626_n_31),
        .ap_clk(ap_clk),
        .ce0(MaxPooling2D_0_array_ce0),
        .grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0),
        .grp_max_pooling2d_fix16_1_fu_626_ap_start_reg(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_3_fu_587_input_r_address0),
        .ram_reg_0(tmp_88_fu_381_p2),
        .ram_reg_0_0(grp_padding2d_fix16_3_fu_587_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_1_fu_626_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_1_fu_626_n_30),
        .Q(grp_max_pooling2d_fix16_1_fu_626_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_639
       (.ADDRARDADDR(MaxPooling2D_1_array_address0),
        .D(ap_NS_fsm[14:13]),
        .MaxPooling2D_1_array_ce0(MaxPooling2D_1_array_ce0),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .SR(ap_rst_n_inv),
        .WEA(MaxPooling2D_1_array_we0),
        .\ap_CS_fsm_reg[1]_0 (grp_max_pooling2d_fix16_fu_639_n_24),
        .\ap_CS_fsm_reg[8]_0 (grp_max_pooling2d_fix16_fu_639_n_25),
        .ap_clk(ap_clk),
        .grp_max_pooling2d_fix16_fu_639_ap_start_reg(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_639_input_r_address0(grp_max_pooling2d_fix16_fu_639_input_r_address0),
        .input_r_address0(grp_padding2d_fix16_2_fu_613_input_r_address0),
        .ram_reg(tmp_102_fu_381_p2),
        .ram_reg_0(grp_padding2d_fix16_2_fu_613_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_639_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_639_n_24),
        .Q(grp_max_pooling2d_fix16_fu_639_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_padding2d_fix16_1 grp_padding2d_fix16_1_fu_600
       (.D(ap_NS_fsm[22:21]),
        .DIADI({grp_padding2d_fix16_1_fu_600_n_6,grp_padding2d_fix16_1_fu_600_n_7,grp_padding2d_fix16_1_fu_600_n_8,grp_padding2d_fix16_1_fu_600_n_9,grp_padding2d_fix16_1_fu_600_n_10,grp_padding2d_fix16_1_fu_600_n_11,grp_padding2d_fix16_1_fu_600_n_12,grp_padding2d_fix16_1_fu_600_n_13,grp_padding2d_fix16_1_fu_600_n_14,grp_padding2d_fix16_1_fu_600_n_15,grp_padding2d_fix16_1_fu_600_n_16,grp_padding2d_fix16_1_fu_600_n_17,grp_padding2d_fix16_1_fu_600_n_18,grp_padding2d_fix16_1_fu_600_n_19,grp_padding2d_fix16_1_fu_600_n_20,grp_padding2d_fix16_1_fu_600_n_21}),
        .DOADO(UpSampling2D_0_array_q0),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21}),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_3_array_we0),
        .\ap_CS_fsm_reg[10]_0 (grp_padding2d_fix16_1_fu_600_n_3),
        .\ap_CS_fsm_reg[1]_0 (grp_padding2d_fix16_1_fu_600_n_5),
        .ap_clk(ap_clk),
        .grp_padding2d_fix16_1_fu_600_ap_start_reg(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .grp_padding2d_fix16_1_fu_600_output_r_address0(grp_padding2d_fix16_1_fu_600_output_r_address0),
        .input_r_address0(grp_padding2d_fix16_1_fu_600_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_1_fu_600_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_1_fu_600_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_1_fu_600_n_5),
        .Q(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_padding2d_fix16_2 grp_padding2d_fix16_2_fu_613
       (.D(ap_NS_fsm[16:15]),
        .DIADI({grp_padding2d_fix16_2_fu_613_n_6,grp_padding2d_fix16_2_fu_613_n_7,grp_padding2d_fix16_2_fu_613_n_8,grp_padding2d_fix16_2_fu_613_n_9,grp_padding2d_fix16_2_fu_613_n_10,grp_padding2d_fix16_2_fu_613_n_11,grp_padding2d_fix16_2_fu_613_n_12,grp_padding2d_fix16_2_fu_613_n_13,grp_padding2d_fix16_2_fu_613_n_14,grp_padding2d_fix16_2_fu_613_n_15,grp_padding2d_fix16_2_fu_613_n_16,grp_padding2d_fix16_2_fu_613_n_17,grp_padding2d_fix16_2_fu_613_n_18,grp_padding2d_fix16_2_fu_613_n_19,grp_padding2d_fix16_2_fu_613_n_20,grp_padding2d_fix16_2_fu_613_n_21}),
        .Padding2D_2_array_ce0(Padding2D_2_array_ce0),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state15}),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_2_array_we0),
        .\ap_CS_fsm_reg[1]_0 (grp_padding2d_fix16_2_fu_613_n_5),
        .ap_clk(ap_clk),
        .grp_padding2d_fix16_2_fu_613_ap_start_reg(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .grp_padding2d_fix16_2_fu_613_output_r_address0(grp_padding2d_fix16_2_fu_613_output_r_address0),
        .input_r_address0(grp_padding2d_fix16_2_fu_613_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_2_fu_613_input_r_ce0),
        .ram_reg(grp_conv2d_fix16_3_fu_486_n_55),
        .ram_reg_0(MaxPooling2D_1_array_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_2_fu_613_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_2_fu_613_n_5),
        .Q(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_padding2d_fix16_3 grp_padding2d_fix16_3_fu_587
       (.D(ap_NS_fsm[10:9]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_1_array_we0),
        .\ap_CS_fsm_reg[10]_0 (grp_padding2d_fix16_3_fu_587_n_3),
        .\ap_CS_fsm_reg[1]_0 (grp_padding2d_fix16_3_fu_587_n_5),
        .ap_clk(ap_clk),
        .d0({grp_padding2d_fix16_3_fu_587_n_6,grp_padding2d_fix16_3_fu_587_n_7,grp_padding2d_fix16_3_fu_587_n_8,grp_padding2d_fix16_3_fu_587_n_9,grp_padding2d_fix16_3_fu_587_n_10,grp_padding2d_fix16_3_fu_587_n_11,grp_padding2d_fix16_3_fu_587_n_12,grp_padding2d_fix16_3_fu_587_n_13,grp_padding2d_fix16_3_fu_587_n_14,grp_padding2d_fix16_3_fu_587_n_15,grp_padding2d_fix16_3_fu_587_n_16,grp_padding2d_fix16_3_fu_587_n_17,grp_padding2d_fix16_3_fu_587_n_18,grp_padding2d_fix16_3_fu_587_n_19,grp_padding2d_fix16_3_fu_587_n_20,grp_padding2d_fix16_3_fu_587_n_21}),
        .grp_padding2d_fix16_3_fu_587_ap_start_reg(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .grp_padding2d_fix16_3_fu_587_output_r_address0(grp_padding2d_fix16_3_fu_587_output_r_address0),
        .input_r_address0(grp_padding2d_fix16_3_fu_587_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_3_fu_587_input_r_ce0),
        .q0(MaxPooling2D_0_array_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_3_fu_587_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_3_fu_587_n_5),
        .Q(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_padding2d_fix16_4 grp_padding2d_fix16_4_fu_678
       (.ADDRARDADDR(input_0_array_0_address0),
        .D(ap_NS_fsm[4:3]),
        .DIADI(grp_padding2d_fix16_4_fu_678_output_r_d0),
        .DOADO(input_0_array_0_q0),
        .Q(tmp_3_reg_1454[2]),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_0_array_we0),
        .\ap_CS_fsm_reg[8]_0 (grp_padding2d_fix16_4_fu_678_n_6),
        .ap_clk(ap_clk),
        .grp_padding2d_fix16_4_fu_678_ap_start_reg(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .grp_padding2d_fix16_4_fu_678_ap_start_reg0(grp_padding2d_fix16_4_fu_678_ap_start_reg0),
        .grp_padding2d_fix16_4_fu_678_output_r_address0(grp_padding2d_fix16_4_fu_678_output_r_address0),
        .\height_reg_153_reg[1]_0 (grp_padding2d_fix16_4_fu_678_n_8),
        .input_0_address0(grp_padding2d_fix16_4_fu_678_input_0_address0),
        .input_0_array_0_ce0(input_0_array_0_ce0),
        .ram_reg(width_reg_423_reg__0[2:0]),
        .ram_reg_0({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ram_reg_1(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .ram_reg_2(out_0_dest_V_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_4_fu_678_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_4_fu_678_n_8),
        .Q(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_padding2d_fix16 grp_padding2d_fix16_fu_574
       (.D(ap_NS_fsm[28:27]),
        .Padding2D_4_array_ce0(Padding2D_4_array_ce0),
        .Q({ap_CS_fsm_state28,ap_CS_fsm_state27}),
        .SR(ap_rst_n_inv),
        .WEA({grp_padding2d_fix16_fu_574_n_3,grp_padding2d_fix16_fu_574_n_4}),
        .\ap_CS_fsm_reg[1]_0 (grp_padding2d_fix16_fu_574_n_8),
        .\ap_CS_fsm_reg[7]_0 ({grp_padding2d_fix16_fu_574_n_5,grp_padding2d_fix16_fu_574_n_6}),
        .ap_clk(ap_clk),
        .d0({grp_padding2d_fix16_fu_574_n_9,grp_padding2d_fix16_fu_574_n_10,grp_padding2d_fix16_fu_574_n_11,grp_padding2d_fix16_fu_574_n_12,grp_padding2d_fix16_fu_574_n_13,grp_padding2d_fix16_fu_574_n_14,grp_padding2d_fix16_fu_574_n_15,grp_padding2d_fix16_fu_574_n_16,grp_padding2d_fix16_fu_574_n_17,grp_padding2d_fix16_fu_574_n_18,grp_padding2d_fix16_fu_574_n_19,grp_padding2d_fix16_fu_574_n_20,grp_padding2d_fix16_fu_574_n_21,grp_padding2d_fix16_fu_574_n_22,grp_padding2d_fix16_fu_574_n_23,grp_padding2d_fix16_fu_574_n_24}),
        .grp_padding2d_fix16_fu_574_ap_start_reg(grp_padding2d_fix16_fu_574_ap_start_reg),
        .grp_padding2d_fix16_fu_574_output_r_address0(grp_padding2d_fix16_fu_574_output_r_address0),
        .input_r_address0(grp_padding2d_fix16_fu_574_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_fu_574_input_r_ce0),
        .q0(UpSampling2D_1_array_q0),
        .ram_reg_0(grp_conv2d_fix16_fu_558_n_63));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_574_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_574_n_8),
        .Q(grp_padding2d_fix16_fu_574_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_up_sampling2d_fix16_1 grp_up_sampling2d_fix16_1_fu_665
       (.ADDRARDADDR(UpSampling2D_0_array_address0),
        .Conv2D_2_array_address0(grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_address0),
        .Conv2D_2_array_ce0(grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_ce0),
        .D(ap_NS_fsm[20:19]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state20,ap_CS_fsm_state19}),
        .SR(ap_rst_n_inv),
        .UpSampling2D_0_array_ce0(UpSampling2D_0_array_ce0),
        .WEA(UpSampling2D_0_array_we0),
        .\ap_CS_fsm_reg[1]_0 (grp_up_sampling2d_fix16_1_fu_665_n_16),
        .ap_clk(ap_clk),
        .grp_up_sampling2d_fix16_1_fu_665_ap_start_reg(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_1_fu_600_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_1_fu_600_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_1_fu_665_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_1_fu_665_n_16),
        .Q(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_652
       (.ADDRARDADDR(UpSampling2D_1_array_address0),
        .Conv2D_3_array_address0(grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_address0),
        .Conv2D_3_array_ce0(grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_ce0),
        .D(ap_NS_fsm[26:25]),
        .Q({ap_CS_fsm_state28,ap_CS_fsm_state26,ap_CS_fsm_state25}),
        .SR(ap_rst_n_inv),
        .UpSampling2D_1_array_ce0(UpSampling2D_1_array_ce0),
        .WEA({grp_up_sampling2d_fix16_fu_652_n_17,grp_up_sampling2d_fix16_fu_652_n_18}),
        .\ap_CS_fsm_reg[1]_0 (grp_up_sampling2d_fix16_fu_652_n_22),
        .\ap_CS_fsm_reg[5]_0 ({grp_up_sampling2d_fix16_fu_652_n_19,grp_up_sampling2d_fix16_fu_652_n_20}),
        .ap_clk(ap_clk),
        .grp_up_sampling2d_fix16_fu_652_ap_start_reg(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_fu_574_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_fu_574_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_652_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_652_n_22),
        .Q(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8088)) 
    \height8_reg_446[31]_i_1 
       (.I0(ap_CS_fsm_state31),
        .I1(tmp_60_fu_1200_p2),
        .I2(tmp_65_fu_1335_p2),
        .I3(ap_CS_fsm_state33),
        .O(\height8_reg_446[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height8_reg_446[31]_i_2 
       (.I0(ap_CS_fsm_state33),
        .I1(tmp_65_fu_1335_p2),
        .O(ap_NS_fsm174_out));
  FDRE \height8_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[0]),
        .Q(p_shl4_cast_fu_1301_p3[5]),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[10]),
        .Q(\height8_reg_446_reg_n_0_[10] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[11]),
        .Q(\height8_reg_446_reg_n_0_[11] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[12]),
        .Q(\height8_reg_446_reg_n_0_[12] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[13]),
        .Q(\height8_reg_446_reg_n_0_[13] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[14]),
        .Q(\height8_reg_446_reg_n_0_[14] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[15]),
        .Q(\height8_reg_446_reg_n_0_[15] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[16]),
        .Q(\height8_reg_446_reg_n_0_[16] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[17]),
        .Q(\height8_reg_446_reg_n_0_[17] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[18]),
        .Q(\height8_reg_446_reg_n_0_[18] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[19]),
        .Q(\height8_reg_446_reg_n_0_[19] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[1]),
        .Q(p_shl4_cast_fu_1301_p3[6]),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[20]),
        .Q(\height8_reg_446_reg_n_0_[20] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[21]),
        .Q(\height8_reg_446_reg_n_0_[21] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[22]),
        .Q(\height8_reg_446_reg_n_0_[22] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[23]),
        .Q(\height8_reg_446_reg_n_0_[23] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[24]),
        .Q(\height8_reg_446_reg_n_0_[24] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[25]),
        .Q(\height8_reg_446_reg_n_0_[25] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[26]),
        .Q(\height8_reg_446_reg_n_0_[26] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[27]),
        .Q(\height8_reg_446_reg_n_0_[27] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[28]),
        .Q(\height8_reg_446_reg_n_0_[28] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[29]),
        .Q(\height8_reg_446_reg_n_0_[29] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[2]),
        .Q(p_shl4_cast_fu_1301_p3[7]),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[30]),
        .Q(\height8_reg_446_reg_n_0_[30] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[31]),
        .Q(\height8_reg_446_reg_n_0_[31] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[3]),
        .Q(p_shl4_cast_fu_1301_p3[8]),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[4]),
        .Q(p_shl4_cast_fu_1301_p3[9]),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[5]),
        .Q(\height8_reg_446_reg_n_0_[5] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[6]),
        .Q(\height8_reg_446_reg_n_0_[6] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[7]),
        .Q(\height8_reg_446_reg_n_0_[7] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[8]),
        .Q(\height8_reg_446_reg_n_0_[8] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  FDRE \height8_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm174_out),
        .D(height_3_reg_1548[9]),
        .Q(\height8_reg_446_reg_n_0_[9] ),
        .R(\height8_reg_446[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \height_3_reg_1548[0]_i_1 
       (.I0(p_shl4_cast_fu_1301_p3[5]),
        .O(\height_3_reg_1548[0]_i_1_n_0 ));
  FDRE \height_3_reg_1548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\height_3_reg_1548[0]_i_1_n_0 ),
        .Q(height_3_reg_1548[0]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[10]),
        .Q(height_3_reg_1548[10]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[11]),
        .Q(height_3_reg_1548[11]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[12]),
        .Q(height_3_reg_1548[12]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[12]_i_1 
       (.CI(\height_3_reg_1548_reg[8]_i_1_n_0 ),
        .CO({\height_3_reg_1548_reg[12]_i_1_n_0 ,\height_3_reg_1548_reg[12]_i_1_n_1 ,\height_3_reg_1548_reg[12]_i_1_n_2 ,\height_3_reg_1548_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1252_p2[12:9]),
        .S({\height8_reg_446_reg_n_0_[12] ,\height8_reg_446_reg_n_0_[11] ,\height8_reg_446_reg_n_0_[10] ,\height8_reg_446_reg_n_0_[9] }));
  FDRE \height_3_reg_1548_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[13]),
        .Q(height_3_reg_1548[13]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[14]),
        .Q(height_3_reg_1548[14]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[15]),
        .Q(height_3_reg_1548[15]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[16]),
        .Q(height_3_reg_1548[16]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[16]_i_1 
       (.CI(\height_3_reg_1548_reg[12]_i_1_n_0 ),
        .CO({\height_3_reg_1548_reg[16]_i_1_n_0 ,\height_3_reg_1548_reg[16]_i_1_n_1 ,\height_3_reg_1548_reg[16]_i_1_n_2 ,\height_3_reg_1548_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1252_p2[16:13]),
        .S({\height8_reg_446_reg_n_0_[16] ,\height8_reg_446_reg_n_0_[15] ,\height8_reg_446_reg_n_0_[14] ,\height8_reg_446_reg_n_0_[13] }));
  FDRE \height_3_reg_1548_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[17]),
        .Q(height_3_reg_1548[17]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[18]),
        .Q(height_3_reg_1548[18]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[19]),
        .Q(height_3_reg_1548[19]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[1]),
        .Q(height_3_reg_1548[1]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[20]),
        .Q(height_3_reg_1548[20]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[20]_i_1 
       (.CI(\height_3_reg_1548_reg[16]_i_1_n_0 ),
        .CO({\height_3_reg_1548_reg[20]_i_1_n_0 ,\height_3_reg_1548_reg[20]_i_1_n_1 ,\height_3_reg_1548_reg[20]_i_1_n_2 ,\height_3_reg_1548_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1252_p2[20:17]),
        .S({\height8_reg_446_reg_n_0_[20] ,\height8_reg_446_reg_n_0_[19] ,\height8_reg_446_reg_n_0_[18] ,\height8_reg_446_reg_n_0_[17] }));
  FDRE \height_3_reg_1548_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[21]),
        .Q(height_3_reg_1548[21]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[22]),
        .Q(height_3_reg_1548[22]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[23]),
        .Q(height_3_reg_1548[23]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[24]),
        .Q(height_3_reg_1548[24]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[24]_i_1 
       (.CI(\height_3_reg_1548_reg[20]_i_1_n_0 ),
        .CO({\height_3_reg_1548_reg[24]_i_1_n_0 ,\height_3_reg_1548_reg[24]_i_1_n_1 ,\height_3_reg_1548_reg[24]_i_1_n_2 ,\height_3_reg_1548_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1252_p2[24:21]),
        .S({\height8_reg_446_reg_n_0_[24] ,\height8_reg_446_reg_n_0_[23] ,\height8_reg_446_reg_n_0_[22] ,\height8_reg_446_reg_n_0_[21] }));
  FDRE \height_3_reg_1548_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[25]),
        .Q(height_3_reg_1548[25]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[26]),
        .Q(height_3_reg_1548[26]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[27]),
        .Q(height_3_reg_1548[27]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[28]),
        .Q(height_3_reg_1548[28]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[28]_i_1 
       (.CI(\height_3_reg_1548_reg[24]_i_1_n_0 ),
        .CO({\height_3_reg_1548_reg[28]_i_1_n_0 ,\height_3_reg_1548_reg[28]_i_1_n_1 ,\height_3_reg_1548_reg[28]_i_1_n_2 ,\height_3_reg_1548_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1252_p2[28:25]),
        .S({\height8_reg_446_reg_n_0_[28] ,\height8_reg_446_reg_n_0_[27] ,\height8_reg_446_reg_n_0_[26] ,\height8_reg_446_reg_n_0_[25] }));
  FDRE \height_3_reg_1548_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[29]),
        .Q(height_3_reg_1548[29]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[2]),
        .Q(height_3_reg_1548[2]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[30]),
        .Q(height_3_reg_1548[30]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[31]),
        .Q(height_3_reg_1548[31]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[31]_i_1 
       (.CI(\height_3_reg_1548_reg[28]_i_1_n_0 ),
        .CO({\NLW_height_3_reg_1548_reg[31]_i_1_CO_UNCONNECTED [3:2],\height_3_reg_1548_reg[31]_i_1_n_2 ,\height_3_reg_1548_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_3_reg_1548_reg[31]_i_1_O_UNCONNECTED [3],height_3_fu_1252_p2[31:29]}),
        .S({1'b0,\height8_reg_446_reg_n_0_[31] ,\height8_reg_446_reg_n_0_[30] ,\height8_reg_446_reg_n_0_[29] }));
  FDRE \height_3_reg_1548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[3]),
        .Q(height_3_reg_1548[3]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[4]),
        .Q(height_3_reg_1548[4]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\height_3_reg_1548_reg[4]_i_1_n_0 ,\height_3_reg_1548_reg[4]_i_1_n_1 ,\height_3_reg_1548_reg[4]_i_1_n_2 ,\height_3_reg_1548_reg[4]_i_1_n_3 }),
        .CYINIT(p_shl4_cast_fu_1301_p3[5]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1252_p2[4:1]),
        .S(p_shl4_cast_fu_1301_p3[9:6]));
  FDRE \height_3_reg_1548_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[5]),
        .Q(height_3_reg_1548[5]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[6]),
        .Q(height_3_reg_1548[6]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[7]),
        .Q(height_3_reg_1548[7]),
        .R(1'b0));
  FDRE \height_3_reg_1548_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[8]),
        .Q(height_3_reg_1548[8]),
        .R(1'b0));
  CARRY4 \height_3_reg_1548_reg[8]_i_1 
       (.CI(\height_3_reg_1548_reg[4]_i_1_n_0 ),
        .CO({\height_3_reg_1548_reg[8]_i_1_n_0 ,\height_3_reg_1548_reg[8]_i_1_n_1 ,\height_3_reg_1548_reg[8]_i_1_n_2 ,\height_3_reg_1548_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1252_p2[8:5]),
        .S({\height8_reg_446_reg_n_0_[8] ,\height8_reg_446_reg_n_0_[7] ,\height8_reg_446_reg_n_0_[6] ,\height8_reg_446_reg_n_0_[5] }));
  FDRE \height_3_reg_1548_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(height_3_fu_1252_p2[9]),
        .Q(height_3_reg_1548[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \height_4_reg_1449[0]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[5]),
        .O(\height_4_reg_1449[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_4_reg_1449[1]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[5]),
        .I1(p_shl_cast_fu_1069_p1[6]),
        .O(tmp_3_fu_1085_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_4_reg_1449[2]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[6]),
        .I1(p_shl_cast_fu_1069_p1[5]),
        .I2(p_shl_cast_fu_1069_p1[7]),
        .O(height_4_fu_1055_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \height_4_reg_1449[3]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[7]),
        .I1(p_shl_cast_fu_1069_p1[8]),
        .I2(p_shl_cast_fu_1069_p1[5]),
        .I3(p_shl_cast_fu_1069_p1[6]),
        .O(height_4_fu_1055_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_4_reg_1449[4]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[5]),
        .I1(p_shl_cast_fu_1069_p1[6]),
        .I2(p_shl_cast_fu_1069_p1[7]),
        .I3(p_shl_cast_fu_1069_p1[8]),
        .I4(p_shl_cast_fu_1069_p1[9]),
        .O(height_4_fu_1055_p2[4]));
  FDRE \height_4_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\height_4_reg_1449[0]_i_1_n_0 ),
        .Q(height_4_reg_1449[0]),
        .R(1'b0));
  FDRE \height_4_reg_1449_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_1085_p2[3]),
        .Q(height_4_reg_1449[1]),
        .R(1'b0));
  FDRE \height_4_reg_1449_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_4_fu_1055_p2[2]),
        .Q(height_4_reg_1449[2]),
        .R(1'b0));
  FDRE \height_4_reg_1449_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_4_fu_1055_p2[3]),
        .Q(height_4_reg_1449[3]),
        .R(1'b0));
  FDRE \height_4_reg_1449_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_4_fu_1055_p2[4]),
        .Q(height_4_reg_1449[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \height_reg_412[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(width_reg_423_reg__0[0]),
        .I2(width_reg_423_reg__0[2]),
        .I3(width_reg_423_reg__0[3]),
        .I4(width_reg_423_reg__0[4]),
        .I5(width_reg_423_reg__0[1]),
        .O(ap_NS_fsm193_out));
  FDRE \height_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm193_out),
        .D(height_4_reg_1449[0]),
        .Q(p_shl_cast_fu_1069_p1[5]),
        .R(height_reg_412));
  FDRE \height_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm193_out),
        .D(height_4_reg_1449[1]),
        .Q(p_shl_cast_fu_1069_p1[6]),
        .R(height_reg_412));
  FDRE \height_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm193_out),
        .D(height_4_reg_1449[2]),
        .Q(p_shl_cast_fu_1069_p1[7]),
        .R(height_reg_412));
  FDRE \height_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm193_out),
        .D(height_4_reg_1449[3]),
        .Q(p_shl_cast_fu_1069_p1[8]),
        .R(height_reg_412));
  FDRE \height_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm193_out),
        .D(height_4_reg_1449[4]),
        .Q(p_shl_cast_fu_1069_p1[9]),
        .R(height_reg_412));
  design_1_network_0_0_network_input_0_array_0 input_0_array_0_U
       (.ADDRARDADDR(input_0_array_0_address0),
        .DOADO(input_0_array_0_q0),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .input_0_address0(grp_padding2d_fix16_4_fu_678_input_0_address0),
        .input_0_array_0_ce0(input_0_array_0_ce0),
        .input_data_V_data_V_0_sel(input_data_V_data_V_0_sel),
        .p_187_in(p_187_in),
        .ram_reg(input_data_V_data_V_0_payload_B),
        .ram_reg_0(input_data_V_data_V_0_payload_A),
        .tmp_7_cast_fu_1137_p1(tmp_7_cast_fu_1137_p1));
  LUT3 #(
    .INIT(8'h0D)) 
    \input_data_V_data_V_0_payload_A[15]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\input_data_V_data_V_0_state_reg_n_0_[1] ),
        .I2(input_data_V_data_V_0_sel_wr),
        .O(input_data_V_data_V_0_load_A));
  FDRE \input_data_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[0]),
        .Q(input_data_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[10]),
        .Q(input_data_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[11]),
        .Q(input_data_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[12]),
        .Q(input_data_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[13]),
        .Q(input_data_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[14]),
        .Q(input_data_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[15]),
        .Q(input_data_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[1]),
        .Q(input_data_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[2]),
        .Q(input_data_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[3]),
        .Q(input_data_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[4]),
        .Q(input_data_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[5]),
        .Q(input_data_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[6]),
        .Q(input_data_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[7]),
        .Q(input_data_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[8]),
        .Q(input_data_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[9]),
        .Q(input_data_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \input_data_V_data_V_0_payload_B[15]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\input_data_V_data_V_0_state_reg_n_0_[1] ),
        .I2(input_data_V_data_V_0_sel_wr),
        .O(input_data_V_data_V_0_load_B));
  FDRE \input_data_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[0]),
        .Q(input_data_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[10]),
        .Q(input_data_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[11]),
        .Q(input_data_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[12]),
        .Q(input_data_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[13]),
        .Q(input_data_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[14]),
        .Q(input_data_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[15]),
        .Q(input_data_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[1]),
        .Q(input_data_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[2]),
        .Q(input_data_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[3]),
        .Q(input_data_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[4]),
        .Q(input_data_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[5]),
        .Q(input_data_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[6]),
        .Q(input_data_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[7]),
        .Q(input_data_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[8]),
        .Q(input_data_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[9]),
        .Q(input_data_V_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    input_data_V_data_V_0_sel_rd_i_1
       (.I0(p_187_in),
        .I1(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_sel_rd_i_1_n_0),
        .Q(input_data_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_data_V_0_sel_wr_i_1
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_V_data_V_0_sel_wr),
        .O(input_data_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_sel_wr_i_1_n_0),
        .Q(input_data_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFD008800)) 
    \input_data_V_data_V_0_state[0]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[1] ),
        .I1(input_data_TVALID),
        .I2(\ap_CS_fsm[2]_i_2_n_0 ),
        .I3(ap_rst_n),
        .I4(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .O(\input_data_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    \input_data_V_data_V_0_state[1]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\input_data_V_data_V_0_state_reg_n_0_[1] ),
        .I2(input_data_TVALID),
        .I3(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(input_data_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_state),
        .Q(\input_data_V_data_V_0_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_V_dest_V_0_payload_A[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .I2(input_data_TREADY),
        .I3(input_data_V_dest_V_0_sel_wr),
        .I4(input_data_V_dest_V_0_payload_A),
        .O(\input_data_V_dest_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \input_data_V_dest_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_dest_V_0_payload_A[0]_i_1_n_0 ),
        .Q(input_data_V_dest_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \input_data_V_dest_V_0_payload_B[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .I2(input_data_TREADY),
        .I3(input_data_V_dest_V_0_sel_wr),
        .I4(input_data_V_dest_V_0_payload_B),
        .O(\input_data_V_dest_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \input_data_V_dest_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_dest_V_0_payload_B[0]_i_1_n_0 ),
        .Q(input_data_V_dest_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_dest_V_0_sel_rd_i_1
       (.I0(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_V_dest_V_0_sel),
        .O(input_data_V_dest_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_dest_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_dest_V_0_sel_rd_i_1_n_0),
        .Q(input_data_V_dest_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_dest_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(input_data_TREADY),
        .I2(input_data_V_dest_V_0_sel_wr),
        .O(input_data_V_dest_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_dest_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_dest_V_0_sel_wr_i_1_n_0),
        .Q(input_data_V_dest_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \input_data_V_dest_V_0_state[0]_i_1 
       (.I0(p_187_in),
        .I1(input_data_TVALID),
        .I2(input_data_TREADY),
        .I3(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\input_data_V_dest_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \input_data_V_dest_V_0_state[1]_i_2 
       (.I0(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_TVALID),
        .I3(input_data_TREADY),
        .O(input_data_V_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_V_id_V_0_payload_A[0]_i_1 
       (.I0(input_data_TID),
        .I1(\input_data_V_id_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_id_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_id_V_0_sel_wr),
        .I4(input_data_V_id_V_0_payload_A),
        .O(\input_data_V_id_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \input_data_V_id_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_id_V_0_payload_A[0]_i_1_n_0 ),
        .Q(input_data_V_id_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \input_data_V_id_V_0_payload_B[0]_i_1 
       (.I0(input_data_TID),
        .I1(\input_data_V_id_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_id_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_id_V_0_sel_wr),
        .I4(input_data_V_id_V_0_payload_B),
        .O(\input_data_V_id_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \input_data_V_id_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_id_V_0_payload_B[0]_i_1_n_0 ),
        .Q(input_data_V_id_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_id_V_0_sel_rd_i_1
       (.I0(\input_data_V_id_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_V_id_V_0_sel),
        .O(input_data_V_id_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_id_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_id_V_0_sel_rd_i_1_n_0),
        .Q(input_data_V_id_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_id_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_V_id_V_0_state_reg_n_0_[1] ),
        .I2(input_data_V_id_V_0_sel_wr),
        .O(input_data_V_id_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_id_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_id_V_0_sel_wr_i_1_n_0),
        .Q(input_data_V_id_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \input_data_V_id_V_0_state[0]_i_1 
       (.I0(p_187_in),
        .I1(input_data_TVALID),
        .I2(\input_data_V_id_V_0_state_reg_n_0_[1] ),
        .I3(\input_data_V_id_V_0_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\input_data_V_id_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \input_data_V_id_V_0_state[1]_i_1 
       (.I0(\input_data_V_id_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_TVALID),
        .I3(\input_data_V_id_V_0_state_reg_n_0_[1] ),
        .O(input_data_V_id_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_id_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_id_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_id_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_id_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_id_V_0_state),
        .Q(\input_data_V_id_V_0_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_V_keep_V_0_payload_A[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_keep_V_0_sel_wr),
        .I4(input_data_V_keep_V_0_payload_A[0]),
        .O(\input_data_V_keep_V_0_payload_A[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_V_keep_V_0_payload_A[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_keep_V_0_sel_wr),
        .I4(input_data_V_keep_V_0_payload_A[1]),
        .O(\input_data_V_keep_V_0_payload_A[1]_i_1_n_0 ));
  FDRE \input_data_V_keep_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_keep_V_0_payload_A[0]_i_1_n_0 ),
        .Q(input_data_V_keep_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_V_keep_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_keep_V_0_payload_A[1]_i_1_n_0 ),
        .Q(input_data_V_keep_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \input_data_V_keep_V_0_payload_B[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_keep_V_0_sel_wr),
        .I4(input_data_V_keep_V_0_payload_B[0]),
        .O(\input_data_V_keep_V_0_payload_B[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \input_data_V_keep_V_0_payload_B[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_keep_V_0_sel_wr),
        .I4(input_data_V_keep_V_0_payload_B[1]),
        .O(\input_data_V_keep_V_0_payload_B[1]_i_1_n_0 ));
  FDRE \input_data_V_keep_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_keep_V_0_payload_B[0]_i_1_n_0 ),
        .Q(input_data_V_keep_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_V_keep_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_keep_V_0_payload_B[1]_i_1_n_0 ),
        .Q(input_data_V_keep_V_0_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_keep_V_0_sel_rd_i_1
       (.I0(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_V_keep_V_0_sel),
        .O(input_data_V_keep_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_keep_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_keep_V_0_sel_rd_i_1_n_0),
        .Q(input_data_V_keep_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_keep_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .I2(input_data_V_keep_V_0_sel_wr),
        .O(input_data_V_keep_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_keep_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_keep_V_0_sel_wr_i_1_n_0),
        .Q(input_data_V_keep_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4C0000)) 
    \input_data_V_keep_V_0_state[0]_i_1 
       (.I0(p_187_in),
        .I1(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .I3(input_data_TVALID),
        .I4(ap_rst_n),
        .O(\input_data_V_keep_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \input_data_V_keep_V_0_state[1]_i_1 
       (.I0(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_TVALID),
        .I3(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .O(input_data_V_keep_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_keep_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_keep_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_keep_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_keep_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_keep_V_0_state),
        .Q(\input_data_V_keep_V_0_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_V_strb_V_0_payload_A[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_strb_V_0_sel_wr),
        .I4(input_data_V_strb_V_0_payload_A[0]),
        .O(\input_data_V_strb_V_0_payload_A[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_V_strb_V_0_payload_A[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_strb_V_0_sel_wr),
        .I4(input_data_V_strb_V_0_payload_A[1]),
        .O(\input_data_V_strb_V_0_payload_A[1]_i_1_n_0 ));
  FDRE \input_data_V_strb_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_strb_V_0_payload_A[0]_i_1_n_0 ),
        .Q(input_data_V_strb_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_V_strb_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_strb_V_0_payload_A[1]_i_1_n_0 ),
        .Q(input_data_V_strb_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \input_data_V_strb_V_0_payload_B[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_strb_V_0_sel_wr),
        .I4(input_data_V_strb_V_0_payload_B[0]),
        .O(\input_data_V_strb_V_0_payload_B[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \input_data_V_strb_V_0_payload_B[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .I2(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .I3(input_data_V_strb_V_0_sel_wr),
        .I4(input_data_V_strb_V_0_payload_B[1]),
        .O(\input_data_V_strb_V_0_payload_B[1]_i_1_n_0 ));
  FDRE \input_data_V_strb_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_strb_V_0_payload_B[0]_i_1_n_0 ),
        .Q(input_data_V_strb_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_V_strb_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_strb_V_0_payload_B[1]_i_1_n_0 ),
        .Q(input_data_V_strb_V_0_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_strb_V_0_sel_rd_i_1
       (.I0(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_V_strb_V_0_sel),
        .O(input_data_V_strb_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_strb_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_strb_V_0_sel_rd_i_1_n_0),
        .Q(input_data_V_strb_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_strb_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .I2(input_data_V_strb_V_0_sel_wr),
        .O(input_data_V_strb_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_strb_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_strb_V_0_sel_wr_i_1_n_0),
        .Q(input_data_V_strb_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \input_data_V_strb_V_0_state[0]_i_1 
       (.I0(p_187_in),
        .I1(input_data_TVALID),
        .I2(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .I3(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\input_data_V_strb_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \input_data_V_strb_V_0_state[1]_i_1 
       (.I0(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .I1(p_187_in),
        .I2(input_data_TVALID),
        .I3(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .O(input_data_V_strb_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_strb_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_strb_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_strb_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_strb_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_strb_V_0_state),
        .Q(\input_data_V_strb_V_0_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  design_1_network_0_0_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({\ap_CS_fsm_reg_n_0_[36] ,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(height_reg_412),
        .\ap_CS_fsm_reg[1] (out_0_dest_V_U_n_12),
        .ap_clk(ap_clk),
        .int_ap_idle_reg_0(ap_rst_n_inv),
        .int_ap_ready_reg_0(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .int_ap_ready_reg_1(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_1(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_2(output_data_TVALID),
        .int_ap_start_i_2_3(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_4(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .interrupt(interrupt),
        .output_data_V_data_V_1_ack_in(output_data_V_data_V_1_ack_in),
        .output_data_V_dest_V_1_ack_in(output_data_V_dest_V_1_ack_in),
        .output_data_V_id_V_1_ack_in(output_data_V_id_V_1_ack_in),
        .\output_data_V_id_V_1_state_reg[1] (network_AXILiteS_s_axi_U_n_3),
        .output_data_V_keep_V_1_ack_in(output_data_V_keep_V_1_ack_in),
        .output_data_V_last_V_1_ack_in(output_data_V_last_V_1_ack_in),
        .output_data_V_strb_V_1_ack_in(output_data_V_strb_V_1_ack_in),
        .output_data_V_user_V_1_ack_in(output_data_V_user_V_1_ack_in),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  design_1_network_0_0_network_out_0_id_V out_0_dest_V_U
       (.Q(tmp_16_reg_1581),
        .ap_clk(ap_clk),
        .input_data_V_dest_V_0_payload_A(input_data_V_dest_V_0_payload_A),
        .input_data_V_dest_V_0_payload_B(input_data_V_dest_V_0_payload_B),
        .input_data_V_dest_V_0_sel(input_data_V_dest_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .output_data_V_dest_V_1_ack_in(output_data_V_dest_V_1_ack_in),
        .output_data_V_dest_V_1_payload_A(output_data_V_dest_V_1_payload_A),
        .output_data_V_dest_V_1_payload_B(output_data_V_dest_V_1_payload_B),
        .\output_data_V_dest_V_1_payload_B_reg[0] (output_data_TVALID),
        .output_data_V_dest_V_1_sel_wr(output_data_V_dest_V_1_sel_wr),
        .p_187_in(p_187_in),
        .\q0_reg[0] (out_0_dest_V_U_n_20),
        .\q0_reg[0]_0 (out_0_dest_V_U_n_21),
        .ram_reg({ap_CS_fsm_state34,ap_CS_fsm_state3}),
        .ram_reg_0(tmp_3_reg_1454),
        .ram_reg_1(width_reg_423_reg__0),
        .ram_reg_2(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .\tmp_16_reg_1581_reg[8] (out_0_dest_V_U_n_22),
        .\tmp_16_reg_1581_reg[8]_0 (out_0_dest_V_U_n_24),
        .\tmp_16_reg_1581_reg[8]_1 (out_0_dest_V_U_n_25),
        .\tmp_16_reg_1581_reg[9] (out_0_dest_V_U_n_23),
        .\tmp_3_reg_1454_reg[9] (tmp_7_cast_fu_1137_p1),
        .\width_reg_423_reg[1] (out_0_dest_V_U_n_12));
  design_1_network_0_0_network_out_0_id_V_4 out_0_id_V_U
       (.Q({tmp_16_reg_1581[8],tmp_16_reg_1581[5:4]}),
        .ap_clk(ap_clk),
        .input_data_V_id_V_0_payload_A(input_data_V_id_V_0_payload_A),
        .input_data_V_id_V_0_payload_B(input_data_V_id_V_0_payload_B),
        .input_data_V_id_V_0_sel(input_data_V_id_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .output_data_V_id_V_1_ack_in(output_data_V_id_V_1_ack_in),
        .output_data_V_id_V_1_payload_A(output_data_V_id_V_1_payload_A),
        .output_data_V_id_V_1_payload_B(output_data_V_id_V_1_payload_B),
        .\output_data_V_id_V_1_payload_B_reg[0] (\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .output_data_V_id_V_1_sel_wr(output_data_V_id_V_1_sel_wr),
        .\q0[0]_i_2 (out_0_dest_V_U_n_24),
        .\q0[0]_i_3 (out_0_dest_V_U_n_22),
        .\q0[0]_i_3_0 (out_0_dest_V_U_n_23),
        .\q0[0]_i_4 (out_0_dest_V_U_n_25),
        .\q0_reg[0] (out_0_id_V_U_n_0),
        .\q0_reg[0]_0 (out_0_id_V_U_n_1),
        .\q0_reg[0]_1 ({tmp_7_cast_fu_1137_p1[8],tmp_7_cast_fu_1137_p1[5:4]}),
        .\q0_reg[0]_2 (ap_CS_fsm_state34));
  design_1_network_0_0_network_out_0_keep_V out_0_keep_V_U
       (.D(out_0_keep_V_q0),
        .ap_clk(ap_clk),
        .input_data_V_keep_V_0_payload_A(input_data_V_keep_V_0_payload_A),
        .input_data_V_keep_V_0_payload_B(input_data_V_keep_V_0_payload_B),
        .input_data_V_keep_V_0_sel(input_data_V_keep_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .p_187_in(p_187_in));
  design_1_network_0_0_network_out_0_keep_V_5 out_0_strb_V_U
       (.D(out_0_strb_V_q0),
        .ap_clk(ap_clk),
        .input_data_V_strb_V_0_payload_A(input_data_V_strb_V_0_payload_A),
        .input_data_V_strb_V_0_payload_B(input_data_V_strb_V_0_payload_B),
        .input_data_V_strb_V_0_sel(input_data_V_strb_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .p_187_in(p_187_in));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[0]),
        .I1(output_data_V_data_V_1_payload_A[0]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[10]),
        .I1(output_data_V_data_V_1_payload_A[10]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[11]),
        .I1(output_data_V_data_V_1_payload_A[11]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[12]),
        .I1(output_data_V_data_V_1_payload_A[12]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[13]),
        .I1(output_data_V_data_V_1_payload_A[13]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[14]),
        .I1(output_data_V_data_V_1_payload_A[14]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[15]),
        .I1(output_data_V_data_V_1_payload_A[15]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[1]),
        .I1(output_data_V_data_V_1_payload_A[1]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[2]),
        .I1(output_data_V_data_V_1_payload_A[2]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[3]),
        .I1(output_data_V_data_V_1_payload_A[3]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[4]),
        .I1(output_data_V_data_V_1_payload_A[4]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[5]),
        .I1(output_data_V_data_V_1_payload_A[5]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[6]),
        .I1(output_data_V_data_V_1_payload_A[6]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[7]),
        .I1(output_data_V_data_V_1_payload_A[7]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[8]),
        .I1(output_data_V_data_V_1_payload_A[8]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[9]),
        .I1(output_data_V_data_V_1_payload_A[9]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDEST[0]_INST_0 
       (.I0(output_data_V_dest_V_1_payload_B),
        .I1(output_data_V_dest_V_1_payload_A),
        .I2(output_data_V_dest_V_1_sel),
        .O(output_data_TDEST));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TID[0]_INST_0 
       (.I0(output_data_V_id_V_1_payload_B),
        .I1(output_data_V_id_V_1_payload_A),
        .I2(output_data_V_id_V_1_sel),
        .O(output_data_TID));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[0]_INST_0 
       (.I0(output_data_V_keep_V_1_payload_B[0]),
        .I1(output_data_V_keep_V_1_payload_A[0]),
        .I2(output_data_V_keep_V_1_sel),
        .O(output_data_TKEEP[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[1]_INST_0 
       (.I0(output_data_V_keep_V_1_payload_B[1]),
        .I1(output_data_V_keep_V_1_payload_A[1]),
        .I2(output_data_V_keep_V_1_sel),
        .O(output_data_TKEEP[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_V_last_V_1_payload_B),
        .I1(output_data_V_last_V_1_payload_A),
        .I2(output_data_V_last_V_1_sel),
        .O(output_data_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[0]_INST_0 
       (.I0(output_data_V_strb_V_1_payload_B[0]),
        .I1(output_data_V_strb_V_1_payload_A[0]),
        .I2(output_data_V_strb_V_1_sel),
        .O(output_data_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[1]_INST_0 
       (.I0(output_data_V_strb_V_1_payload_B[1]),
        .I1(output_data_V_strb_V_1_payload_A[1]),
        .I2(output_data_V_strb_V_1_sel),
        .O(output_data_TSTRB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_V_user_V_1_payload_B),
        .I1(output_data_V_user_V_1_payload_A),
        .I2(output_data_V_user_V_1_sel),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_V_data_V_1_payload_A[15]_i_1 
       (.I0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_V_data_V_1_sel_wr),
        .O(output_data_V_data_V_1_load_A));
  FDRE \output_data_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[0]),
        .Q(output_data_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[10]),
        .Q(output_data_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[11]),
        .Q(output_data_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[12]),
        .Q(output_data_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[13]),
        .Q(output_data_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[14]),
        .Q(output_data_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[15]),
        .Q(output_data_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[1]),
        .Q(output_data_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[2]),
        .Q(output_data_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[3]),
        .Q(output_data_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[4]),
        .Q(output_data_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[5]),
        .Q(output_data_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[6]),
        .Q(output_data_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[7]),
        .Q(output_data_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[8]),
        .Q(output_data_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(tmp_data_V_1_reg_1615[9]),
        .Q(output_data_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \output_data_V_data_V_1_payload_B[15]_i_1 
       (.I0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_V_data_V_1_sel_wr),
        .O(output_data_V_data_V_1_load_B));
  FDRE \output_data_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[0]),
        .Q(output_data_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[10]),
        .Q(output_data_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[11]),
        .Q(output_data_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[12]),
        .Q(output_data_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[13]),
        .Q(output_data_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[14]),
        .Q(output_data_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[15]),
        .Q(output_data_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[1]),
        .Q(output_data_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[2]),
        .Q(output_data_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[3]),
        .Q(output_data_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[4]),
        .Q(output_data_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[5]),
        .Q(output_data_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[6]),
        .Q(output_data_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[7]),
        .Q(output_data_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[8]),
        .Q(output_data_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(tmp_data_V_1_reg_1615[9]),
        .Q(output_data_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_data_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_data_V_1_sel_wr_i_1
       (.I0(\ap_CS_fsm_reg_n_0_[34] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_V_data_V_1_sel_wr),
        .O(output_data_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFA00000)) 
    \output_data_V_data_V_1_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[34] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_data_V_1_ack_in),
        .I3(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\output_data_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \output_data_V_data_V_1_state[1]_i_1 
       (.I0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(\ap_CS_fsm_reg_n_0_[34] ),
        .I3(output_data_V_data_V_1_ack_in),
        .O(output_data_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_state),
        .Q(output_data_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDRE \output_data_V_dest_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_0_dest_V_U_n_20),
        .Q(output_data_V_dest_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_V_dest_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_0_dest_V_U_n_21),
        .Q(output_data_V_dest_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_dest_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(output_data_TVALID),
        .I2(output_data_V_dest_V_1_sel),
        .O(output_data_V_dest_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_dest_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_dest_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_dest_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_dest_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_V_dest_V_1_ack_in),
        .I3(output_data_V_dest_V_1_sel_wr),
        .O(output_data_V_dest_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_dest_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_dest_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_dest_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_dest_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_TREADY),
        .I3(output_data_V_dest_V_1_ack_in),
        .I4(output_data_TVALID),
        .I5(ap_rst_n),
        .O(\output_data_V_dest_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_dest_V_1_state[1]_i_1 
       (.I0(output_data_TVALID),
        .I1(output_data_TREADY),
        .I2(output_data_V_dest_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_0_[34] ),
        .O(output_data_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(output_data_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_dest_V_1_state),
        .Q(output_data_V_dest_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDRE \output_data_V_id_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_0_id_V_U_n_0),
        .Q(output_data_V_id_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_V_id_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_0_id_V_U_n_1),
        .Q(output_data_V_id_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_id_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_id_V_1_sel),
        .O(output_data_V_id_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_id_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_id_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_id_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_id_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_V_id_V_1_ack_in),
        .I3(output_data_V_id_V_1_sel_wr),
        .O(output_data_V_id_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_id_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_id_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_id_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_id_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_TREADY),
        .I3(output_data_V_id_V_1_ack_in),
        .I4(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\output_data_V_id_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_id_V_1_state[1]_i_1 
       (.I0(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_id_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_0_[34] ),
        .O(output_data_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_id_V_1_state),
        .Q(output_data_V_id_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_V_keep_V_1_payload_A[1]_i_1 
       (.I0(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_keep_V_1_ack_in),
        .I2(output_data_V_keep_V_1_sel_wr),
        .O(output_data_V_keep_V_1_load_A));
  FDRE \output_data_V_keep_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_keep_V_1_load_A),
        .D(out_0_keep_V_q0[0]),
        .Q(output_data_V_keep_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_V_keep_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_keep_V_1_load_A),
        .D(out_0_keep_V_q0[1]),
        .Q(output_data_V_keep_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \output_data_V_keep_V_1_payload_B[1]_i_1 
       (.I0(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_keep_V_1_ack_in),
        .I2(output_data_V_keep_V_1_sel_wr),
        .O(output_data_V_keep_V_1_load_B));
  FDRE \output_data_V_keep_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_keep_V_1_load_B),
        .D(out_0_keep_V_q0[0]),
        .Q(output_data_V_keep_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_V_keep_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_keep_V_1_load_B),
        .D(out_0_keep_V_q0[1]),
        .Q(output_data_V_keep_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_keep_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_keep_V_1_sel),
        .O(output_data_V_keep_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_keep_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_keep_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_keep_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_keep_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_V_keep_V_1_ack_in),
        .I3(output_data_V_keep_V_1_sel_wr),
        .O(output_data_V_keep_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_keep_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_keep_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_keep_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_keep_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_TREADY),
        .I3(output_data_V_keep_V_1_ack_in),
        .I4(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\output_data_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_keep_V_1_state[1]_i_1 
       (.I0(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_keep_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_0_[34] ),
        .O(output_data_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_keep_V_1_state),
        .Q(output_data_V_keep_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_V_last_V_1_payload_A[0]_i_1 
       (.I0(\tmp_last_V_reg_470_reg_n_0_[0] ),
        .I1(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_last_V_1_sel_wr),
        .I4(output_data_V_last_V_1_payload_A),
        .O(\output_data_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \output_data_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(output_data_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \output_data_V_last_V_1_payload_B[0]_i_1 
       (.I0(\tmp_last_V_reg_470_reg_n_0_[0] ),
        .I1(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_last_V_1_sel_wr),
        .I4(output_data_V_last_V_1_payload_B),
        .O(\output_data_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \output_data_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(output_data_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_last_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_last_V_1_sel),
        .O(output_data_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_last_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_last_V_1_sel_wr),
        .O(output_data_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_last_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_TREADY),
        .I3(output_data_V_last_V_1_ack_in),
        .I4(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\output_data_V_last_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_last_V_1_state[1]_i_1 
       (.I0(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_0_[34] ),
        .O(output_data_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_state),
        .Q(output_data_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_V_strb_V_1_payload_A[1]_i_1 
       (.I0(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_strb_V_1_ack_in),
        .I2(output_data_V_strb_V_1_sel_wr),
        .O(output_data_V_strb_V_1_load_A));
  FDRE \output_data_V_strb_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_strb_V_1_load_A),
        .D(out_0_strb_V_q0[0]),
        .Q(output_data_V_strb_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_V_strb_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_strb_V_1_load_A),
        .D(out_0_strb_V_q0[1]),
        .Q(output_data_V_strb_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \output_data_V_strb_V_1_payload_B[1]_i_1 
       (.I0(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_strb_V_1_ack_in),
        .I2(output_data_V_strb_V_1_sel_wr),
        .O(output_data_V_strb_V_1_load_B));
  FDRE \output_data_V_strb_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_strb_V_1_load_B),
        .D(out_0_strb_V_q0[0]),
        .Q(output_data_V_strb_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_V_strb_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_strb_V_1_load_B),
        .D(out_0_strb_V_q0[1]),
        .Q(output_data_V_strb_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_strb_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_strb_V_1_sel),
        .O(output_data_V_strb_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_strb_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_strb_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_strb_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_strb_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_V_strb_V_1_ack_in),
        .I3(output_data_V_strb_V_1_sel_wr),
        .O(output_data_V_strb_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_strb_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_strb_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_strb_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_strb_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_TREADY),
        .I3(output_data_V_strb_V_1_ack_in),
        .I4(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\output_data_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_strb_V_1_state[1]_i_1 
       (.I0(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_strb_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_0_[34] ),
        .O(output_data_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_strb_V_1_state),
        .Q(output_data_V_strb_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_V_user_V_1_payload_A[0]_i_1 
       (.I0(\tmp_user_V_reg_1586_reg_n_0_[0] ),
        .I1(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_user_V_1_sel_wr),
        .I4(output_data_V_user_V_1_payload_A),
        .O(\output_data_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \output_data_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(output_data_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \output_data_V_user_V_1_payload_B[0]_i_1 
       (.I0(\tmp_user_V_reg_1586_reg_n_0_[0] ),
        .I1(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_user_V_1_sel_wr),
        .I4(output_data_V_user_V_1_payload_B),
        .O(\output_data_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \output_data_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(output_data_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_user_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_user_V_1_sel),
        .O(output_data_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_user_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_user_V_1_sel_wr),
        .O(output_data_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_user_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(output_data_TREADY),
        .I3(output_data_V_user_V_1_ack_in),
        .I4(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\output_data_V_user_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_user_V_1_state[1]_i_1 
       (.I0(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_0_[34] ),
        .O(output_data_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_state),
        .Q(output_data_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_1553[4]_i_2 
       (.I0(p_shl4_cast_fu_1301_p3[5]),
        .O(\tmp_11_reg_1553[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1553[4]_i_3 
       (.I0(tmp_6_reg_1540_reg__0[0]),
        .I1(p_shl4_cast_fu_1301_p3[7]),
        .O(\tmp_11_reg_1553[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_1553[4]_i_4 
       (.I0(p_shl4_cast_fu_1301_p3[6]),
        .O(\tmp_11_reg_1553[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1553[8]_i_10 
       (.I0(p_shl4_cast_fu_1301_p3[8]),
        .I1(tmp_6_reg_1540_reg__0[1]),
        .O(\tmp_11_reg_1553[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1553[8]_i_11 
       (.I0(p_shl4_cast_fu_1301_p3[7]),
        .I1(tmp_6_reg_1540_reg__0[0]),
        .O(\tmp_11_reg_1553[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1553[8]_i_3 
       (.I0(p_shl4_cast_fu_1301_p3[7]),
        .I1(tmp_6_reg_1540_reg__0[0]),
        .O(tmp_10_fu_1279_p1[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1553[8]_i_4 
       (.I0(tmp_10_fu_1279_p1[3]),
        .I1(tmp_10_fu_1279_p1[6]),
        .O(\tmp_11_reg_1553[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_11_reg_1553[8]_i_5 
       (.I0(tmp_6_reg_1540_reg__0[0]),
        .I1(p_shl4_cast_fu_1301_p3[7]),
        .I2(tmp_10_fu_1279_p1[5]),
        .O(\tmp_11_reg_1553[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1553[8]_i_6 
       (.I0(p_shl4_cast_fu_1301_p3[6]),
        .I1(tmp_10_fu_1279_p1[4]),
        .O(\tmp_11_reg_1553[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1553[8]_i_7 
       (.I0(p_shl4_cast_fu_1301_p3[5]),
        .I1(tmp_10_fu_1279_p1[3]),
        .O(\tmp_11_reg_1553[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1553[8]_i_8 
       (.I0(\height8_reg_446_reg_n_0_[5] ),
        .I1(tmp_6_reg_1540_reg__0[3]),
        .O(\tmp_11_reg_1553[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1553[8]_i_9 
       (.I0(p_shl4_cast_fu_1301_p3[9]),
        .I1(tmp_6_reg_1540_reg__0[2]),
        .O(\tmp_11_reg_1553[8]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1553[9]_i_2 
       (.I0(tmp_10_fu_1279_p1[4]),
        .I1(tmp_10_fu_1279_p1[7]),
        .O(\tmp_11_reg_1553[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1553[9]_i_4 
       (.I0(\height8_reg_446_reg_n_0_[7] ),
        .I1(tmp_6_reg_1540_reg__0[5]),
        .O(\tmp_11_reg_1553[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1553[9]_i_5 
       (.I0(\height8_reg_446_reg_n_0_[6] ),
        .I1(tmp_6_reg_1540_reg__0[4]),
        .O(\tmp_11_reg_1553[9]_i_5_n_0 ));
  FDRE \tmp_11_reg_1553_reg[2] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[2]),
        .Q(tmp_11_reg_1553_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_1553_reg[3] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[3]),
        .Q(tmp_11_reg_1553_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_1553_reg[4] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[4]),
        .Q(tmp_11_reg_1553_reg__0[2]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1553_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_11_reg_1553_reg[4]_i_1_n_0 ,\tmp_11_reg_1553_reg[4]_i_1_n_1 ,\tmp_11_reg_1553_reg[4]_i_1_n_2 ,\tmp_11_reg_1553_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_11_reg_1553[4]_i_2_n_0 ,1'b0}),
        .O({tmp_11_fu_1291_p21_out[4:2],\NLW_tmp_11_reg_1553_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_11_reg_1553[4]_i_3_n_0 ,\tmp_11_reg_1553[4]_i_4_n_0 ,p_shl4_cast_fu_1301_p3[5],1'b0}));
  FDRE \tmp_11_reg_1553_reg[5] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[5]),
        .Q(tmp_11_reg_1553_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_1553_reg[6] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[6]),
        .Q(tmp_11_reg_1553_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_1553_reg[7] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[7]),
        .Q(tmp_11_reg_1553_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_1553_reg[8] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[8]),
        .Q(tmp_11_reg_1553_reg__0[6]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1553_reg[8]_i_1 
       (.CI(\tmp_11_reg_1553_reg[4]_i_1_n_0 ),
        .CO({\tmp_11_reg_1553_reg[8]_i_1_n_0 ,\tmp_11_reg_1553_reg[8]_i_1_n_1 ,\tmp_11_reg_1553_reg[8]_i_1_n_2 ,\tmp_11_reg_1553_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_1279_p1[3:2],p_shl4_cast_fu_1301_p3[6:5]}),
        .O(tmp_11_fu_1291_p21_out[8:5]),
        .S({\tmp_11_reg_1553[8]_i_4_n_0 ,\tmp_11_reg_1553[8]_i_5_n_0 ,\tmp_11_reg_1553[8]_i_6_n_0 ,\tmp_11_reg_1553[8]_i_7_n_0 }));
  CARRY4 \tmp_11_reg_1553_reg[8]_i_2 
       (.CI(1'b0),
        .CO({\tmp_11_reg_1553_reg[8]_i_2_n_0 ,\tmp_11_reg_1553_reg[8]_i_2_n_1 ,\tmp_11_reg_1553_reg[8]_i_2_n_2 ,\tmp_11_reg_1553_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\height8_reg_446_reg_n_0_[5] ,p_shl4_cast_fu_1301_p3[9:7]}),
        .O({tmp_10_fu_1279_p1[5:3],\NLW_tmp_11_reg_1553_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_11_reg_1553[8]_i_8_n_0 ,\tmp_11_reg_1553[8]_i_9_n_0 ,\tmp_11_reg_1553[8]_i_10_n_0 ,\tmp_11_reg_1553[8]_i_11_n_0 }));
  FDRE \tmp_11_reg_1553_reg[9] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_11_fu_1291_p21_out[9]),
        .Q(tmp_11_reg_1553_reg__0[7]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1553_reg[9]_i_1 
       (.CI(\tmp_11_reg_1553_reg[8]_i_1_n_0 ),
        .CO(\NLW_tmp_11_reg_1553_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_11_reg_1553_reg[9]_i_1_O_UNCONNECTED [3:1],tmp_11_fu_1291_p21_out[9]}),
        .S({1'b0,1'b0,1'b0,\tmp_11_reg_1553[9]_i_2_n_0 }));
  CARRY4 \tmp_11_reg_1553_reg[9]_i_3 
       (.CI(\tmp_11_reg_1553_reg[8]_i_2_n_0 ),
        .CO({\NLW_tmp_11_reg_1553_reg[9]_i_3_CO_UNCONNECTED [3:1],\tmp_11_reg_1553_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\height8_reg_446_reg_n_0_[6] }),
        .O({\NLW_tmp_11_reg_1553_reg[9]_i_3_O_UNCONNECTED [3:2],tmp_10_fu_1279_p1[7:6]}),
        .S({1'b0,1'b0,\tmp_11_reg_1553[9]_i_4_n_0 ,\tmp_11_reg_1553[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_14_reg_1558[4]_i_2 
       (.I0(p_shl4_cast_fu_1301_p3[5]),
        .O(\tmp_14_reg_1558[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_14_reg_1558[4]_i_3 
       (.I0(p_shl4_cast_fu_1301_p3[7]),
        .O(\tmp_14_reg_1558[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_14_reg_1558[4]_i_4 
       (.I0(p_shl4_cast_fu_1301_p3[6]),
        .O(\tmp_14_reg_1558[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_14_reg_1558[8]_i_2 
       (.I0(p_shl4_cast_fu_1301_p3[8]),
        .I1(\height8_reg_446_reg_n_0_[6] ),
        .O(\tmp_14_reg_1558[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_14_reg_1558[8]_i_3 
       (.I0(p_shl4_cast_fu_1301_p3[7]),
        .I1(\height8_reg_446_reg_n_0_[5] ),
        .O(\tmp_14_reg_1558[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_14_reg_1558[8]_i_4 
       (.I0(p_shl4_cast_fu_1301_p3[6]),
        .I1(p_shl4_cast_fu_1301_p3[9]),
        .O(\tmp_14_reg_1558[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_14_reg_1558[8]_i_5 
       (.I0(p_shl4_cast_fu_1301_p3[5]),
        .I1(p_shl4_cast_fu_1301_p3[8]),
        .O(\tmp_14_reg_1558[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_14_reg_1558[9]_i_2 
       (.I0(p_shl4_cast_fu_1301_p3[9]),
        .I1(\height8_reg_446_reg_n_0_[7] ),
        .O(\tmp_14_reg_1558[9]_i_2_n_0 ));
  FDRE \tmp_14_reg_1558_reg[2] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[2]),
        .Q(tmp_14_reg_1558_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_1558_reg[3] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[3]),
        .Q(tmp_14_reg_1558_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_1558_reg[4] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[4]),
        .Q(tmp_14_reg_1558_reg__0[2]),
        .R(1'b0));
  CARRY4 \tmp_14_reg_1558_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_14_reg_1558_reg[4]_i_1_n_0 ,\tmp_14_reg_1558_reg[4]_i_1_n_1 ,\tmp_14_reg_1558_reg[4]_i_1_n_2 ,\tmp_14_reg_1558_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_14_reg_1558[4]_i_2_n_0 ,1'b0}),
        .O({tmp_14_fu_1321_p20_out[4:2],\NLW_tmp_14_reg_1558_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_14_reg_1558[4]_i_3_n_0 ,\tmp_14_reg_1558[4]_i_4_n_0 ,p_shl4_cast_fu_1301_p3[5],1'b0}));
  FDRE \tmp_14_reg_1558_reg[5] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[5]),
        .Q(tmp_14_reg_1558_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_1558_reg[6] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[6]),
        .Q(tmp_14_reg_1558_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_1558_reg[7] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[7]),
        .Q(tmp_14_reg_1558_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_1558_reg[8] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[8]),
        .Q(tmp_14_reg_1558_reg__0[6]),
        .R(1'b0));
  CARRY4 \tmp_14_reg_1558_reg[8]_i_1 
       (.CI(\tmp_14_reg_1558_reg[4]_i_1_n_0 ),
        .CO({\tmp_14_reg_1558_reg[8]_i_1_n_0 ,\tmp_14_reg_1558_reg[8]_i_1_n_1 ,\tmp_14_reg_1558_reg[8]_i_1_n_2 ,\tmp_14_reg_1558_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl4_cast_fu_1301_p3[8:5]),
        .O(tmp_14_fu_1321_p20_out[8:5]),
        .S({\tmp_14_reg_1558[8]_i_2_n_0 ,\tmp_14_reg_1558[8]_i_3_n_0 ,\tmp_14_reg_1558[8]_i_4_n_0 ,\tmp_14_reg_1558[8]_i_5_n_0 }));
  FDRE \tmp_14_reg_1558_reg[9] 
       (.C(ap_clk),
        .CE(width9_reg_4580),
        .D(tmp_14_fu_1321_p20_out[9]),
        .Q(tmp_14_reg_1558_reg__0[7]),
        .R(1'b0));
  CARRY4 \tmp_14_reg_1558_reg[9]_i_1 
       (.CI(\tmp_14_reg_1558_reg[8]_i_1_n_0 ),
        .CO(\NLW_tmp_14_reg_1558_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_14_reg_1558_reg[9]_i_1_O_UNCONNECTED [3:1],tmp_14_fu_1321_p20_out[9]}),
        .S({1'b0,1'b0,1'b0,\tmp_14_reg_1558[9]_i_2_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[2]_i_1 
       (.I0(tmp_14_reg_1558_reg__0[0]),
        .I1(\width9_reg_458_reg_n_0_[2] ),
        .O(tmp_16_fu_1361_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[5]_i_2 
       (.I0(tmp_14_reg_1558_reg__0[3]),
        .I1(\width9_reg_458_reg_n_0_[5] ),
        .O(\tmp_16_reg_1581[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[5]_i_3 
       (.I0(tmp_14_reg_1558_reg__0[2]),
        .I1(\width9_reg_458_reg_n_0_[4] ),
        .O(\tmp_16_reg_1581[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[5]_i_4 
       (.I0(tmp_14_reg_1558_reg__0[1]),
        .I1(\width9_reg_458_reg_n_0_[3] ),
        .O(\tmp_16_reg_1581[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[5]_i_5 
       (.I0(tmp_14_reg_1558_reg__0[0]),
        .I1(\width9_reg_458_reg_n_0_[2] ),
        .O(\tmp_16_reg_1581[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[9]_i_2 
       (.I0(tmp_14_reg_1558_reg__0[7]),
        .I1(\width9_reg_458_reg_n_0_[9] ),
        .O(\tmp_16_reg_1581[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[9]_i_3 
       (.I0(tmp_14_reg_1558_reg__0[6]),
        .I1(\width9_reg_458_reg_n_0_[8] ),
        .O(\tmp_16_reg_1581[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[9]_i_4 
       (.I0(tmp_14_reg_1558_reg__0[5]),
        .I1(\width9_reg_458_reg_n_0_[7] ),
        .O(\tmp_16_reg_1581[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_1581[9]_i_5 
       (.I0(tmp_14_reg_1558_reg__0[4]),
        .I1(\width9_reg_458_reg_n_0_[6] ),
        .O(\tmp_16_reg_1581[9]_i_5_n_0 ));
  FDRE \tmp_16_reg_1581_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(\width9_reg_458_reg_n_0_[0] ),
        .Q(tmp_16_reg_1581[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(\width9_reg_458_reg_n_0_[1] ),
        .Q(tmp_16_reg_1581[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[2]),
        .Q(tmp_16_reg_1581[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[3]),
        .Q(tmp_16_reg_1581[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[4]),
        .Q(tmp_16_reg_1581[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[5]),
        .Q(tmp_16_reg_1581[5]),
        .R(1'b0));
  CARRY4 \tmp_16_reg_1581_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_16_reg_1581_reg[5]_i_1_n_0 ,\tmp_16_reg_1581_reg[5]_i_1_n_1 ,\tmp_16_reg_1581_reg[5]_i_1_n_2 ,\tmp_16_reg_1581_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_14_reg_1558_reg__0[3:0]),
        .O({tmp_16_fu_1361_p2[5:3],\NLW_tmp_16_reg_1581_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_16_reg_1581[5]_i_2_n_0 ,\tmp_16_reg_1581[5]_i_3_n_0 ,\tmp_16_reg_1581[5]_i_4_n_0 ,\tmp_16_reg_1581[5]_i_5_n_0 }));
  FDRE \tmp_16_reg_1581_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[6]),
        .Q(tmp_16_reg_1581[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[7]),
        .Q(tmp_16_reg_1581[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[8]),
        .Q(tmp_16_reg_1581[8]),
        .R(1'b0));
  FDRE \tmp_16_reg_1581_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_16_fu_1361_p2[9]),
        .Q(tmp_16_reg_1581[9]),
        .R(1'b0));
  CARRY4 \tmp_16_reg_1581_reg[9]_i_1 
       (.CI(\tmp_16_reg_1581_reg[5]_i_1_n_0 ),
        .CO({\NLW_tmp_16_reg_1581_reg[9]_i_1_CO_UNCONNECTED [3],\tmp_16_reg_1581_reg[9]_i_1_n_1 ,\tmp_16_reg_1581_reg[9]_i_1_n_2 ,\tmp_16_reg_1581_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_14_reg_1558_reg__0[6:4]}),
        .O(tmp_16_fu_1361_p2[9:6]),
        .S({\tmp_16_reg_1581[9]_i_2_n_0 ,\tmp_16_reg_1581[9]_i_3_n_0 ,\tmp_16_reg_1581[9]_i_4_n_0 ,\tmp_16_reg_1581[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_3_reg_1454[4]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[6]),
        .I1(p_shl_cast_fu_1069_p1[5]),
        .I2(p_shl_cast_fu_1069_p1[7]),
        .O(tmp_3_fu_1085_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_3_reg_1454[5]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[6]),
        .I1(p_shl_cast_fu_1069_p1[7]),
        .I2(p_shl_cast_fu_1069_p1[5]),
        .I3(p_shl_cast_fu_1069_p1[8]),
        .O(tmp_3_fu_1085_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hC3C33CC6)) 
    \tmp_3_reg_1454[6]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[7]),
        .I1(p_shl_cast_fu_1069_p1[9]),
        .I2(p_shl_cast_fu_1069_p1[6]),
        .I3(p_shl_cast_fu_1069_p1[5]),
        .I4(p_shl_cast_fu_1069_p1[8]),
        .O(tmp_3_fu_1085_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6C663632)) 
    \tmp_3_reg_1454[7]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[9]),
        .I1(p_shl_cast_fu_1069_p1[7]),
        .I2(p_shl_cast_fu_1069_p1[8]),
        .I3(p_shl_cast_fu_1069_p1[5]),
        .I4(p_shl_cast_fu_1069_p1[6]),
        .O(tmp_3_fu_1085_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h8999A8A8)) 
    \tmp_3_reg_1454[8]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[8]),
        .I1(p_shl_cast_fu_1069_p1[7]),
        .I2(p_shl_cast_fu_1069_p1[6]),
        .I3(p_shl_cast_fu_1069_p1[5]),
        .I4(p_shl_cast_fu_1069_p1[9]),
        .O(tmp_3_fu_1085_p2[8]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \tmp_3_reg_1454[9]_i_1 
       (.I0(p_shl_cast_fu_1069_p1[5]),
        .I1(p_shl_cast_fu_1069_p1[6]),
        .I2(p_shl_cast_fu_1069_p1[8]),
        .I3(p_shl_cast_fu_1069_p1[7]),
        .I4(p_shl_cast_fu_1069_p1[9]),
        .I5(ap_CS_fsm_state2),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFF80000)) 
    \tmp_3_reg_1454[9]_i_2 
       (.I0(p_shl_cast_fu_1069_p1[5]),
        .I1(p_shl_cast_fu_1069_p1[6]),
        .I2(p_shl_cast_fu_1069_p1[7]),
        .I3(p_shl_cast_fu_1069_p1[8]),
        .I4(p_shl_cast_fu_1069_p1[9]),
        .O(tmp_3_fu_1085_p2[9]));
  FDRE \tmp_3_reg_1454_reg[2] 
       (.C(ap_clk),
        .CE(clear),
        .D(p_shl_cast_fu_1069_p1[5]),
        .Q(tmp_3_reg_1454[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1454_reg[3] 
       (.C(ap_clk),
        .CE(clear),
        .D(tmp_3_fu_1085_p2[3]),
        .Q(tmp_3_reg_1454[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_1454_reg[4] 
       (.C(ap_clk),
        .CE(clear),
        .D(tmp_3_fu_1085_p2[4]),
        .Q(tmp_3_reg_1454[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_1454_reg[5] 
       (.C(ap_clk),
        .CE(clear),
        .D(tmp_3_fu_1085_p2[5]),
        .Q(tmp_3_reg_1454[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_1454_reg[6] 
       (.C(ap_clk),
        .CE(clear),
        .D(tmp_3_fu_1085_p2[6]),
        .Q(tmp_3_reg_1454[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_1454_reg[7] 
       (.C(ap_clk),
        .CE(clear),
        .D(tmp_3_fu_1085_p2[7]),
        .Q(tmp_3_reg_1454[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_1454_reg[8] 
       (.C(ap_clk),
        .CE(clear),
        .D(tmp_3_fu_1085_p2[8]),
        .Q(tmp_3_reg_1454[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_1454_reg[9] 
       (.C(ap_clk),
        .CE(clear),
        .D(tmp_3_fu_1085_p2[9]),
        .Q(tmp_3_reg_1454[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_68_reg_1591[0]_i_1 
       (.I0(\tmp_68_reg_1591[0]_i_2_n_0 ),
        .I1(\tmp_68_reg_1591[0]_i_3_n_0 ),
        .I2(\tmp_68_reg_1591[0]_i_4_n_0 ),
        .I3(\tmp_68_reg_1591[0]_i_5_n_0 ),
        .I4(\tmp_68_reg_1591[0]_i_6_n_0 ),
        .O(tmp_68_fu_1398_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_68_reg_1591[0]_i_2 
       (.I0(\tmp_68_reg_1591[0]_i_7_n_0 ),
        .I1(\tmp_68_reg_1591[0]_i_8_n_0 ),
        .I2(\depth7_reg_434_reg_n_0_[6] ),
        .I3(\depth7_reg_434_reg_n_0_[7] ),
        .I4(p_shl2_cast_fu_1220_p1[7]),
        .I5(\depth7_reg_434_reg_n_0_[5] ),
        .O(\tmp_68_reg_1591[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_68_reg_1591[0]_i_3 
       (.I0(\depth7_reg_434_reg_n_0_[22] ),
        .I1(\depth7_reg_434_reg_n_0_[23] ),
        .I2(\depth7_reg_434_reg_n_0_[20] ),
        .I3(\depth7_reg_434_reg_n_0_[21] ),
        .I4(\depth7_reg_434_reg_n_0_[25] ),
        .I5(\depth7_reg_434_reg_n_0_[24] ),
        .O(\tmp_68_reg_1591[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_68_reg_1591[0]_i_4 
       (.I0(\depth7_reg_434_reg_n_0_[28] ),
        .I1(\depth7_reg_434_reg_n_0_[29] ),
        .I2(\depth7_reg_434_reg_n_0_[26] ),
        .I3(\depth7_reg_434_reg_n_0_[27] ),
        .I4(\depth7_reg_434_reg_n_0_[31] ),
        .I5(\depth7_reg_434_reg_n_0_[30] ),
        .O(\tmp_68_reg_1591[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_68_reg_1591[0]_i_5 
       (.I0(\depth7_reg_434_reg_n_0_[10] ),
        .I1(\depth7_reg_434_reg_n_0_[11] ),
        .I2(\depth7_reg_434_reg_n_0_[8] ),
        .I3(\depth7_reg_434_reg_n_0_[9] ),
        .I4(\depth7_reg_434_reg_n_0_[13] ),
        .I5(\depth7_reg_434_reg_n_0_[12] ),
        .O(\tmp_68_reg_1591[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_68_reg_1591[0]_i_6 
       (.I0(\depth7_reg_434_reg_n_0_[16] ),
        .I1(\depth7_reg_434_reg_n_0_[17] ),
        .I2(\depth7_reg_434_reg_n_0_[14] ),
        .I3(\depth7_reg_434_reg_n_0_[15] ),
        .I4(\depth7_reg_434_reg_n_0_[19] ),
        .I5(\depth7_reg_434_reg_n_0_[18] ),
        .O(\tmp_68_reg_1591[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_68_reg_1591[0]_i_7 
       (.I0(p_shl2_cast_fu_1220_p1[5]),
        .I1(p_shl2_cast_fu_1220_p1[6]),
        .O(\tmp_68_reg_1591[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_68_reg_1591[0]_i_8 
       (.I0(p_shl2_cast_fu_1220_p1[8]),
        .I1(\depth7_reg_434_reg_n_0_[4] ),
        .O(\tmp_68_reg_1591[0]_i_8_n_0 ));
  FDRE \tmp_68_reg_1591_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_0 ),
        .D(tmp_68_fu_1398_p2),
        .Q(tmp_68_reg_1591),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_6_reg_1540[3]_i_1 
       (.I0(p_shl2_cast_fu_1220_p1[5]),
        .I1(p_shl2_cast_fu_1220_p1[6]),
        .O(\tmp_6_reg_1540[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_6_reg_1540[4]_i_1 
       (.I0(p_shl2_cast_fu_1220_p1[6]),
        .I1(p_shl2_cast_fu_1220_p1[5]),
        .I2(p_shl2_cast_fu_1220_p1[7]),
        .O(tmp_6_fu_1236_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_6_reg_1540[5]_i_1 
       (.I0(p_shl2_cast_fu_1220_p1[6]),
        .I1(p_shl2_cast_fu_1220_p1[7]),
        .I2(p_shl2_cast_fu_1220_p1[5]),
        .I3(p_shl2_cast_fu_1220_p1[8]),
        .O(tmp_6_fu_1236_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \tmp_6_reg_1540[6]_i_1 
       (.I0(p_shl2_cast_fu_1220_p1[7]),
        .I1(p_shl2_cast_fu_1220_p1[5]),
        .I2(p_shl2_cast_fu_1220_p1[8]),
        .I3(\depth7_reg_434_reg_n_0_[4] ),
        .I4(p_shl2_cast_fu_1220_p1[6]),
        .O(tmp_6_fu_1236_p2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1540[7]_i_1 
       (.I0(tmp_60_fu_1200_p2),
        .I1(ap_CS_fsm_state31),
        .O(ap_NS_fsm177_out));
  LUT6 #(
    .INIT(64'h8778C33CE11EF01E)) 
    \tmp_6_reg_1540[7]_i_2 
       (.I0(p_shl2_cast_fu_1220_p1[8]),
        .I1(\depth7_reg_434_reg_n_0_[4] ),
        .I2(\depth7_reg_434_reg_n_0_[5] ),
        .I3(p_shl2_cast_fu_1220_p1[7]),
        .I4(p_shl2_cast_fu_1220_p1[5]),
        .I5(p_shl2_cast_fu_1220_p1[6]),
        .O(tmp_6_fu_1236_p2[7]));
  FDRE \tmp_6_reg_1540_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm177_out),
        .D(p_shl2_cast_fu_1220_p1[5]),
        .Q(tmp_6_reg_1540_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1540_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm177_out),
        .D(\tmp_6_reg_1540[3]_i_1_n_0 ),
        .Q(tmp_6_reg_1540_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_1540_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm177_out),
        .D(tmp_6_fu_1236_p2[4]),
        .Q(tmp_6_reg_1540_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1540_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm177_out),
        .D(tmp_6_fu_1236_p2[5]),
        .Q(tmp_6_reg_1540_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_1540_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm177_out),
        .D(tmp_6_fu_1236_p2[6]),
        .Q(tmp_6_reg_1540_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_1540_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm177_out),
        .D(tmp_6_fu_1236_p2[7]),
        .Q(tmp_6_reg_1540_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[0]),
        .Q(tmp_data_V_1_reg_1615[0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[10]),
        .Q(tmp_data_V_1_reg_1615[10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[11]),
        .Q(tmp_data_V_1_reg_1615[11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[12]),
        .Q(tmp_data_V_1_reg_1615[12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[13]),
        .Q(tmp_data_V_1_reg_1615[13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[14]),
        .Q(tmp_data_V_1_reg_1615[14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[15]),
        .Q(tmp_data_V_1_reg_1615[15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[1]),
        .Q(tmp_data_V_1_reg_1615[1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[2]),
        .Q(tmp_data_V_1_reg_1615[2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[3]),
        .Q(tmp_data_V_1_reg_1615[3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[4]),
        .Q(tmp_data_V_1_reg_1615[4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[5]),
        .Q(tmp_data_V_1_reg_1615[5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[6]),
        .Q(tmp_data_V_1_reg_1615[6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[7]),
        .Q(tmp_data_V_1_reg_1615[7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[8]),
        .Q(tmp_data_V_1_reg_1615[8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1615_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(Conv2D_4_array_q0[9]),
        .Q(tmp_data_V_1_reg_1615[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \tmp_last_V_reg_470[0]_i_1 
       (.I0(\tmp_last_V_reg_470[0]_i_2_n_0 ),
        .I1(ap_CS_fsm_state34),
        .I2(\tmp_last_V_reg_470_reg_n_0_[0] ),
        .O(\tmp_last_V_reg_470[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_11 
       (.I0(\width9_reg_458_reg_n_0_[23] ),
        .I1(\width9_reg_458_reg_n_0_[22] ),
        .I2(\width9_reg_458_reg_n_0_[21] ),
        .O(\tmp_last_V_reg_470[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_12 
       (.I0(\width9_reg_458_reg_n_0_[20] ),
        .I1(\width9_reg_458_reg_n_0_[19] ),
        .I2(\width9_reg_458_reg_n_0_[18] ),
        .O(\tmp_last_V_reg_470[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_13 
       (.I0(\width9_reg_458_reg_n_0_[17] ),
        .I1(\width9_reg_458_reg_n_0_[16] ),
        .I2(\width9_reg_458_reg_n_0_[15] ),
        .O(\tmp_last_V_reg_470[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_14 
       (.I0(\width9_reg_458_reg_n_0_[14] ),
        .I1(\width9_reg_458_reg_n_0_[13] ),
        .I2(\width9_reg_458_reg_n_0_[12] ),
        .O(\tmp_last_V_reg_470[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_15 
       (.I0(\width9_reg_458_reg_n_0_[11] ),
        .I1(\width9_reg_458_reg_n_0_[10] ),
        .I2(\width9_reg_458_reg_n_0_[9] ),
        .O(\tmp_last_V_reg_470[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_16 
       (.I0(\width9_reg_458_reg_n_0_[8] ),
        .I1(\width9_reg_458_reg_n_0_[7] ),
        .I2(\width9_reg_458_reg_n_0_[6] ),
        .O(\tmp_last_V_reg_470[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp_last_V_reg_470[0]_i_17 
       (.I0(\width9_reg_458_reg_n_0_[5] ),
        .I1(\width9_reg_458_reg_n_0_[4] ),
        .I2(\width9_reg_458_reg_n_0_[3] ),
        .O(\tmp_last_V_reg_470[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp_last_V_reg_470[0]_i_18 
       (.I0(\width9_reg_458_reg_n_0_[2] ),
        .I1(\width9_reg_458_reg_n_0_[1] ),
        .I2(\width9_reg_458_reg_n_0_[0] ),
        .O(\tmp_last_V_reg_470[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \tmp_last_V_reg_470[0]_i_2 
       (.I0(p_shl4_cast_fu_1301_p3[9]),
        .I1(\height8_reg_446_reg_n_0_[5] ),
        .I2(tmp_72_fu_1440_p2),
        .I3(\tmp_last_V_reg_470[0]_i_4_n_0 ),
        .I4(\tmp_last_V_reg_470[0]_i_5_n_0 ),
        .I5(\tmp_user_V_reg_1586[0]_i_15_n_0 ),
        .O(\tmp_last_V_reg_470[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tmp_last_V_reg_470[0]_i_4 
       (.I0(p_shl4_cast_fu_1301_p3[5]),
        .I1(tmp_68_reg_1591),
        .I2(p_shl4_cast_fu_1301_p3[8]),
        .I3(p_shl4_cast_fu_1301_p3[6]),
        .O(\tmp_last_V_reg_470[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_last_V_reg_470[0]_i_5 
       (.I0(\tmp_user_V_reg_1586[0]_i_16_n_0 ),
        .I1(\height8_reg_446_reg_n_0_[8] ),
        .I2(\height8_reg_446_reg_n_0_[9] ),
        .I3(\height8_reg_446_reg_n_0_[6] ),
        .I4(\height8_reg_446_reg_n_0_[7] ),
        .O(\tmp_last_V_reg_470[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_last_V_reg_470[0]_i_7 
       (.I0(\width9_reg_458_reg_n_0_[30] ),
        .I1(\width9_reg_458_reg_n_0_[31] ),
        .O(\tmp_last_V_reg_470[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_8 
       (.I0(\width9_reg_458_reg_n_0_[29] ),
        .I1(\width9_reg_458_reg_n_0_[28] ),
        .I2(\width9_reg_458_reg_n_0_[27] ),
        .O(\tmp_last_V_reg_470[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_470[0]_i_9 
       (.I0(\width9_reg_458_reg_n_0_[26] ),
        .I1(\width9_reg_458_reg_n_0_[25] ),
        .I2(\width9_reg_458_reg_n_0_[24] ),
        .O(\tmp_last_V_reg_470[0]_i_9_n_0 ));
  FDRE \tmp_last_V_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_470[0]_i_1_n_0 ),
        .Q(\tmp_last_V_reg_470_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \tmp_last_V_reg_470_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\tmp_last_V_reg_470_reg[0]_i_10_n_0 ,\tmp_last_V_reg_470_reg[0]_i_10_n_1 ,\tmp_last_V_reg_470_reg[0]_i_10_n_2 ,\tmp_last_V_reg_470_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_last_V_reg_470_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_last_V_reg_470[0]_i_15_n_0 ,\tmp_last_V_reg_470[0]_i_16_n_0 ,\tmp_last_V_reg_470[0]_i_17_n_0 ,\tmp_last_V_reg_470[0]_i_18_n_0 }));
  CARRY4 \tmp_last_V_reg_470_reg[0]_i_3 
       (.CI(\tmp_last_V_reg_470_reg[0]_i_6_n_0 ),
        .CO({\NLW_tmp_last_V_reg_470_reg[0]_i_3_CO_UNCONNECTED [3],tmp_72_fu_1440_p2,\tmp_last_V_reg_470_reg[0]_i_3_n_2 ,\tmp_last_V_reg_470_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_last_V_reg_470_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_last_V_reg_470[0]_i_7_n_0 ,\tmp_last_V_reg_470[0]_i_8_n_0 ,\tmp_last_V_reg_470[0]_i_9_n_0 }));
  CARRY4 \tmp_last_V_reg_470_reg[0]_i_6 
       (.CI(\tmp_last_V_reg_470_reg[0]_i_10_n_0 ),
        .CO({\tmp_last_V_reg_470_reg[0]_i_6_n_0 ,\tmp_last_V_reg_470_reg[0]_i_6_n_1 ,\tmp_last_V_reg_470_reg[0]_i_6_n_2 ,\tmp_last_V_reg_470_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_last_V_reg_470_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_last_V_reg_470[0]_i_11_n_0 ,\tmp_last_V_reg_470[0]_i_12_n_0 ,\tmp_last_V_reg_470[0]_i_13_n_0 ,\tmp_last_V_reg_470[0]_i_14_n_0 }));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \tmp_user_V_reg_1586[0]_i_1 
       (.I0(\tmp_user_V_reg_1586[0]_i_2_n_0 ),
        .I1(\tmp_user_V_reg_1586[0]_i_3_n_0 ),
        .I2(\tmp_user_V_reg_1586[0]_i_4_n_0 ),
        .I3(\tmp_user_V_reg_1586[0]_i_5_n_0 ),
        .I4(\ap_CS_fsm[33]_i_1_n_0 ),
        .I5(\tmp_user_V_reg_1586_reg_n_0_[0] ),
        .O(\tmp_user_V_reg_1586[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_10 
       (.I0(\depth7_reg_434_reg_n_0_[19] ),
        .I1(\depth7_reg_434_reg_n_0_[20] ),
        .I2(\depth7_reg_434_reg_n_0_[17] ),
        .I3(\depth7_reg_434_reg_n_0_[18] ),
        .I4(\depth7_reg_434_reg_n_0_[22] ),
        .I5(\depth7_reg_434_reg_n_0_[21] ),
        .O(\tmp_user_V_reg_1586[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_11 
       (.I0(\depth7_reg_434_reg_n_0_[25] ),
        .I1(\depth7_reg_434_reg_n_0_[26] ),
        .I2(\depth7_reg_434_reg_n_0_[23] ),
        .I3(\depth7_reg_434_reg_n_0_[24] ),
        .I4(\depth7_reg_434_reg_n_0_[28] ),
        .I5(\depth7_reg_434_reg_n_0_[27] ),
        .O(\tmp_user_V_reg_1586[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_12 
       (.I0(\width9_reg_458_reg_n_0_[18] ),
        .I1(\width9_reg_458_reg_n_0_[19] ),
        .I2(\width9_reg_458_reg_n_0_[16] ),
        .I3(\width9_reg_458_reg_n_0_[17] ),
        .I4(\width9_reg_458_reg_n_0_[21] ),
        .I5(\width9_reg_458_reg_n_0_[20] ),
        .O(\tmp_user_V_reg_1586[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_user_V_reg_1586[0]_i_13 
       (.I0(\width9_reg_458_reg_n_0_[30] ),
        .I1(\width9_reg_458_reg_n_0_[31] ),
        .O(\tmp_user_V_reg_1586[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_14 
       (.I0(\width9_reg_458_reg_n_0_[24] ),
        .I1(\width9_reg_458_reg_n_0_[25] ),
        .I2(\width9_reg_458_reg_n_0_[22] ),
        .I3(\width9_reg_458_reg_n_0_[23] ),
        .I4(\width9_reg_458_reg_n_0_[27] ),
        .I5(\width9_reg_458_reg_n_0_[26] ),
        .O(\tmp_user_V_reg_1586[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_user_V_reg_1586[0]_i_15 
       (.I0(\tmp_user_V_reg_1586[0]_i_19_n_0 ),
        .I1(\height8_reg_446_reg_n_0_[11] ),
        .I2(\height8_reg_446_reg_n_0_[10] ),
        .I3(\height8_reg_446_reg_n_0_[13] ),
        .I4(\height8_reg_446_reg_n_0_[12] ),
        .I5(\tmp_user_V_reg_1586[0]_i_20_n_0 ),
        .O(\tmp_user_V_reg_1586[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_user_V_reg_1586[0]_i_16 
       (.I0(\height8_reg_446_reg_n_0_[28] ),
        .I1(\height8_reg_446_reg_n_0_[29] ),
        .I2(\height8_reg_446_reg_n_0_[26] ),
        .I3(\height8_reg_446_reg_n_0_[27] ),
        .I4(p_shl4_cast_fu_1301_p3[7]),
        .I5(\tmp_user_V_reg_1586[0]_i_21_n_0 ),
        .O(\tmp_user_V_reg_1586[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_17 
       (.I0(\depth7_reg_434_reg_n_0_[7] ),
        .I1(\depth7_reg_434_reg_n_0_[8] ),
        .I2(\depth7_reg_434_reg_n_0_[5] ),
        .I3(\depth7_reg_434_reg_n_0_[6] ),
        .I4(\depth7_reg_434_reg_n_0_[10] ),
        .I5(\depth7_reg_434_reg_n_0_[9] ),
        .O(\tmp_user_V_reg_1586[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_18 
       (.I0(\depth7_reg_434_reg_n_0_[13] ),
        .I1(\depth7_reg_434_reg_n_0_[14] ),
        .I2(\depth7_reg_434_reg_n_0_[11] ),
        .I3(\depth7_reg_434_reg_n_0_[12] ),
        .I4(\depth7_reg_434_reg_n_0_[16] ),
        .I5(\depth7_reg_434_reg_n_0_[15] ),
        .O(\tmp_user_V_reg_1586[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_user_V_reg_1586[0]_i_19 
       (.I0(\height8_reg_446_reg_n_0_[15] ),
        .I1(\height8_reg_446_reg_n_0_[14] ),
        .I2(\height8_reg_446_reg_n_0_[17] ),
        .I3(\height8_reg_446_reg_n_0_[16] ),
        .O(\tmp_user_V_reg_1586[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_user_V_reg_1586[0]_i_2 
       (.I0(\tmp_user_V_reg_1586[0]_i_6_n_0 ),
        .I1(\tmp_user_V_reg_1586[0]_i_7_n_0 ),
        .I2(\tmp_user_V_reg_1586[0]_i_8_n_0 ),
        .I3(\tmp_user_V_reg_1586[0]_i_9_n_0 ),
        .I4(\tmp_user_V_reg_1586[0]_i_10_n_0 ),
        .I5(\tmp_user_V_reg_1586[0]_i_11_n_0 ),
        .O(\tmp_user_V_reg_1586[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_user_V_reg_1586[0]_i_20 
       (.I0(\height8_reg_446_reg_n_0_[20] ),
        .I1(\height8_reg_446_reg_n_0_[21] ),
        .I2(\height8_reg_446_reg_n_0_[18] ),
        .I3(\height8_reg_446_reg_n_0_[19] ),
        .I4(\tmp_user_V_reg_1586[0]_i_22_n_0 ),
        .O(\tmp_user_V_reg_1586[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_user_V_reg_1586[0]_i_21 
       (.I0(\height8_reg_446_reg_n_0_[30] ),
        .I1(\height8_reg_446_reg_n_0_[31] ),
        .O(\tmp_user_V_reg_1586[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_user_V_reg_1586[0]_i_22 
       (.I0(\height8_reg_446_reg_n_0_[23] ),
        .I1(\height8_reg_446_reg_n_0_[22] ),
        .I2(\height8_reg_446_reg_n_0_[25] ),
        .I3(\height8_reg_446_reg_n_0_[24] ),
        .O(\tmp_user_V_reg_1586[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \tmp_user_V_reg_1586[0]_i_3 
       (.I0(\tmp_user_V_reg_1586[0]_i_12_n_0 ),
        .I1(\tmp_user_V_reg_1586[0]_i_13_n_0 ),
        .I2(\width9_reg_458_reg_n_0_[28] ),
        .I3(\width9_reg_458_reg_n_0_[29] ),
        .I4(\ap_CS_fsm[33]_i_1_n_0 ),
        .I5(\tmp_user_V_reg_1586[0]_i_14_n_0 ),
        .O(\tmp_user_V_reg_1586[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_user_V_reg_1586[0]_i_4 
       (.I0(\tmp_user_V_reg_1586[0]_i_15_n_0 ),
        .I1(\height8_reg_446_reg_n_0_[7] ),
        .I2(\height8_reg_446_reg_n_0_[6] ),
        .I3(\height8_reg_446_reg_n_0_[9] ),
        .I4(\height8_reg_446_reg_n_0_[8] ),
        .I5(\tmp_user_V_reg_1586[0]_i_16_n_0 ),
        .O(\tmp_user_V_reg_1586[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_user_V_reg_1586[0]_i_5 
       (.I0(\tmp_user_V_reg_1586[0]_i_17_n_0 ),
        .I1(p_shl2_cast_fu_1220_p1[7]),
        .I2(\tmp_68_reg_1591[0]_i_7_n_0 ),
        .I3(\depth7_reg_434_reg_n_0_[4] ),
        .I4(p_shl2_cast_fu_1220_p1[8]),
        .I5(\tmp_user_V_reg_1586[0]_i_18_n_0 ),
        .O(\tmp_user_V_reg_1586[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_6 
       (.I0(\width9_reg_458_reg_n_0_[0] ),
        .I1(\width9_reg_458_reg_n_0_[1] ),
        .I2(p_shl4_cast_fu_1301_p3[9]),
        .I3(\height8_reg_446_reg_n_0_[5] ),
        .I4(\width9_reg_458_reg_n_0_[3] ),
        .I5(\width9_reg_458_reg_n_0_[2] ),
        .O(\tmp_user_V_reg_1586[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_7 
       (.I0(\depth7_reg_434_reg_n_0_[31] ),
        .I1(p_shl4_cast_fu_1301_p3[5]),
        .I2(\depth7_reg_434_reg_n_0_[29] ),
        .I3(\depth7_reg_434_reg_n_0_[30] ),
        .I4(p_shl4_cast_fu_1301_p3[8]),
        .I5(p_shl4_cast_fu_1301_p3[6]),
        .O(\tmp_user_V_reg_1586[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_8 
       (.I0(\width9_reg_458_reg_n_0_[12] ),
        .I1(\width9_reg_458_reg_n_0_[13] ),
        .I2(\width9_reg_458_reg_n_0_[10] ),
        .I3(\width9_reg_458_reg_n_0_[11] ),
        .I4(\width9_reg_458_reg_n_0_[15] ),
        .I5(\width9_reg_458_reg_n_0_[14] ),
        .O(\tmp_user_V_reg_1586[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_reg_1586[0]_i_9 
       (.I0(\width9_reg_458_reg_n_0_[6] ),
        .I1(\width9_reg_458_reg_n_0_[7] ),
        .I2(\width9_reg_458_reg_n_0_[4] ),
        .I3(\width9_reg_458_reg_n_0_[5] ),
        .I4(\width9_reg_458_reg_n_0_[9] ),
        .I5(\width9_reg_458_reg_n_0_[8] ),
        .O(\tmp_user_V_reg_1586[0]_i_9_n_0 ));
  FDRE \tmp_user_V_reg_1586_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_reg_1586[0]_i_1_n_0 ),
        .Q(\tmp_user_V_reg_1586_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \width9_reg_458[31]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(tmp_63_fu_1246_p2),
        .O(width9_reg_4580));
  LUT2 #(
    .INIT(4'h8)) 
    \width9_reg_458[31]_i_2 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_0_[35] ),
        .O(ap_NS_fsm1));
  FDRE \width9_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[0]),
        .Q(\width9_reg_458_reg_n_0_[0] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[10]),
        .Q(\width9_reg_458_reg_n_0_[10] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[11]),
        .Q(\width9_reg_458_reg_n_0_[11] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[12]),
        .Q(\width9_reg_458_reg_n_0_[12] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[13]),
        .Q(\width9_reg_458_reg_n_0_[13] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[14]),
        .Q(\width9_reg_458_reg_n_0_[14] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[15]),
        .Q(\width9_reg_458_reg_n_0_[15] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[16]),
        .Q(\width9_reg_458_reg_n_0_[16] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[17]),
        .Q(\width9_reg_458_reg_n_0_[17] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[18]),
        .Q(\width9_reg_458_reg_n_0_[18] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[19]),
        .Q(\width9_reg_458_reg_n_0_[19] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[1]),
        .Q(\width9_reg_458_reg_n_0_[1] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[20]),
        .Q(\width9_reg_458_reg_n_0_[20] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[21]),
        .Q(\width9_reg_458_reg_n_0_[21] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[22]),
        .Q(\width9_reg_458_reg_n_0_[22] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[23]),
        .Q(\width9_reg_458_reg_n_0_[23] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[24]),
        .Q(\width9_reg_458_reg_n_0_[24] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[25]),
        .Q(\width9_reg_458_reg_n_0_[25] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[26]),
        .Q(\width9_reg_458_reg_n_0_[26] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[27]),
        .Q(\width9_reg_458_reg_n_0_[27] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[28]),
        .Q(\width9_reg_458_reg_n_0_[28] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[29]),
        .Q(\width9_reg_458_reg_n_0_[29] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[2]),
        .Q(\width9_reg_458_reg_n_0_[2] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[30]),
        .Q(\width9_reg_458_reg_n_0_[30] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[31]),
        .Q(\width9_reg_458_reg_n_0_[31] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[3]),
        .Q(\width9_reg_458_reg_n_0_[3] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[4]),
        .Q(\width9_reg_458_reg_n_0_[4] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[5]),
        .Q(\width9_reg_458_reg_n_0_[5] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[6]),
        .Q(\width9_reg_458_reg_n_0_[6] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[7]),
        .Q(\width9_reg_458_reg_n_0_[7] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[8]),
        .Q(\width9_reg_458_reg_n_0_[8] ),
        .R(width9_reg_4580));
  FDRE \width9_reg_458_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_7_reg_1571[9]),
        .Q(\width9_reg_458_reg_n_0_[9] ),
        .R(width9_reg_4580));
  LUT1 #(
    .INIT(2'h1)) 
    \width_7_reg_1571[0]_i_1 
       (.I0(\width9_reg_458_reg_n_0_[0] ),
        .O(width_7_fu_1341_p2[0]));
  FDRE \width_7_reg_1571_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[0]),
        .Q(width_7_reg_1571[0]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[10]),
        .Q(width_7_reg_1571[10]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[11]),
        .Q(width_7_reg_1571[11]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[12]),
        .Q(width_7_reg_1571[12]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[12]_i_1 
       (.CI(\width_7_reg_1571_reg[8]_i_1_n_0 ),
        .CO({\width_7_reg_1571_reg[12]_i_1_n_0 ,\width_7_reg_1571_reg[12]_i_1_n_1 ,\width_7_reg_1571_reg[12]_i_1_n_2 ,\width_7_reg_1571_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_7_fu_1341_p2[12:9]),
        .S({\width9_reg_458_reg_n_0_[12] ,\width9_reg_458_reg_n_0_[11] ,\width9_reg_458_reg_n_0_[10] ,\width9_reg_458_reg_n_0_[9] }));
  FDRE \width_7_reg_1571_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[13]),
        .Q(width_7_reg_1571[13]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[14]),
        .Q(width_7_reg_1571[14]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[15]),
        .Q(width_7_reg_1571[15]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[16]),
        .Q(width_7_reg_1571[16]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[16]_i_1 
       (.CI(\width_7_reg_1571_reg[12]_i_1_n_0 ),
        .CO({\width_7_reg_1571_reg[16]_i_1_n_0 ,\width_7_reg_1571_reg[16]_i_1_n_1 ,\width_7_reg_1571_reg[16]_i_1_n_2 ,\width_7_reg_1571_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_7_fu_1341_p2[16:13]),
        .S({\width9_reg_458_reg_n_0_[16] ,\width9_reg_458_reg_n_0_[15] ,\width9_reg_458_reg_n_0_[14] ,\width9_reg_458_reg_n_0_[13] }));
  FDRE \width_7_reg_1571_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[17]),
        .Q(width_7_reg_1571[17]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[18]),
        .Q(width_7_reg_1571[18]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[19]),
        .Q(width_7_reg_1571[19]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[1]),
        .Q(width_7_reg_1571[1]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[20]),
        .Q(width_7_reg_1571[20]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[20]_i_1 
       (.CI(\width_7_reg_1571_reg[16]_i_1_n_0 ),
        .CO({\width_7_reg_1571_reg[20]_i_1_n_0 ,\width_7_reg_1571_reg[20]_i_1_n_1 ,\width_7_reg_1571_reg[20]_i_1_n_2 ,\width_7_reg_1571_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_7_fu_1341_p2[20:17]),
        .S({\width9_reg_458_reg_n_0_[20] ,\width9_reg_458_reg_n_0_[19] ,\width9_reg_458_reg_n_0_[18] ,\width9_reg_458_reg_n_0_[17] }));
  FDRE \width_7_reg_1571_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[21]),
        .Q(width_7_reg_1571[21]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[22]),
        .Q(width_7_reg_1571[22]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[23]),
        .Q(width_7_reg_1571[23]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[24]),
        .Q(width_7_reg_1571[24]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[24]_i_1 
       (.CI(\width_7_reg_1571_reg[20]_i_1_n_0 ),
        .CO({\width_7_reg_1571_reg[24]_i_1_n_0 ,\width_7_reg_1571_reg[24]_i_1_n_1 ,\width_7_reg_1571_reg[24]_i_1_n_2 ,\width_7_reg_1571_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_7_fu_1341_p2[24:21]),
        .S({\width9_reg_458_reg_n_0_[24] ,\width9_reg_458_reg_n_0_[23] ,\width9_reg_458_reg_n_0_[22] ,\width9_reg_458_reg_n_0_[21] }));
  FDRE \width_7_reg_1571_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[25]),
        .Q(width_7_reg_1571[25]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[26]),
        .Q(width_7_reg_1571[26]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[27]),
        .Q(width_7_reg_1571[27]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[28]),
        .Q(width_7_reg_1571[28]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[28]_i_1 
       (.CI(\width_7_reg_1571_reg[24]_i_1_n_0 ),
        .CO({\width_7_reg_1571_reg[28]_i_1_n_0 ,\width_7_reg_1571_reg[28]_i_1_n_1 ,\width_7_reg_1571_reg[28]_i_1_n_2 ,\width_7_reg_1571_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_7_fu_1341_p2[28:25]),
        .S({\width9_reg_458_reg_n_0_[28] ,\width9_reg_458_reg_n_0_[27] ,\width9_reg_458_reg_n_0_[26] ,\width9_reg_458_reg_n_0_[25] }));
  FDRE \width_7_reg_1571_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[29]),
        .Q(width_7_reg_1571[29]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[2]),
        .Q(width_7_reg_1571[2]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[30]),
        .Q(width_7_reg_1571[30]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[31]),
        .Q(width_7_reg_1571[31]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[31]_i_1 
       (.CI(\width_7_reg_1571_reg[28]_i_1_n_0 ),
        .CO({\NLW_width_7_reg_1571_reg[31]_i_1_CO_UNCONNECTED [3:2],\width_7_reg_1571_reg[31]_i_1_n_2 ,\width_7_reg_1571_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_7_reg_1571_reg[31]_i_1_O_UNCONNECTED [3],width_7_fu_1341_p2[31:29]}),
        .S({1'b0,\width9_reg_458_reg_n_0_[31] ,\width9_reg_458_reg_n_0_[30] ,\width9_reg_458_reg_n_0_[29] }));
  FDRE \width_7_reg_1571_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[3]),
        .Q(width_7_reg_1571[3]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[4]),
        .Q(width_7_reg_1571[4]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\width_7_reg_1571_reg[4]_i_1_n_0 ,\width_7_reg_1571_reg[4]_i_1_n_1 ,\width_7_reg_1571_reg[4]_i_1_n_2 ,\width_7_reg_1571_reg[4]_i_1_n_3 }),
        .CYINIT(\width9_reg_458_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_7_fu_1341_p2[4:1]),
        .S({\width9_reg_458_reg_n_0_[4] ,\width9_reg_458_reg_n_0_[3] ,\width9_reg_458_reg_n_0_[2] ,\width9_reg_458_reg_n_0_[1] }));
  FDRE \width_7_reg_1571_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[5]),
        .Q(width_7_reg_1571[5]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[6]),
        .Q(width_7_reg_1571[6]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[7]),
        .Q(width_7_reg_1571[7]),
        .R(1'b0));
  FDRE \width_7_reg_1571_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[8]),
        .Q(width_7_reg_1571[8]),
        .R(1'b0));
  CARRY4 \width_7_reg_1571_reg[8]_i_1 
       (.CI(\width_7_reg_1571_reg[4]_i_1_n_0 ),
        .CO({\width_7_reg_1571_reg[8]_i_1_n_0 ,\width_7_reg_1571_reg[8]_i_1_n_1 ,\width_7_reg_1571_reg[8]_i_1_n_2 ,\width_7_reg_1571_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_7_fu_1341_p2[8:5]),
        .S({\width9_reg_458_reg_n_0_[8] ,\width9_reg_458_reg_n_0_[7] ,\width9_reg_458_reg_n_0_[6] ,\width9_reg_458_reg_n_0_[5] }));
  FDRE \width_7_reg_1571_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(width_7_fu_1341_p2[9]),
        .Q(width_7_reg_1571[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_423[0]_i_1 
       (.I0(width_reg_423_reg__0[0]),
        .O(width_6_fu_1097_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \width_reg_423[1]_i_1 
       (.I0(width_reg_423_reg__0[0]),
        .I1(width_reg_423_reg__0[1]),
        .O(width_6_fu_1097_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \width_reg_423[2]_i_1 
       (.I0(width_reg_423_reg__0[1]),
        .I1(width_reg_423_reg__0[0]),
        .I2(width_reg_423_reg__0[2]),
        .O(width_6_fu_1097_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \width_reg_423[3]_i_1 
       (.I0(width_reg_423_reg__0[2]),
        .I1(width_reg_423_reg__0[0]),
        .I2(width_reg_423_reg__0[1]),
        .I3(width_reg_423_reg__0[3]),
        .O(width_6_fu_1097_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \width_reg_423[4]_i_1 
       (.I0(width_reg_423_reg__0[3]),
        .I1(width_reg_423_reg__0[2]),
        .I2(width_reg_423_reg__0[1]),
        .I3(width_reg_423_reg__0[4]),
        .I4(width_reg_423_reg__0[0]),
        .O(width_6_fu_1097_p2[4]));
  FDRE \width_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(p_187_in),
        .D(width_6_fu_1097_p2[0]),
        .Q(width_reg_423_reg__0[0]),
        .R(clear));
  FDRE \width_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(p_187_in),
        .D(width_6_fu_1097_p2[1]),
        .Q(width_reg_423_reg__0[1]),
        .R(clear));
  FDRE \width_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(p_187_in),
        .D(width_6_fu_1097_p2[2]),
        .Q(width_reg_423_reg__0[2]),
        .R(clear));
  FDRE \width_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(p_187_in),
        .D(width_6_fu_1097_p2[3]),
        .Q(width_reg_423_reg__0[3]),
        .R(clear));
  FDRE \width_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(p_187_in),
        .D(width_6_fu_1097_p2[4]),
        .Q(width_reg_423_reg__0[4]),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "network_AXILiteS_s_axi" *) 
module design_1_network_0_0_network_AXILiteS_s_axi
   (D,
    SR,
    \output_data_V_id_V_1_state_reg[1] ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    \ap_CS_fsm_reg[1] ,
    output_data_V_id_V_1_ack_in,
    int_ap_ready_reg_0,
    output_data_V_last_V_1_ack_in,
    int_ap_ready_reg_1,
    int_ap_start_i_2_0,
    output_data_V_data_V_1_ack_in,
    int_ap_start_i_2_1,
    output_data_V_keep_V_1_ack_in,
    output_data_V_dest_V_1_ack_in,
    int_ap_start_i_2_2,
    output_data_V_user_V_1_ack_in,
    int_ap_start_i_2_3,
    output_data_V_strb_V_1_ack_in,
    int_ap_start_i_2_4,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_WDATA,
    int_ap_idle_reg_0,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_RREADY);
  output [1:0]D;
  output [0:0]SR;
  output \output_data_V_id_V_1_state_reg[1] ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [1:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input output_data_V_id_V_1_ack_in;
  input int_ap_ready_reg_0;
  input output_data_V_last_V_1_ack_in;
  input int_ap_ready_reg_1;
  input int_ap_start_i_2_0;
  input output_data_V_data_V_1_ack_in;
  input int_ap_start_i_2_1;
  input output_data_V_keep_V_1_ack_in;
  input output_data_V_dest_V_1_ack_in;
  input int_ap_start_i_2_2;
  input output_data_V_user_V_1_ack_in;
  input int_ap_start_i_2_3;
  input output_data_V_strb_V_1_ack_in;
  input int_ap_start_i_2_4;
  input [3:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input [2:0]s_axi_AXILiteS_WDATA;
  input [0:0]int_ap_idle_reg_0;
  input ap_clk;
  input [3:0]s_axi_AXILiteS_AWADDR;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_start;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_2_0;
  wire int_ap_start_i_2_1;
  wire int_ap_start_i_2_2;
  wire int_ap_start_i_2_3;
  wire int_ap_start_i_2_4;
  wire int_ap_start_i_4_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire interrupt;
  wire output_data_V_data_V_1_ack_in;
  wire output_data_V_dest_V_1_ack_in;
  wire output_data_V_id_V_1_ack_in;
  wire \output_data_V_id_V_1_state_reg[1] ;
  wire output_data_V_keep_V_1_ack_in;
  wire output_data_V_last_V_1_ack_in;
  wire output_data_V_strb_V_1_ack_in;
  wire output_data_V_user_V_1_ack_in;
  wire p_0_in__0;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire [3:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [3:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8FBB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(int_ap_idle_reg_0));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(int_ap_idle_reg_0));
  LUT5 #(
    .INIT(32'hF444F477)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(int_ap_idle_reg_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(int_ap_idle_reg_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(Q[1]),
        .I1(\output_data_V_id_V_1_state_reg[1] ),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \height_reg_412[4]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(SR));
  LUT4 #(
    .INIT(16'h2F22)) 
    int_ap_done_i_1
       (.I0(Q[1]),
        .I1(\output_data_V_id_V_1_state_reg[1] ),
        .I2(int_ap_done_i_2_n_0),
        .I3(data0[1]),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_1
       (.I0(Q[1]),
        .I1(\output_data_V_id_V_1_state_reg[1] ),
        .O(ap_done));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFFDFF20)) 
    int_ap_start_i_1
       (.I0(Q[1]),
        .I1(\output_data_V_id_V_1_state_reg[1] ),
        .I2(data0[7]),
        .I3(int_ap_start3_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    int_ap_start_i_2
       (.I0(int_ap_start_i_4_n_0),
        .I1(output_data_V_id_V_1_ack_in),
        .I2(int_ap_ready_reg_0),
        .I3(output_data_V_last_V_1_ack_in),
        .I4(int_ap_ready_reg_1),
        .I5(int_ap_start_i_5_n_0),
        .O(\output_data_V_id_V_1_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_3
       (.I0(s_axi_AXILiteS_WSTRB),
        .I1(int_auto_restart_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_AXILiteS_WDATA[0]),
        .O(int_ap_start3_out));
  LUT4 #(
    .INIT(16'hFFDF)) 
    int_ap_start_i_4
       (.I0(output_data_V_user_V_1_ack_in),
        .I1(int_ap_start_i_2_3),
        .I2(output_data_V_strb_V_1_ack_in),
        .I3(int_ap_start_i_2_4),
        .O(int_ap_start_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    int_ap_start_i_5
       (.I0(int_ap_start_i_2_0),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(int_ap_start_i_2_1),
        .I3(output_data_V_keep_V_1_ack_in),
        .I4(output_data_V_dest_V_1_ack_in),
        .I5(int_ap_start_i_2_2),
        .O(int_ap_start_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(int_ap_idle_reg_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_auto_restart_i_2
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in__0),
        .R(int_ap_idle_reg_0));
  LUT6 #(
    .INIT(64'h2FFF0FFFF222F000)) 
    \int_isr[0]_i_1 
       (.I0(Q[1]),
        .I1(\output_data_V_id_V_1_state_reg[1] ),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .I3(int_isr6_out),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'h2FFF0FFFF222F000)) 
    \int_isr[1]_i_1 
       (.I0(Q[1]),
        .I1(\output_data_V_id_V_1_state_reg[1] ),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .I3(int_isr6_out),
        .I4(p_0_in__0),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(int_ap_idle_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(int_gie_reg_n_0),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \rdata[1]_i_1 
       (.I0(p_1_in),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(p_0_in__0),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[1]_i_2_n_0 ),
        .I5(data0[1]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(data0[2]),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(s_axi_AXILiteS_ARADDR[2]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_0_array" *) 
module design_1_network_0_0_network_Conv2D_0_array
   (q0,
    DI,
    O,
    D,
    ram_reg_7,
    ram_reg_5,
    Q,
    CO,
    \p_tmp_s_reg_1416_reg[11] ,
    S,
    ram_reg_0_i_19__3,
    ap_clk,
    Conv2D_0_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]O;
  output [14:0]D;
  output [0:0]ram_reg_7;
  output [1:0]ram_reg_5;
  input [10:0]Q;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_1416_reg[11] ;
  input [1:0]S;
  input [15:0]ram_reg_0_i_19__3;
  input ap_clk;
  input Conv2D_0_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_0_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [0:0]\p_tmp_s_reg_1416_reg[11] ;
  wire [15:0]q0;
  wire [15:0]ram_reg_0_i_19__3;
  wire [1:0]ram_reg_5;
  wire [0:0]ram_reg_7;
  wire [1:0]ram_reg_7_0;

  design_1_network_0_0_network_Conv2D_0_array_ram_49 network_Conv2D_0_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Conv2D_0_array_ce0(Conv2D_0_array_ce0),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .d0(d0),
        .\p_tmp_s_reg_1416_reg[11] (\p_tmp_s_reg_1416_reg[11] ),
        .q0(q0),
        .ram_reg_0_i_19__3_0(ram_reg_0_i_19__3),
        .ram_reg_5_0(ram_reg_5),
        .ram_reg_7_0(ram_reg_7),
        .ram_reg_7_1(ram_reg_7_0));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_0_array" *) 
module design_1_network_0_0_network_Conv2D_0_array_3
   (q0,
    ap_clk,
    UpSampling2D_1_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output [15:0]q0;
  input ap_clk;
  input UpSampling2D_1_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire UpSampling2D_1_array_ce0;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [1:0]ram_reg_7;

  design_1_network_0_0_network_Conv2D_0_array_ram network_Conv2D_0_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .UpSampling2D_1_array_ce0(UpSampling2D_1_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0(q0),
        .ram_reg_7_0(ram_reg_7));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_0_array_ram" *) 
module design_1_network_0_0_network_Conv2D_0_array_ram
   (q0,
    ap_clk,
    UpSampling2D_1_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]q0;
  input ap_clk;
  input UpSampling2D_1_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire UpSampling2D_1_array_ce0;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_0_array_ram" *) 
module design_1_network_0_0_network_Conv2D_0_array_ram_49
   (q0,
    DI,
    O,
    D,
    ram_reg_7_0,
    ram_reg_5_0,
    Q,
    CO,
    \p_tmp_s_reg_1416_reg[11] ,
    S,
    ram_reg_0_i_19__3_0,
    ap_clk,
    Conv2D_0_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_1);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]O;
  output [14:0]D;
  output [0:0]ram_reg_7_0;
  output [1:0]ram_reg_5_0;
  input [10:0]Q;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_1416_reg[11] ;
  input [1:0]S;
  input [15:0]ram_reg_0_i_19__3_0;
  input ap_clk;
  input Conv2D_0_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_1;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_0_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire \p_tmp_s_reg_1416[11]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_1416[11]_i_6__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_10__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_11__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_6__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_8__0_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_9__0_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_5__0_n_0 ;
  wire [0:0]\p_tmp_s_reg_1416_reg[11] ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1__0_n_3 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_2__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_2__0_n_3 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_3__0_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_3__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_3__0_n_3 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1__0_n_3 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1__0_n_3 ;
  wire [15:0]q0;
  wire [15:0]ram_reg_0_i_19__3_0;
  wire ram_reg_0_i_19__3_n_1;
  wire ram_reg_0_i_19__3_n_2;
  wire ram_reg_0_i_19__3_n_3;
  wire ram_reg_0_i_43__3_n_0;
  wire ram_reg_0_i_43__3_n_1;
  wire ram_reg_0_i_43__3_n_2;
  wire ram_reg_0_i_43__3_n_3;
  wire ram_reg_0_i_44__2_n_0;
  wire ram_reg_0_i_45__2_n_0;
  wire ram_reg_0_i_46__3_n_0;
  wire ram_reg_0_i_47__3_n_0;
  wire ram_reg_0_i_48__2_n_0;
  wire ram_reg_0_i_49__2_n_0;
  wire ram_reg_0_i_50__2_n_0;
  wire ram_reg_0_i_51__2_n_0;
  wire ram_reg_0_i_52__2_n_0;
  wire ram_reg_0_i_53__2_n_0;
  wire ram_reg_0_i_54__2_n_0;
  wire ram_reg_0_i_55__2_n_0;
  wire ram_reg_0_i_56__2_n_0;
  wire ram_reg_0_i_57__2_n_0;
  wire ram_reg_0_i_58__2_n_0;
  wire ram_reg_0_i_59__1_n_0;
  wire [1:0]ram_reg_5_0;
  wire [0:0]ram_reg_7_0;
  wire [1:0]ram_reg_7_1;
  wire [3:2]\NLW_p_tmp_s_reg_1416_reg[14]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1416_reg[14]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1416_reg[14]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_3__0_O_UNCONNECTED ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_19__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_43__3_O_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_5__0 
       (.I0(q0[9]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_1416[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_6__0 
       (.I0(q0[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_1416[11]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_10__0 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_1416[14]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_11__0 
       (.I0(q0[11]),
        .I1(q0[12]),
        .O(\p_tmp_s_reg_1416[14]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1416[14]_i_13__0 
       (.I0(q0[10]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_14__0 
       (.I0(q0[10]),
        .I1(q0[11]),
        .O(ram_reg_5_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_15__0 
       (.I0(q0[10]),
        .I1(Q[10]),
        .O(ram_reg_5_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_4__0 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_1416[14]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_5__0 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_1416[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_6__0 
       (.I0(q0[11]),
        .I1(q0[12]),
        .O(\p_tmp_s_reg_1416[14]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_8__0 
       (.I0(q0[14]),
        .I1(q0[15]),
        .O(\p_tmp_s_reg_1416[14]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_9__0 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_1416[14]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_2__0 
       (.I0(q0[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_1416[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_3__0 
       (.I0(q0[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_1416[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_4__0 
       (.I0(q0[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_1416[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_5__0 
       (.I0(q0[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_1416[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_2__0 
       (.I0(q0[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_1416[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_3__0 
       (.I0(q0[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_1416[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_4__0 
       (.I0(q0[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_1416[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_5__0 
       (.I0(q0[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_1416[7]_i_5__0_n_0 ));
  CARRY4 \p_tmp_s_reg_1416_reg[11]_i_1__0 
       (.CI(\p_tmp_s_reg_1416_reg[7]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_1416_reg[11]_i_1__0_n_0 ,\p_tmp_s_reg_1416_reg[11]_i_1__0_n_1 ,\p_tmp_s_reg_1416_reg[11]_i_1__0_n_2 ,\p_tmp_s_reg_1416_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_tmp_s_reg_1416_reg[11] ,Q[10],q0[9:8]}),
        .O(D[11:8]),
        .S({S,\p_tmp_s_reg_1416[11]_i_5__0_n_0 ,\p_tmp_s_reg_1416[11]_i_6__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_2__0 
       (.CI(\p_tmp_s_reg_1416_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_p_tmp_s_reg_1416_reg[14]_i_2__0_CO_UNCONNECTED [3:2],\p_tmp_s_reg_1416_reg[14]_i_2__0_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q0[12:11]}),
        .O({\NLW_p_tmp_s_reg_1416_reg[14]_i_2__0_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\p_tmp_s_reg_1416[14]_i_4__0_n_0 ,\p_tmp_s_reg_1416[14]_i_5__0_n_0 ,\p_tmp_s_reg_1416[14]_i_6__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_3__0 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_1416_reg[14]_i_3__0_CO_UNCONNECTED [3],\p_tmp_s_reg_1416_reg[14]_i_3__0_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_3__0_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,q0[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_1416_reg[14]_i_3__0_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_1416[14]_i_8__0_n_0 ,\p_tmp_s_reg_1416[14]_i_9__0_n_0 ,\p_tmp_s_reg_1416[14]_i_10__0_n_0 ,\p_tmp_s_reg_1416[14]_i_11__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1416_reg[3]_i_1__0_n_0 ,\p_tmp_s_reg_1416_reg[3]_i_1__0_n_1 ,\p_tmp_s_reg_1416_reg[3]_i_1__0_n_2 ,\p_tmp_s_reg_1416_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(D[3:0]),
        .S({\p_tmp_s_reg_1416[3]_i_2__0_n_0 ,\p_tmp_s_reg_1416[3]_i_3__0_n_0 ,\p_tmp_s_reg_1416[3]_i_4__0_n_0 ,\p_tmp_s_reg_1416[3]_i_5__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[7]_i_1__0 
       (.CI(\p_tmp_s_reg_1416_reg[3]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_1416_reg[7]_i_1__0_n_0 ,\p_tmp_s_reg_1416_reg[7]_i_1__0_n_1 ,\p_tmp_s_reg_1416_reg[7]_i_1__0_n_2 ,\p_tmp_s_reg_1416_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(D[7:4]),
        .S({\p_tmp_s_reg_1416[7]_i_2__0_n_0 ,\p_tmp_s_reg_1416[7]_i_3__0_n_0 ,\p_tmp_s_reg_1416[7]_i_4__0_n_0 ,\p_tmp_s_reg_1416[7]_i_5__0_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_i_19__3
       (.CI(ram_reg_0_i_43__3_n_0),
        .CO({ram_reg_7_0,ram_reg_0_i_19__3_n_1,ram_reg_0_i_19__3_n_2,ram_reg_0_i_19__3_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_44__2_n_0,ram_reg_0_i_45__2_n_0,ram_reg_0_i_46__3_n_0,ram_reg_0_i_47__3_n_0}),
        .O(NLW_ram_reg_0_i_19__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_48__2_n_0,ram_reg_0_i_49__2_n_0,ram_reg_0_i_50__2_n_0,ram_reg_0_i_51__2_n_0}));
  CARRY4 ram_reg_0_i_43__3
       (.CI(1'b0),
        .CO({ram_reg_0_i_43__3_n_0,ram_reg_0_i_43__3_n_1,ram_reg_0_i_43__3_n_2,ram_reg_0_i_43__3_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_52__2_n_0,ram_reg_0_i_53__2_n_0,ram_reg_0_i_54__2_n_0,ram_reg_0_i_55__2_n_0}),
        .O(NLW_ram_reg_0_i_43__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_56__2_n_0,ram_reg_0_i_57__2_n_0,ram_reg_0_i_58__2_n_0,ram_reg_0_i_59__1_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_44__2
       (.I0(q0[14]),
        .I1(ram_reg_0_i_19__3_0[14]),
        .I2(q0[15]),
        .I3(ram_reg_0_i_19__3_0[15]),
        .O(ram_reg_0_i_44__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_45__2
       (.I0(q0[12]),
        .I1(ram_reg_0_i_19__3_0[12]),
        .I2(ram_reg_0_i_19__3_0[13]),
        .I3(q0[13]),
        .O(ram_reg_0_i_45__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_46__3
       (.I0(q0[10]),
        .I1(ram_reg_0_i_19__3_0[10]),
        .I2(ram_reg_0_i_19__3_0[11]),
        .I3(q0[11]),
        .O(ram_reg_0_i_46__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_47__3
       (.I0(q0[8]),
        .I1(ram_reg_0_i_19__3_0[8]),
        .I2(ram_reg_0_i_19__3_0[9]),
        .I3(q0[9]),
        .O(ram_reg_0_i_47__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_48__2
       (.I0(q0[14]),
        .I1(ram_reg_0_i_19__3_0[14]),
        .I2(ram_reg_0_i_19__3_0[15]),
        .I3(q0[15]),
        .O(ram_reg_0_i_48__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_49__2
       (.I0(q0[12]),
        .I1(ram_reg_0_i_19__3_0[12]),
        .I2(q0[13]),
        .I3(ram_reg_0_i_19__3_0[13]),
        .O(ram_reg_0_i_49__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_50__2
       (.I0(q0[10]),
        .I1(ram_reg_0_i_19__3_0[10]),
        .I2(q0[11]),
        .I3(ram_reg_0_i_19__3_0[11]),
        .O(ram_reg_0_i_50__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_51__2
       (.I0(q0[8]),
        .I1(ram_reg_0_i_19__3_0[8]),
        .I2(q0[9]),
        .I3(ram_reg_0_i_19__3_0[9]),
        .O(ram_reg_0_i_51__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_52__2
       (.I0(q0[6]),
        .I1(ram_reg_0_i_19__3_0[6]),
        .I2(ram_reg_0_i_19__3_0[7]),
        .I3(q0[7]),
        .O(ram_reg_0_i_52__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_53__2
       (.I0(q0[4]),
        .I1(ram_reg_0_i_19__3_0[4]),
        .I2(ram_reg_0_i_19__3_0[5]),
        .I3(q0[5]),
        .O(ram_reg_0_i_53__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_54__2
       (.I0(q0[2]),
        .I1(ram_reg_0_i_19__3_0[2]),
        .I2(ram_reg_0_i_19__3_0[3]),
        .I3(q0[3]),
        .O(ram_reg_0_i_54__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_55__2
       (.I0(q0[0]),
        .I1(ram_reg_0_i_19__3_0[0]),
        .I2(ram_reg_0_i_19__3_0[1]),
        .I3(q0[1]),
        .O(ram_reg_0_i_55__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_56__2
       (.I0(q0[6]),
        .I1(ram_reg_0_i_19__3_0[6]),
        .I2(q0[7]),
        .I3(ram_reg_0_i_19__3_0[7]),
        .O(ram_reg_0_i_56__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_57__2
       (.I0(q0[4]),
        .I1(ram_reg_0_i_19__3_0[4]),
        .I2(q0[5]),
        .I3(ram_reg_0_i_19__3_0[5]),
        .O(ram_reg_0_i_57__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_58__2
       (.I0(q0[2]),
        .I1(ram_reg_0_i_19__3_0[2]),
        .I2(q0[3]),
        .I3(ram_reg_0_i_19__3_0[3]),
        .O(ram_reg_0_i_58__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_59__1
       (.I0(q0[0]),
        .I1(ram_reg_0_i_19__3_0[0]),
        .I2(q0[1]),
        .I3(ram_reg_0_i_19__3_0[1]),
        .O(ram_reg_0_i_59__1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_1[1],ram_reg_7_1,ram_reg_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_1_array" *) 
module design_1_network_0_0_network_Conv2D_1_array
   (DOADO,
    DI,
    O,
    D,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    Conv2D_1_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    CO,
    \tmp2_reg_1434_reg[15] ,
    S,
    \p_tmp_s_reg_1444_reg[11] ,
    \p_tmp_s_reg_1444_reg[14] ,
    \p_tmp_s_reg_1444_reg[14]_0 ,
    ram_reg_i_16__6);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]D;
  output [14:0]ram_reg;
  output [0:0]ram_reg_0;
  output [0:0]ram_reg_1;
  input ap_clk;
  input Conv2D_1_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [0:0]CO;
  input [14:0]\tmp2_reg_1434_reg[15] ;
  input [1:0]S;
  input [0:0]\p_tmp_s_reg_1444_reg[11] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  input [15:0]ram_reg_i_16__6;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_1_array_ce0;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]\p_tmp_s_reg_1444_reg[11] ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14] ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  wire [14:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [15:0]ram_reg_i_16__6;
  wire [14:0]\tmp2_reg_1434_reg[15] ;

  design_1_network_0_0_network_Conv2D_1_array_ram_48 network_Conv2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Conv2D_1_array_ce0(Conv2D_1_array_ce0),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_1444_reg[11] (\p_tmp_s_reg_1444_reg[11] ),
        .\p_tmp_s_reg_1444_reg[14] (\p_tmp_s_reg_1444_reg[14] ),
        .\p_tmp_s_reg_1444_reg[14]_0 (\p_tmp_s_reg_1444_reg[14]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_i_16__6_0(ram_reg_i_16__6),
        .\tmp2_reg_1434_reg[15] (\tmp2_reg_1434_reg[15] ));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_1_array" *) 
module design_1_network_0_0_network_Conv2D_1_array_2
   (DOADO,
    ap_clk,
    UpSampling2D_0_array_ce0,
    ADDRARDADDR,
    ram_reg,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input UpSampling2D_0_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]ram_reg;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire UpSampling2D_0_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg;

  design_1_network_0_0_network_Conv2D_1_array_ram network_Conv2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .UpSampling2D_0_array_ce0(UpSampling2D_0_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_1_array_ram" *) 
module design_1_network_0_0_network_Conv2D_1_array_ram
   (DOADO,
    ap_clk,
    UpSampling2D_0_array_ce0,
    ADDRARDADDR,
    ram_reg_0,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input UpSampling2D_0_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]ram_reg_0;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire UpSampling2D_0_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "25088" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:16],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_1_array_ram" *) 
module design_1_network_0_0_network_Conv2D_1_array_ram_48
   (DOADO,
    DI,
    O,
    D,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    Conv2D_1_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    CO,
    \tmp2_reg_1434_reg[15] ,
    S,
    \p_tmp_s_reg_1444_reg[11] ,
    \p_tmp_s_reg_1444_reg[14] ,
    \p_tmp_s_reg_1444_reg[14]_0 ,
    ram_reg_i_16__6_0);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]D;
  output [14:0]ram_reg_0;
  output [0:0]ram_reg_1;
  output [0:0]ram_reg_2;
  input ap_clk;
  input Conv2D_1_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [0:0]CO;
  input [14:0]\tmp2_reg_1434_reg[15] ;
  input [1:0]S;
  input [0:0]\p_tmp_s_reg_1444_reg[11] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  input [15:0]ram_reg_i_16__6_0;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_1_array_ce0;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire \p_tmp_s_reg_1444[11]_i_3_n_0 ;
  wire \p_tmp_s_reg_1444[11]_i_4_n_0 ;
  wire \p_tmp_s_reg_1444[11]_i_5_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_10_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_11_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_12_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_5_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_6_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_9_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_2_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_3_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_4_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_5_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_2_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_3_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_4_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_5_n_0 ;
  wire [0:0]\p_tmp_s_reg_1444_reg[11] ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1_n_0 ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1_n_1 ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1_n_2 ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1_n_3 ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14] ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_2_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_2_n_3 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_3_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_3_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_3_n_3 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1_n_0 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1_n_1 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1_n_2 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1_n_3 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1_n_0 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1_n_1 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1_n_2 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1_n_3 ;
  wire [14:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:0]ram_reg_i_16__6_0;
  wire ram_reg_i_16__6_n_1;
  wire ram_reg_i_16__6_n_2;
  wire ram_reg_i_16__6_n_3;
  wire ram_reg_i_34__2_n_0;
  wire ram_reg_i_34__2_n_1;
  wire ram_reg_i_34__2_n_2;
  wire ram_reg_i_34__2_n_3;
  wire ram_reg_i_35__2_n_0;
  wire ram_reg_i_36__3_n_0;
  wire ram_reg_i_37__1_n_0;
  wire ram_reg_i_38__0_n_0;
  wire ram_reg_i_39__0_n_0;
  wire ram_reg_i_40__1_n_0;
  wire ram_reg_i_41__1_n_0;
  wire ram_reg_i_42__1_n_0;
  wire ram_reg_i_43__3_n_0;
  wire ram_reg_i_44__2_n_0;
  wire ram_reg_i_45__4_n_0;
  wire ram_reg_i_46__3_n_0;
  wire ram_reg_i_47__4_n_0;
  wire ram_reg_i_48__3_n_0;
  wire ram_reg_i_49__4_n_0;
  wire ram_reg_i_50__3_n_0;
  wire \tmp2_reg_1434[11]_i_2_n_0 ;
  wire \tmp2_reg_1434[11]_i_3_n_0 ;
  wire \tmp2_reg_1434[11]_i_4_n_0 ;
  wire \tmp2_reg_1434[11]_i_5_n_0 ;
  wire \tmp2_reg_1434[15]_i_4_n_0 ;
  wire \tmp2_reg_1434[15]_i_5_n_0 ;
  wire \tmp2_reg_1434[3]_i_2_n_0 ;
  wire \tmp2_reg_1434[3]_i_3_n_0 ;
  wire \tmp2_reg_1434[3]_i_4_n_0 ;
  wire \tmp2_reg_1434[3]_i_5_n_0 ;
  wire \tmp2_reg_1434[7]_i_2_n_0 ;
  wire \tmp2_reg_1434[7]_i_3_n_0 ;
  wire \tmp2_reg_1434[7]_i_4_n_0 ;
  wire \tmp2_reg_1434[7]_i_5_n_0 ;
  wire \tmp2_reg_1434_reg[11]_i_1_n_0 ;
  wire \tmp2_reg_1434_reg[11]_i_1_n_1 ;
  wire \tmp2_reg_1434_reg[11]_i_1_n_2 ;
  wire \tmp2_reg_1434_reg[11]_i_1_n_3 ;
  wire [14:0]\tmp2_reg_1434_reg[15] ;
  wire \tmp2_reg_1434_reg[15]_i_1_n_1 ;
  wire \tmp2_reg_1434_reg[15]_i_1_n_2 ;
  wire \tmp2_reg_1434_reg[15]_i_1_n_3 ;
  wire \tmp2_reg_1434_reg[3]_i_1_n_0 ;
  wire \tmp2_reg_1434_reg[3]_i_1_n_1 ;
  wire \tmp2_reg_1434_reg[3]_i_1_n_2 ;
  wire \tmp2_reg_1434_reg[3]_i_1_n_3 ;
  wire \tmp2_reg_1434_reg[7]_i_1_n_0 ;
  wire \tmp2_reg_1434_reg[7]_i_1_n_1 ;
  wire \tmp2_reg_1434_reg[7]_i_1_n_2 ;
  wire \tmp2_reg_1434_reg[7]_i_1_n_3 ;
  wire [3:2]\NLW_p_tmp_s_reg_1444_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1444_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1444_reg[14]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_3_O_UNCONNECTED ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_16__6_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_34__2_O_UNCONNECTED;
  wire [3:3]\NLW_tmp2_reg_1434_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_3 
       (.I0(DOADO[10]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_1444[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_4 
       (.I0(DOADO[9]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_1444[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_5 
       (.I0(DOADO[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_1444[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_10 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_1444[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_11 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_1444[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_12 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\p_tmp_s_reg_1444[14]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1444[14]_i_14 
       (.I0(DOADO[11]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_15 
       (.I0(DOADO[11]),
        .I1(Q[10]),
        .O(ram_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_5 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_1444[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_6 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_1444[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_9 
       (.I0(DOADO[14]),
        .I1(DOADO[15]),
        .O(\p_tmp_s_reg_1444[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_2 
       (.I0(DOADO[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_1444[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_3 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_1444[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_4 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_1444[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_5 
       (.I0(DOADO[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_1444[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_2 
       (.I0(DOADO[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_1444[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_3 
       (.I0(DOADO[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_1444[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_4 
       (.I0(DOADO[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_1444[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_5 
       (.I0(DOADO[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_1444[7]_i_5_n_0 ));
  CARRY4 \p_tmp_s_reg_1444_reg[11]_i_1 
       (.CI(\p_tmp_s_reg_1444_reg[7]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_1444_reg[11]_i_1_n_0 ,\p_tmp_s_reg_1444_reg[11]_i_1_n_1 ,\p_tmp_s_reg_1444_reg[11]_i_1_n_2 ,\p_tmp_s_reg_1444_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[10],DOADO[10:8]}),
        .O(ram_reg_0[11:8]),
        .S({\p_tmp_s_reg_1444_reg[11] ,\p_tmp_s_reg_1444[11]_i_3_n_0 ,\p_tmp_s_reg_1444[11]_i_4_n_0 ,\p_tmp_s_reg_1444[11]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_2 
       (.CI(\p_tmp_s_reg_1444_reg[11]_i_1_n_0 ),
        .CO({\NLW_p_tmp_s_reg_1444_reg[14]_i_2_CO_UNCONNECTED [3:2],\p_tmp_s_reg_1444_reg[14]_i_2_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DOADO[12],\p_tmp_s_reg_1444_reg[14] }),
        .O({\NLW_p_tmp_s_reg_1444_reg[14]_i_2_O_UNCONNECTED [3],ram_reg_0[14:12]}),
        .S({1'b0,\p_tmp_s_reg_1444[14]_i_5_n_0 ,\p_tmp_s_reg_1444[14]_i_6_n_0 ,\p_tmp_s_reg_1444_reg[14]_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_3 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_1444_reg[14]_i_3_CO_UNCONNECTED [3],\p_tmp_s_reg_1444_reg[14]_i_3_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_3_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_1444_reg[14]_i_3_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_1444[14]_i_9_n_0 ,\p_tmp_s_reg_1444[14]_i_10_n_0 ,\p_tmp_s_reg_1444[14]_i_11_n_0 ,\p_tmp_s_reg_1444[14]_i_12_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1444_reg[3]_i_1_n_0 ,\p_tmp_s_reg_1444_reg[3]_i_1_n_1 ,\p_tmp_s_reg_1444_reg[3]_i_1_n_2 ,\p_tmp_s_reg_1444_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(ram_reg_0[3:0]),
        .S({\p_tmp_s_reg_1444[3]_i_2_n_0 ,\p_tmp_s_reg_1444[3]_i_3_n_0 ,\p_tmp_s_reg_1444[3]_i_4_n_0 ,\p_tmp_s_reg_1444[3]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[7]_i_1 
       (.CI(\p_tmp_s_reg_1444_reg[3]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_1444_reg[7]_i_1_n_0 ,\p_tmp_s_reg_1444_reg[7]_i_1_n_1 ,\p_tmp_s_reg_1444_reg[7]_i_1_n_2 ,\p_tmp_s_reg_1444_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(ram_reg_0[7:4]),
        .S({\p_tmp_s_reg_1444[7]_i_2_n_0 ,\p_tmp_s_reg_1444[7]_i_3_n_0 ,\p_tmp_s_reg_1444[7]_i_4_n_0 ,\p_tmp_s_reg_1444[7]_i_5_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "25088" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:16],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_i_16__6
       (.CI(ram_reg_i_34__2_n_0),
        .CO({ram_reg_1,ram_reg_i_16__6_n_1,ram_reg_i_16__6_n_2,ram_reg_i_16__6_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_35__2_n_0,ram_reg_i_36__3_n_0,ram_reg_i_37__1_n_0,ram_reg_i_38__0_n_0}),
        .O(NLW_ram_reg_i_16__6_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_39__0_n_0,ram_reg_i_40__1_n_0,ram_reg_i_41__1_n_0,ram_reg_i_42__1_n_0}));
  CARRY4 ram_reg_i_34__2
       (.CI(1'b0),
        .CO({ram_reg_i_34__2_n_0,ram_reg_i_34__2_n_1,ram_reg_i_34__2_n_2,ram_reg_i_34__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_43__3_n_0,ram_reg_i_44__2_n_0,ram_reg_i_45__4_n_0,ram_reg_i_46__3_n_0}),
        .O(NLW_ram_reg_i_34__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_47__4_n_0,ram_reg_i_48__3_n_0,ram_reg_i_49__4_n_0,ram_reg_i_50__3_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_35__2
       (.I0(DOADO[14]),
        .I1(ram_reg_i_16__6_0[14]),
        .I2(DOADO[15]),
        .I3(ram_reg_i_16__6_0[15]),
        .O(ram_reg_i_35__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_36__3
       (.I0(DOADO[12]),
        .I1(ram_reg_i_16__6_0[12]),
        .I2(ram_reg_i_16__6_0[13]),
        .I3(DOADO[13]),
        .O(ram_reg_i_36__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_37__1
       (.I0(DOADO[10]),
        .I1(ram_reg_i_16__6_0[10]),
        .I2(ram_reg_i_16__6_0[11]),
        .I3(DOADO[11]),
        .O(ram_reg_i_37__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_38__0
       (.I0(DOADO[8]),
        .I1(ram_reg_i_16__6_0[8]),
        .I2(ram_reg_i_16__6_0[9]),
        .I3(DOADO[9]),
        .O(ram_reg_i_38__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_39__0
       (.I0(DOADO[14]),
        .I1(ram_reg_i_16__6_0[14]),
        .I2(ram_reg_i_16__6_0[15]),
        .I3(DOADO[15]),
        .O(ram_reg_i_39__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_40__1
       (.I0(DOADO[12]),
        .I1(ram_reg_i_16__6_0[12]),
        .I2(DOADO[13]),
        .I3(ram_reg_i_16__6_0[13]),
        .O(ram_reg_i_40__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_41__1
       (.I0(DOADO[10]),
        .I1(ram_reg_i_16__6_0[10]),
        .I2(DOADO[11]),
        .I3(ram_reg_i_16__6_0[11]),
        .O(ram_reg_i_41__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_42__1
       (.I0(DOADO[8]),
        .I1(ram_reg_i_16__6_0[8]),
        .I2(DOADO[9]),
        .I3(ram_reg_i_16__6_0[9]),
        .O(ram_reg_i_42__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_43__3
       (.I0(DOADO[6]),
        .I1(ram_reg_i_16__6_0[6]),
        .I2(ram_reg_i_16__6_0[7]),
        .I3(DOADO[7]),
        .O(ram_reg_i_43__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_44__2
       (.I0(DOADO[4]),
        .I1(ram_reg_i_16__6_0[4]),
        .I2(ram_reg_i_16__6_0[5]),
        .I3(DOADO[5]),
        .O(ram_reg_i_44__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_45__4
       (.I0(DOADO[2]),
        .I1(ram_reg_i_16__6_0[2]),
        .I2(ram_reg_i_16__6_0[3]),
        .I3(DOADO[3]),
        .O(ram_reg_i_45__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_46__3
       (.I0(DOADO[0]),
        .I1(ram_reg_i_16__6_0[0]),
        .I2(ram_reg_i_16__6_0[1]),
        .I3(DOADO[1]),
        .O(ram_reg_i_46__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_47__4
       (.I0(DOADO[6]),
        .I1(ram_reg_i_16__6_0[6]),
        .I2(DOADO[7]),
        .I3(ram_reg_i_16__6_0[7]),
        .O(ram_reg_i_47__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_48__3
       (.I0(DOADO[4]),
        .I1(ram_reg_i_16__6_0[4]),
        .I2(DOADO[5]),
        .I3(ram_reg_i_16__6_0[5]),
        .O(ram_reg_i_48__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_49__4
       (.I0(DOADO[2]),
        .I1(ram_reg_i_16__6_0[2]),
        .I2(DOADO[3]),
        .I3(ram_reg_i_16__6_0[3]),
        .O(ram_reg_i_49__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_50__3
       (.I0(DOADO[0]),
        .I1(ram_reg_i_16__6_0[0]),
        .I2(DOADO[1]),
        .I3(ram_reg_i_16__6_0[1]),
        .O(ram_reg_i_50__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_2 
       (.I0(DOADO[11]),
        .I1(\tmp2_reg_1434_reg[15] [11]),
        .O(\tmp2_reg_1434[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_3 
       (.I0(DOADO[10]),
        .I1(\tmp2_reg_1434_reg[15] [10]),
        .O(\tmp2_reg_1434[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_4 
       (.I0(DOADO[9]),
        .I1(\tmp2_reg_1434_reg[15] [9]),
        .O(\tmp2_reg_1434[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_5 
       (.I0(DOADO[8]),
        .I1(\tmp2_reg_1434_reg[15] [8]),
        .O(\tmp2_reg_1434[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_4 
       (.I0(DOADO[13]),
        .I1(\tmp2_reg_1434_reg[15] [13]),
        .O(\tmp2_reg_1434[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_5 
       (.I0(DOADO[12]),
        .I1(\tmp2_reg_1434_reg[15] [12]),
        .O(\tmp2_reg_1434[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_2 
       (.I0(DOADO[3]),
        .I1(\tmp2_reg_1434_reg[15] [3]),
        .O(\tmp2_reg_1434[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_3 
       (.I0(DOADO[2]),
        .I1(\tmp2_reg_1434_reg[15] [2]),
        .O(\tmp2_reg_1434[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_4 
       (.I0(DOADO[1]),
        .I1(\tmp2_reg_1434_reg[15] [1]),
        .O(\tmp2_reg_1434[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\tmp2_reg_1434_reg[15] [0]),
        .O(\tmp2_reg_1434[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\tmp2_reg_1434_reg[15] [7]),
        .O(\tmp2_reg_1434[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_3 
       (.I0(DOADO[6]),
        .I1(\tmp2_reg_1434_reg[15] [6]),
        .O(\tmp2_reg_1434[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_4 
       (.I0(DOADO[5]),
        .I1(\tmp2_reg_1434_reg[15] [5]),
        .O(\tmp2_reg_1434[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_5 
       (.I0(DOADO[4]),
        .I1(\tmp2_reg_1434_reg[15] [4]),
        .O(\tmp2_reg_1434[7]_i_5_n_0 ));
  CARRY4 \tmp2_reg_1434_reg[11]_i_1 
       (.CI(\tmp2_reg_1434_reg[7]_i_1_n_0 ),
        .CO({\tmp2_reg_1434_reg[11]_i_1_n_0 ,\tmp2_reg_1434_reg[11]_i_1_n_1 ,\tmp2_reg_1434_reg[11]_i_1_n_2 ,\tmp2_reg_1434_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(D[11:8]),
        .S({\tmp2_reg_1434[11]_i_2_n_0 ,\tmp2_reg_1434[11]_i_3_n_0 ,\tmp2_reg_1434[11]_i_4_n_0 ,\tmp2_reg_1434[11]_i_5_n_0 }));
  CARRY4 \tmp2_reg_1434_reg[15]_i_1 
       (.CI(\tmp2_reg_1434_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp2_reg_1434_reg[15]_i_1_CO_UNCONNECTED [3],\tmp2_reg_1434_reg[15]_i_1_n_1 ,\tmp2_reg_1434_reg[15]_i_1_n_2 ,\tmp2_reg_1434_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp2_reg_1434_reg[15] [14],DOADO[13:12]}),
        .O(D[15:12]),
        .S({S,\tmp2_reg_1434[15]_i_4_n_0 ,\tmp2_reg_1434[15]_i_5_n_0 }));
  CARRY4 \tmp2_reg_1434_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_1434_reg[3]_i_1_n_0 ,\tmp2_reg_1434_reg[3]_i_1_n_1 ,\tmp2_reg_1434_reg[3]_i_1_n_2 ,\tmp2_reg_1434_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(D[3:0]),
        .S({\tmp2_reg_1434[3]_i_2_n_0 ,\tmp2_reg_1434[3]_i_3_n_0 ,\tmp2_reg_1434[3]_i_4_n_0 ,\tmp2_reg_1434[3]_i_5_n_0 }));
  CARRY4 \tmp2_reg_1434_reg[7]_i_1 
       (.CI(\tmp2_reg_1434_reg[3]_i_1_n_0 ),
        .CO({\tmp2_reg_1434_reg[7]_i_1_n_0 ,\tmp2_reg_1434_reg[7]_i_1_n_1 ,\tmp2_reg_1434_reg[7]_i_1_n_2 ,\tmp2_reg_1434_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(D[7:4]),
        .S({\tmp2_reg_1434[7]_i_2_n_0 ,\tmp2_reg_1434[7]_i_3_n_0 ,\tmp2_reg_1434[7]_i_4_n_0 ,\tmp2_reg_1434[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_4_array" *) 
module design_1_network_0_0_network_Conv2D_4_array
   (D,
    ram_reg,
    O,
    \tmp_55_reg_1277_reg[14] ,
    \tmp_11_reg_1553_reg[8] ,
    ap_clk,
    Conv2D_4_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    S,
    ram_reg_i_30__3,
    ram_reg_i_30__3_0);
  output [15:0]D;
  output [14:0]ram_reg;
  output [0:0]O;
  output [15:0]\tmp_55_reg_1277_reg[14] ;
  output [6:0]\tmp_11_reg_1553_reg[8] ;
  input ap_clk;
  input Conv2D_4_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [14:0]Q;
  input [1:0]S;
  input [7:0]ram_reg_i_30__3;
  input [7:0]ram_reg_i_30__3_0;

  wire [9:0]ADDRARDADDR;
  wire Conv2D_4_array_ce0;
  wire [15:0]D;
  wire [15:0]DIADI;
  wire [0:0]O;
  wire [14:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [14:0]ram_reg;
  wire [7:0]ram_reg_i_30__3;
  wire [7:0]ram_reg_i_30__3_0;
  wire [6:0]\tmp_11_reg_1553_reg[8] ;
  wire [15:0]\tmp_55_reg_1277_reg[14] ;

  design_1_network_0_0_network_Conv2D_4_array_ram network_Conv2D_4_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Conv2D_4_array_ce0(Conv2D_4_array_ce0),
        .D(D),
        .DIADI(DIADI),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_i_30__3_0(ram_reg_i_30__3),
        .ram_reg_i_30__3_1(ram_reg_i_30__3_0),
        .\tmp_11_reg_1553_reg[8] (\tmp_11_reg_1553_reg[8] ),
        .\tmp_55_reg_1277_reg[14] (\tmp_55_reg_1277_reg[14] ));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_4_array_ram" *) 
module design_1_network_0_0_network_Conv2D_4_array_ram
   (D,
    ram_reg_0,
    O,
    \tmp_55_reg_1277_reg[14] ,
    \tmp_11_reg_1553_reg[8] ,
    ap_clk,
    Conv2D_4_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    S,
    ram_reg_i_30__3_0,
    ram_reg_i_30__3_1);
  output [15:0]D;
  output [14:0]ram_reg_0;
  output [0:0]O;
  output [15:0]\tmp_55_reg_1277_reg[14] ;
  output [6:0]\tmp_11_reg_1553_reg[8] ;
  input ap_clk;
  input Conv2D_4_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [14:0]Q;
  input [1:0]S;
  input [7:0]ram_reg_i_30__3_0;
  input [7:0]ram_reg_i_30__3_1;

  wire [9:0]ADDRARDADDR;
  wire Conv2D_4_array_ce0;
  wire [15:0]D;
  wire [15:0]DIADI;
  wire [0:0]O;
  wire [14:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire \p_tmp_s_reg_1407[12]_i_2_n_0 ;
  wire \p_tmp_s_reg_1407[12]_i_3_n_0 ;
  wire \p_tmp_s_reg_1407[12]_i_4_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_11_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_12_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_13_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_14_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_4_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_5_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_7_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_8_n_0 ;
  wire \p_tmp_s_reg_1407[14]_i_9_n_0 ;
  wire \p_tmp_s_reg_1407[1]_i_2_n_0 ;
  wire \p_tmp_s_reg_1407[1]_i_3_n_0 ;
  wire \p_tmp_s_reg_1407[4]_i_2_n_0 ;
  wire \p_tmp_s_reg_1407[4]_i_3_n_0 ;
  wire \p_tmp_s_reg_1407[8]_i_2_n_0 ;
  wire \p_tmp_s_reg_1407_reg[12]_i_1_n_0 ;
  wire \p_tmp_s_reg_1407_reg[12]_i_1_n_1 ;
  wire \p_tmp_s_reg_1407_reg[12]_i_1_n_2 ;
  wire \p_tmp_s_reg_1407_reg[12]_i_1_n_3 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_10_n_0 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_10_n_1 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_10_n_2 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_10_n_3 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_2_n_3 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_3_n_2 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_3_n_3 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_6_n_0 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_6_n_1 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_6_n_2 ;
  wire \p_tmp_s_reg_1407_reg[14]_i_6_n_3 ;
  wire \p_tmp_s_reg_1407_reg[1]_i_1_n_0 ;
  wire \p_tmp_s_reg_1407_reg[1]_i_1_n_1 ;
  wire \p_tmp_s_reg_1407_reg[1]_i_1_n_2 ;
  wire \p_tmp_s_reg_1407_reg[1]_i_1_n_3 ;
  wire \p_tmp_s_reg_1407_reg[4]_i_1_n_0 ;
  wire \p_tmp_s_reg_1407_reg[4]_i_1_n_1 ;
  wire \p_tmp_s_reg_1407_reg[4]_i_1_n_2 ;
  wire \p_tmp_s_reg_1407_reg[4]_i_1_n_3 ;
  wire \p_tmp_s_reg_1407_reg[8]_i_1_n_0 ;
  wire \p_tmp_s_reg_1407_reg[8]_i_1_n_1 ;
  wire \p_tmp_s_reg_1407_reg[8]_i_1_n_2 ;
  wire \p_tmp_s_reg_1407_reg[8]_i_1_n_3 ;
  wire [14:0]ram_reg_0;
  wire [7:0]ram_reg_i_30__3_0;
  wire [7:0]ram_reg_i_30__3_1;
  wire ram_reg_i_30__3_n_1;
  wire ram_reg_i_30__3_n_2;
  wire ram_reg_i_30__3_n_3;
  wire ram_reg_i_31__4_n_0;
  wire ram_reg_i_31__4_n_1;
  wire ram_reg_i_31__4_n_2;
  wire ram_reg_i_31__4_n_3;
  wire ram_reg_i_37__4_n_0;
  wire ram_reg_i_38__3_n_0;
  wire ram_reg_i_39__4_n_0;
  wire ram_reg_i_40__4_n_0;
  wire ram_reg_i_41__5_n_0;
  wire ram_reg_i_42__4_n_0;
  wire ram_reg_i_43__4_n_0;
  wire \tmp2_reg_1397[11]_i_2_n_0 ;
  wire \tmp2_reg_1397[11]_i_3_n_0 ;
  wire \tmp2_reg_1397[11]_i_4_n_0 ;
  wire \tmp2_reg_1397[11]_i_5_n_0 ;
  wire \tmp2_reg_1397[15]_i_4_n_0 ;
  wire \tmp2_reg_1397[15]_i_5_n_0 ;
  wire \tmp2_reg_1397[3]_i_2_n_0 ;
  wire \tmp2_reg_1397[3]_i_3_n_0 ;
  wire \tmp2_reg_1397[3]_i_4_n_0 ;
  wire \tmp2_reg_1397[3]_i_5_n_0 ;
  wire \tmp2_reg_1397[7]_i_2_n_0 ;
  wire \tmp2_reg_1397[7]_i_3_n_0 ;
  wire \tmp2_reg_1397[7]_i_4_n_0 ;
  wire \tmp2_reg_1397[7]_i_5_n_0 ;
  wire \tmp2_reg_1397_reg[11]_i_1_n_0 ;
  wire \tmp2_reg_1397_reg[11]_i_1_n_1 ;
  wire \tmp2_reg_1397_reg[11]_i_1_n_2 ;
  wire \tmp2_reg_1397_reg[11]_i_1_n_3 ;
  wire \tmp2_reg_1397_reg[15]_i_1_n_1 ;
  wire \tmp2_reg_1397_reg[15]_i_1_n_2 ;
  wire \tmp2_reg_1397_reg[15]_i_1_n_3 ;
  wire \tmp2_reg_1397_reg[3]_i_1_n_0 ;
  wire \tmp2_reg_1397_reg[3]_i_1_n_1 ;
  wire \tmp2_reg_1397_reg[3]_i_1_n_2 ;
  wire \tmp2_reg_1397_reg[3]_i_1_n_3 ;
  wire \tmp2_reg_1397_reg[7]_i_1_n_0 ;
  wire \tmp2_reg_1397_reg[7]_i_1_n_1 ;
  wire \tmp2_reg_1397_reg[7]_i_1_n_2 ;
  wire \tmp2_reg_1397_reg[7]_i_1_n_3 ;
  wire [6:0]\tmp_11_reg_1553_reg[8] ;
  wire [2:2]tmp_15_fu_1351_p2;
  wire [15:0]\tmp_55_reg_1277_reg[14] ;
  wire [3:0]\NLW_p_tmp_s_reg_1407_reg[14]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_p_tmp_s_reg_1407_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_tmp_s_reg_1407_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_p_tmp_s_reg_1407_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1407_reg[14]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_1407_reg[14]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_p_tmp_s_reg_1407_reg[1]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_tmp_s_reg_1407_reg[4]_i_1_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_30__3_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_31__4_O_UNCONNECTED;
  wire [3:3]\NLW_tmp2_reg_1397_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    \p_tmp_s_reg_1407[0]_i_1 
       (.I0(O),
        .I1(D[0]),
        .O(ram_reg_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[12]_i_2 
       (.I0(D[12]),
        .O(\p_tmp_s_reg_1407[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[12]_i_3 
       (.I0(D[11]),
        .O(\p_tmp_s_reg_1407[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[12]_i_4 
       (.I0(D[9]),
        .O(\p_tmp_s_reg_1407[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_11 
       (.I0(D[12]),
        .O(\p_tmp_s_reg_1407[14]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_12 
       (.I0(D[11]),
        .O(\p_tmp_s_reg_1407[14]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_13 
       (.I0(D[9]),
        .O(\p_tmp_s_reg_1407[14]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_14 
       (.I0(D[8]),
        .O(\p_tmp_s_reg_1407[14]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_4 
       (.I0(D[14]),
        .O(\p_tmp_s_reg_1407[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_5 
       (.I0(D[13]),
        .O(\p_tmp_s_reg_1407[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_7 
       (.I0(D[15]),
        .O(\p_tmp_s_reg_1407[14]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_8 
       (.I0(D[14]),
        .O(\p_tmp_s_reg_1407[14]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[14]_i_9 
       (.I0(D[13]),
        .O(\p_tmp_s_reg_1407[14]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[1]_i_2 
       (.I0(D[3]),
        .O(\p_tmp_s_reg_1407[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[1]_i_3 
       (.I0(D[1]),
        .O(\p_tmp_s_reg_1407[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[4]_i_2 
       (.I0(D[3]),
        .O(\p_tmp_s_reg_1407[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[4]_i_3 
       (.I0(D[1]),
        .O(\p_tmp_s_reg_1407[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1407[8]_i_2 
       (.I0(D[8]),
        .O(\p_tmp_s_reg_1407[8]_i_2_n_0 ));
  CARRY4 \p_tmp_s_reg_1407_reg[12]_i_1 
       (.CI(\p_tmp_s_reg_1407_reg[8]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_1407_reg[12]_i_1_n_0 ,\p_tmp_s_reg_1407_reg[12]_i_1_n_1 ,\p_tmp_s_reg_1407_reg[12]_i_1_n_2 ,\p_tmp_s_reg_1407_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({D[12:11],1'b0,D[9]}),
        .O(ram_reg_0[12:9]),
        .S({\p_tmp_s_reg_1407[12]_i_2_n_0 ,\p_tmp_s_reg_1407[12]_i_3_n_0 ,D[10],\p_tmp_s_reg_1407[12]_i_4_n_0 }));
  CARRY4 \p_tmp_s_reg_1407_reg[14]_i_10 
       (.CI(\p_tmp_s_reg_1407_reg[1]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_1407_reg[14]_i_10_n_0 ,\p_tmp_s_reg_1407_reg[14]_i_10_n_1 ,\p_tmp_s_reg_1407_reg[14]_i_10_n_2 ,\p_tmp_s_reg_1407_reg[14]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({D[8],1'b0,1'b0,1'b0}),
        .O(\NLW_p_tmp_s_reg_1407_reg[14]_i_10_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1407[14]_i_14_n_0 ,D[7:5]}));
  CARRY4 \p_tmp_s_reg_1407_reg[14]_i_2 
       (.CI(\p_tmp_s_reg_1407_reg[12]_i_1_n_0 ),
        .CO({\NLW_p_tmp_s_reg_1407_reg[14]_i_2_CO_UNCONNECTED [3:1],\p_tmp_s_reg_1407_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,D[13]}),
        .O({\NLW_p_tmp_s_reg_1407_reg[14]_i_2_O_UNCONNECTED [3:2],ram_reg_0[14:13]}),
        .S({1'b0,1'b0,\p_tmp_s_reg_1407[14]_i_4_n_0 ,\p_tmp_s_reg_1407[14]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_1407_reg[14]_i_3 
       (.CI(\p_tmp_s_reg_1407_reg[14]_i_6_n_0 ),
        .CO({\NLW_p_tmp_s_reg_1407_reg[14]_i_3_CO_UNCONNECTED [3:2],\p_tmp_s_reg_1407_reg[14]_i_3_n_2 ,\p_tmp_s_reg_1407_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[14:13]}),
        .O({\NLW_p_tmp_s_reg_1407_reg[14]_i_3_O_UNCONNECTED [3],O,\NLW_p_tmp_s_reg_1407_reg[14]_i_3_O_UNCONNECTED [1:0]}),
        .S({1'b0,\p_tmp_s_reg_1407[14]_i_7_n_0 ,\p_tmp_s_reg_1407[14]_i_8_n_0 ,\p_tmp_s_reg_1407[14]_i_9_n_0 }));
  CARRY4 \p_tmp_s_reg_1407_reg[14]_i_6 
       (.CI(\p_tmp_s_reg_1407_reg[14]_i_10_n_0 ),
        .CO({\p_tmp_s_reg_1407_reg[14]_i_6_n_0 ,\p_tmp_s_reg_1407_reg[14]_i_6_n_1 ,\p_tmp_s_reg_1407_reg[14]_i_6_n_2 ,\p_tmp_s_reg_1407_reg[14]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({D[12:11],1'b0,D[9]}),
        .O(\NLW_p_tmp_s_reg_1407_reg[14]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_1407[14]_i_11_n_0 ,\p_tmp_s_reg_1407[14]_i_12_n_0 ,D[10],\p_tmp_s_reg_1407[14]_i_13_n_0 }));
  CARRY4 \p_tmp_s_reg_1407_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1407_reg[1]_i_1_n_0 ,\p_tmp_s_reg_1407_reg[1]_i_1_n_1 ,\p_tmp_s_reg_1407_reg[1]_i_1_n_2 ,\p_tmp_s_reg_1407_reg[1]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI({1'b0,D[3],1'b0,D[1]}),
        .O({\NLW_p_tmp_s_reg_1407_reg[1]_i_1_O_UNCONNECTED [3:1],ram_reg_0[1]}),
        .S({D[4],\p_tmp_s_reg_1407[1]_i_2_n_0 ,D[2],\p_tmp_s_reg_1407[1]_i_3_n_0 }));
  CARRY4 \p_tmp_s_reg_1407_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1407_reg[4]_i_1_n_0 ,\p_tmp_s_reg_1407_reg[4]_i_1_n_1 ,\p_tmp_s_reg_1407_reg[4]_i_1_n_2 ,\p_tmp_s_reg_1407_reg[4]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI({1'b0,D[3],1'b0,D[1]}),
        .O({ram_reg_0[4:2],\NLW_p_tmp_s_reg_1407_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({D[4],\p_tmp_s_reg_1407[4]_i_2_n_0 ,D[2],\p_tmp_s_reg_1407[4]_i_3_n_0 }));
  CARRY4 \p_tmp_s_reg_1407_reg[8]_i_1 
       (.CI(\p_tmp_s_reg_1407_reg[4]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_1407_reg[8]_i_1_n_0 ,\p_tmp_s_reg_1407_reg[8]_i_1_n_1 ,\p_tmp_s_reg_1407_reg[8]_i_1_n_2 ,\p_tmp_s_reg_1407_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({D[8],1'b0,1'b0,1'b0}),
        .O(ram_reg_0[8:5]),
        .S({\p_tmp_s_reg_1407[8]_i_2_n_0 ,D[7:5]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Conv2D_4_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_i_30__3
       (.CI(ram_reg_i_31__4_n_0),
        .CO({NLW_ram_reg_i_30__3_CO_UNCONNECTED[3],ram_reg_i_30__3_n_1,ram_reg_i_30__3_n_2,ram_reg_i_30__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_i_30__3_0[6:4]}),
        .O(\tmp_11_reg_1553_reg[8] [6:3]),
        .S({ram_reg_i_37__4_n_0,ram_reg_i_38__3_n_0,ram_reg_i_39__4_n_0,ram_reg_i_40__4_n_0}));
  CARRY4 ram_reg_i_31__4
       (.CI(1'b0),
        .CO({ram_reg_i_31__4_n_0,ram_reg_i_31__4_n_1,ram_reg_i_31__4_n_2,ram_reg_i_31__4_n_3}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_30__3_0[3:0]),
        .O({\tmp_11_reg_1553_reg[8] [2:0],NLW_ram_reg_i_31__4_O_UNCONNECTED[0]}),
        .S({ram_reg_i_41__5_n_0,ram_reg_i_42__4_n_0,ram_reg_i_43__4_n_0,tmp_15_fu_1351_p2}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37__4
       (.I0(ram_reg_i_30__3_0[7]),
        .I1(ram_reg_i_30__3_1[7]),
        .O(ram_reg_i_37__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_38__3
       (.I0(ram_reg_i_30__3_0[6]),
        .I1(ram_reg_i_30__3_1[6]),
        .O(ram_reg_i_38__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_39__4
       (.I0(ram_reg_i_30__3_0[5]),
        .I1(ram_reg_i_30__3_1[5]),
        .O(ram_reg_i_39__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40__4
       (.I0(ram_reg_i_30__3_0[4]),
        .I1(ram_reg_i_30__3_1[4]),
        .O(ram_reg_i_40__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41__5
       (.I0(ram_reg_i_30__3_0[3]),
        .I1(ram_reg_i_30__3_1[3]),
        .O(ram_reg_i_41__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_42__4
       (.I0(ram_reg_i_30__3_0[2]),
        .I1(ram_reg_i_30__3_1[2]),
        .O(ram_reg_i_42__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_43__4
       (.I0(ram_reg_i_30__3_0[1]),
        .I1(ram_reg_i_30__3_1[1]),
        .O(ram_reg_i_43__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_44__4
       (.I0(ram_reg_i_30__3_0[0]),
        .I1(ram_reg_i_30__3_1[0]),
        .O(tmp_15_fu_1351_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[11]_i_2 
       (.I0(D[11]),
        .I1(Q[11]),
        .O(\tmp2_reg_1397[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[11]_i_3 
       (.I0(D[10]),
        .I1(Q[10]),
        .O(\tmp2_reg_1397[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[11]_i_4 
       (.I0(D[9]),
        .I1(Q[9]),
        .O(\tmp2_reg_1397[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[11]_i_5 
       (.I0(D[8]),
        .I1(Q[8]),
        .O(\tmp2_reg_1397[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[15]_i_4 
       (.I0(D[13]),
        .I1(Q[13]),
        .O(\tmp2_reg_1397[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[15]_i_5 
       (.I0(D[12]),
        .I1(Q[12]),
        .O(\tmp2_reg_1397[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[3]_i_2 
       (.I0(D[3]),
        .I1(Q[3]),
        .O(\tmp2_reg_1397[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[3]_i_3 
       (.I0(D[2]),
        .I1(Q[2]),
        .O(\tmp2_reg_1397[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[3]_i_4 
       (.I0(D[1]),
        .I1(Q[1]),
        .O(\tmp2_reg_1397[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[3]_i_5 
       (.I0(D[0]),
        .I1(Q[0]),
        .O(\tmp2_reg_1397[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[7]_i_2 
       (.I0(D[7]),
        .I1(Q[7]),
        .O(\tmp2_reg_1397[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[7]_i_3 
       (.I0(D[6]),
        .I1(Q[6]),
        .O(\tmp2_reg_1397[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[7]_i_4 
       (.I0(D[5]),
        .I1(Q[5]),
        .O(\tmp2_reg_1397[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1397[7]_i_5 
       (.I0(D[4]),
        .I1(Q[4]),
        .O(\tmp2_reg_1397[7]_i_5_n_0 ));
  CARRY4 \tmp2_reg_1397_reg[11]_i_1 
       (.CI(\tmp2_reg_1397_reg[7]_i_1_n_0 ),
        .CO({\tmp2_reg_1397_reg[11]_i_1_n_0 ,\tmp2_reg_1397_reg[11]_i_1_n_1 ,\tmp2_reg_1397_reg[11]_i_1_n_2 ,\tmp2_reg_1397_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[11:8]),
        .O(\tmp_55_reg_1277_reg[14] [11:8]),
        .S({\tmp2_reg_1397[11]_i_2_n_0 ,\tmp2_reg_1397[11]_i_3_n_0 ,\tmp2_reg_1397[11]_i_4_n_0 ,\tmp2_reg_1397[11]_i_5_n_0 }));
  CARRY4 \tmp2_reg_1397_reg[15]_i_1 
       (.CI(\tmp2_reg_1397_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp2_reg_1397_reg[15]_i_1_CO_UNCONNECTED [3],\tmp2_reg_1397_reg[15]_i_1_n_1 ,\tmp2_reg_1397_reg[15]_i_1_n_2 ,\tmp2_reg_1397_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14],D[13:12]}),
        .O(\tmp_55_reg_1277_reg[14] [15:12]),
        .S({S,\tmp2_reg_1397[15]_i_4_n_0 ,\tmp2_reg_1397[15]_i_5_n_0 }));
  CARRY4 \tmp2_reg_1397_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_1397_reg[3]_i_1_n_0 ,\tmp2_reg_1397_reg[3]_i_1_n_1 ,\tmp2_reg_1397_reg[3]_i_1_n_2 ,\tmp2_reg_1397_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[3:0]),
        .O(\tmp_55_reg_1277_reg[14] [3:0]),
        .S({\tmp2_reg_1397[3]_i_2_n_0 ,\tmp2_reg_1397[3]_i_3_n_0 ,\tmp2_reg_1397[3]_i_4_n_0 ,\tmp2_reg_1397[3]_i_5_n_0 }));
  CARRY4 \tmp2_reg_1397_reg[7]_i_1 
       (.CI(\tmp2_reg_1397_reg[3]_i_1_n_0 ),
        .CO({\tmp2_reg_1397_reg[7]_i_1_n_0 ,\tmp2_reg_1397_reg[7]_i_1_n_1 ,\tmp2_reg_1397_reg[7]_i_1_n_2 ,\tmp2_reg_1397_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O(\tmp_55_reg_1277_reg[14] [7:4]),
        .S({\tmp2_reg_1397[7]_i_2_n_0 ,\tmp2_reg_1397[7]_i_3_n_0 ,\tmp2_reg_1397[7]_i_4_n_0 ,\tmp2_reg_1397[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_0_array" *) 
module design_1_network_0_0_network_MaxPooling2D_0_array
   (q0,
    DI,
    O,
    D,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    CO,
    \tmp2_reg_1434_reg[15] ,
    S,
    \p_tmp_s_reg_1444_reg[11] ,
    \p_tmp_s_reg_1444_reg[14] ,
    \p_tmp_s_reg_1444_reg[14]_0 ,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]D;
  output [14:0]ram_reg_1;
  output [0:0]ram_reg_1_0;
  input [11:0]Q;
  input [0:0]CO;
  input [14:0]\tmp2_reg_1434_reg[15] ;
  input [1:0]S;
  input [0:0]\p_tmp_s_reg_1444_reg[11] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [11:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [0:0]\p_tmp_s_reg_1444_reg[11] ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14] ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  wire [15:0]q0;
  wire [14:0]ram_reg_1;
  wire [0:0]ram_reg_1_0;
  wire [14:0]\tmp2_reg_1434_reg[15] ;

  design_1_network_0_0_network_MaxPooling2D_0_array_ram_46 network_MaxPooling2D_0_array_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(d0),
        .\p_tmp_s_reg_1444_reg[11] (\p_tmp_s_reg_1444_reg[11] ),
        .\p_tmp_s_reg_1444_reg[14] (\p_tmp_s_reg_1444_reg[14] ),
        .\p_tmp_s_reg_1444_reg[14]_0 (\p_tmp_s_reg_1444_reg[14]_0 ),
        .q0(q0),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .\tmp2_reg_1434_reg[15] (\tmp2_reg_1434_reg[15] ));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_0_array" *) 
module design_1_network_0_0_network_MaxPooling2D_0_array_0
   (q0,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]q0;

  design_1_network_0_0_network_MaxPooling2D_0_array_ram network_MaxPooling2D_0_array_ram_U
       (.WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(d0),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_0_array_ram" *) 
module design_1_network_0_0_network_MaxPooling2D_0_array_ram
   (q0,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]q0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_0_array_ram" *) 
module design_1_network_0_0_network_MaxPooling2D_0_array_ram_46
   (q0,
    DI,
    O,
    D,
    ram_reg_1_0,
    ram_reg_1_1,
    Q,
    CO,
    \tmp2_reg_1434_reg[15] ,
    S,
    \p_tmp_s_reg_1444_reg[11] ,
    \p_tmp_s_reg_1444_reg[14] ,
    \p_tmp_s_reg_1444_reg[14]_0 ,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]D;
  output [14:0]ram_reg_1_0;
  output [0:0]ram_reg_1_1;
  input [11:0]Q;
  input [0:0]CO;
  input [14:0]\tmp2_reg_1434_reg[15] ;
  input [1:0]S;
  input [0:0]\p_tmp_s_reg_1444_reg[11] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14] ;
  input [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [11:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire \p_tmp_s_reg_1444[11]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_1444[11]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_1444[11]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_10__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_11__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_12__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_6__0_n_0 ;
  wire \p_tmp_s_reg_1444[14]_i_9__0_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_1444[3]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_1444[7]_i_5__0_n_0 ;
  wire [0:0]\p_tmp_s_reg_1444_reg[11] ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[11]_i_1__0_n_3 ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14] ;
  wire [0:0]\p_tmp_s_reg_1444_reg[14]_0 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_2__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_2__0_n_3 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_3__0_n_1 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_3__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[14]_i_3__0_n_3 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[3]_i_1__0_n_3 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_1444_reg[7]_i_1__0_n_3 ;
  wire [15:0]q0;
  wire [14:0]ram_reg_1_0;
  wire [0:0]ram_reg_1_1;
  wire \tmp2_reg_1434[11]_i_2__0_n_0 ;
  wire \tmp2_reg_1434[11]_i_3__0_n_0 ;
  wire \tmp2_reg_1434[11]_i_4__0_n_0 ;
  wire \tmp2_reg_1434[11]_i_5__0_n_0 ;
  wire \tmp2_reg_1434[15]_i_4__0_n_0 ;
  wire \tmp2_reg_1434[15]_i_5__0_n_0 ;
  wire \tmp2_reg_1434[3]_i_2__0_n_0 ;
  wire \tmp2_reg_1434[3]_i_3__0_n_0 ;
  wire \tmp2_reg_1434[3]_i_4__0_n_0 ;
  wire \tmp2_reg_1434[3]_i_5__0_n_0 ;
  wire \tmp2_reg_1434[7]_i_2__0_n_0 ;
  wire \tmp2_reg_1434[7]_i_3__0_n_0 ;
  wire \tmp2_reg_1434[7]_i_4__0_n_0 ;
  wire \tmp2_reg_1434[7]_i_5__0_n_0 ;
  wire \tmp2_reg_1434_reg[11]_i_1__0_n_0 ;
  wire \tmp2_reg_1434_reg[11]_i_1__0_n_1 ;
  wire \tmp2_reg_1434_reg[11]_i_1__0_n_2 ;
  wire \tmp2_reg_1434_reg[11]_i_1__0_n_3 ;
  wire [14:0]\tmp2_reg_1434_reg[15] ;
  wire \tmp2_reg_1434_reg[15]_i_1__0_n_1 ;
  wire \tmp2_reg_1434_reg[15]_i_1__0_n_2 ;
  wire \tmp2_reg_1434_reg[15]_i_1__0_n_3 ;
  wire \tmp2_reg_1434_reg[3]_i_1__0_n_0 ;
  wire \tmp2_reg_1434_reg[3]_i_1__0_n_1 ;
  wire \tmp2_reg_1434_reg[3]_i_1__0_n_2 ;
  wire \tmp2_reg_1434_reg[3]_i_1__0_n_3 ;
  wire \tmp2_reg_1434_reg[7]_i_1__0_n_0 ;
  wire \tmp2_reg_1434_reg[7]_i_1__0_n_1 ;
  wire \tmp2_reg_1434_reg[7]_i_1__0_n_2 ;
  wire \tmp2_reg_1434_reg[7]_i_1__0_n_3 ;
  wire [3:2]\NLW_p_tmp_s_reg_1444_reg[14]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1444_reg[14]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1444_reg[14]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_1444_reg[14]_i_3__0_O_UNCONNECTED ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire [3:3]\NLW_tmp2_reg_1434_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_3__0 
       (.I0(q0[10]),
        .I1(Q[10]),
        .O(\p_tmp_s_reg_1444[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_4__0 
       (.I0(q0[9]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_1444[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[11]_i_5__0 
       (.I0(q0[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_1444[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_10__0 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_1444[14]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_11__0 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_1444[14]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_12__0 
       (.I0(q0[11]),
        .I1(q0[12]),
        .O(\p_tmp_s_reg_1444[14]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1444[14]_i_14__0 
       (.I0(q0[11]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[14]_i_15__0 
       (.I0(q0[11]),
        .I1(Q[11]),
        .O(ram_reg_1_1));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_5__0 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_1444[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_6__0 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_1444[14]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1444[14]_i_9__0 
       (.I0(q0[14]),
        .I1(q0[15]),
        .O(\p_tmp_s_reg_1444[14]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_2__0 
       (.I0(q0[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_1444[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_3__0 
       (.I0(q0[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_1444[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_4__0 
       (.I0(q0[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_1444[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[3]_i_5__0 
       (.I0(q0[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_1444[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_2__0 
       (.I0(q0[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_1444[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_3__0 
       (.I0(q0[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_1444[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_4__0 
       (.I0(q0[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_1444[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1444[7]_i_5__0 
       (.I0(q0[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_1444[7]_i_5__0_n_0 ));
  CARRY4 \p_tmp_s_reg_1444_reg[11]_i_1__0 
       (.CI(\p_tmp_s_reg_1444_reg[7]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_1444_reg[11]_i_1__0_n_0 ,\p_tmp_s_reg_1444_reg[11]_i_1__0_n_1 ,\p_tmp_s_reg_1444_reg[11]_i_1__0_n_2 ,\p_tmp_s_reg_1444_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[11],q0[10:8]}),
        .O(ram_reg_1_0[11:8]),
        .S({\p_tmp_s_reg_1444_reg[11] ,\p_tmp_s_reg_1444[11]_i_3__0_n_0 ,\p_tmp_s_reg_1444[11]_i_4__0_n_0 ,\p_tmp_s_reg_1444[11]_i_5__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_2__0 
       (.CI(\p_tmp_s_reg_1444_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_p_tmp_s_reg_1444_reg[14]_i_2__0_CO_UNCONNECTED [3:2],\p_tmp_s_reg_1444_reg[14]_i_2__0_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q0[12],\p_tmp_s_reg_1444_reg[14] }),
        .O({\NLW_p_tmp_s_reg_1444_reg[14]_i_2__0_O_UNCONNECTED [3],ram_reg_1_0[14:12]}),
        .S({1'b0,\p_tmp_s_reg_1444[14]_i_5__0_n_0 ,\p_tmp_s_reg_1444[14]_i_6__0_n_0 ,\p_tmp_s_reg_1444_reg[14]_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[14]_i_3__0 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_1444_reg[14]_i_3__0_CO_UNCONNECTED [3],\p_tmp_s_reg_1444_reg[14]_i_3__0_n_1 ,\p_tmp_s_reg_1444_reg[14]_i_3__0_n_2 ,\p_tmp_s_reg_1444_reg[14]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,q0[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_1444_reg[14]_i_3__0_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_1444[14]_i_9__0_n_0 ,\p_tmp_s_reg_1444[14]_i_10__0_n_0 ,\p_tmp_s_reg_1444[14]_i_11__0_n_0 ,\p_tmp_s_reg_1444[14]_i_12__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1444_reg[3]_i_1__0_n_0 ,\p_tmp_s_reg_1444_reg[3]_i_1__0_n_1 ,\p_tmp_s_reg_1444_reg[3]_i_1__0_n_2 ,\p_tmp_s_reg_1444_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(ram_reg_1_0[3:0]),
        .S({\p_tmp_s_reg_1444[3]_i_2__0_n_0 ,\p_tmp_s_reg_1444[3]_i_3__0_n_0 ,\p_tmp_s_reg_1444[3]_i_4__0_n_0 ,\p_tmp_s_reg_1444[3]_i_5__0_n_0 }));
  CARRY4 \p_tmp_s_reg_1444_reg[7]_i_1__0 
       (.CI(\p_tmp_s_reg_1444_reg[3]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_1444_reg[7]_i_1__0_n_0 ,\p_tmp_s_reg_1444_reg[7]_i_1__0_n_1 ,\p_tmp_s_reg_1444_reg[7]_i_1__0_n_2 ,\p_tmp_s_reg_1444_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(ram_reg_1_0[7:4]),
        .S({\p_tmp_s_reg_1444[7]_i_2__0_n_0 ,\p_tmp_s_reg_1444[7]_i_3__0_n_0 ,\p_tmp_s_reg_1444[7]_i_4__0_n_0 ,\p_tmp_s_reg_1444[7]_i_5__0_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_2__0 
       (.I0(q0[11]),
        .I1(\tmp2_reg_1434_reg[15] [11]),
        .O(\tmp2_reg_1434[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_3__0 
       (.I0(q0[10]),
        .I1(\tmp2_reg_1434_reg[15] [10]),
        .O(\tmp2_reg_1434[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_4__0 
       (.I0(q0[9]),
        .I1(\tmp2_reg_1434_reg[15] [9]),
        .O(\tmp2_reg_1434[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[11]_i_5__0 
       (.I0(q0[8]),
        .I1(\tmp2_reg_1434_reg[15] [8]),
        .O(\tmp2_reg_1434[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_4__0 
       (.I0(q0[13]),
        .I1(\tmp2_reg_1434_reg[15] [13]),
        .O(\tmp2_reg_1434[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[15]_i_5__0 
       (.I0(q0[12]),
        .I1(\tmp2_reg_1434_reg[15] [12]),
        .O(\tmp2_reg_1434[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_2__0 
       (.I0(q0[3]),
        .I1(\tmp2_reg_1434_reg[15] [3]),
        .O(\tmp2_reg_1434[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_3__0 
       (.I0(q0[2]),
        .I1(\tmp2_reg_1434_reg[15] [2]),
        .O(\tmp2_reg_1434[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_4__0 
       (.I0(q0[1]),
        .I1(\tmp2_reg_1434_reg[15] [1]),
        .O(\tmp2_reg_1434[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[3]_i_5__0 
       (.I0(q0[0]),
        .I1(\tmp2_reg_1434_reg[15] [0]),
        .O(\tmp2_reg_1434[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_2__0 
       (.I0(q0[7]),
        .I1(\tmp2_reg_1434_reg[15] [7]),
        .O(\tmp2_reg_1434[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_3__0 
       (.I0(q0[6]),
        .I1(\tmp2_reg_1434_reg[15] [6]),
        .O(\tmp2_reg_1434[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_4__0 
       (.I0(q0[5]),
        .I1(\tmp2_reg_1434_reg[15] [5]),
        .O(\tmp2_reg_1434[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_1434[7]_i_5__0 
       (.I0(q0[4]),
        .I1(\tmp2_reg_1434_reg[15] [4]),
        .O(\tmp2_reg_1434[7]_i_5__0_n_0 ));
  CARRY4 \tmp2_reg_1434_reg[11]_i_1__0 
       (.CI(\tmp2_reg_1434_reg[7]_i_1__0_n_0 ),
        .CO({\tmp2_reg_1434_reg[11]_i_1__0_n_0 ,\tmp2_reg_1434_reg[11]_i_1__0_n_1 ,\tmp2_reg_1434_reg[11]_i_1__0_n_2 ,\tmp2_reg_1434_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[11:8]),
        .O(D[11:8]),
        .S({\tmp2_reg_1434[11]_i_2__0_n_0 ,\tmp2_reg_1434[11]_i_3__0_n_0 ,\tmp2_reg_1434[11]_i_4__0_n_0 ,\tmp2_reg_1434[11]_i_5__0_n_0 }));
  CARRY4 \tmp2_reg_1434_reg[15]_i_1__0 
       (.CI(\tmp2_reg_1434_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_tmp2_reg_1434_reg[15]_i_1__0_CO_UNCONNECTED [3],\tmp2_reg_1434_reg[15]_i_1__0_n_1 ,\tmp2_reg_1434_reg[15]_i_1__0_n_2 ,\tmp2_reg_1434_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp2_reg_1434_reg[15] [14],q0[13:12]}),
        .O(D[15:12]),
        .S({S,\tmp2_reg_1434[15]_i_4__0_n_0 ,\tmp2_reg_1434[15]_i_5__0_n_0 }));
  CARRY4 \tmp2_reg_1434_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp2_reg_1434_reg[3]_i_1__0_n_0 ,\tmp2_reg_1434_reg[3]_i_1__0_n_1 ,\tmp2_reg_1434_reg[3]_i_1__0_n_2 ,\tmp2_reg_1434_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(D[3:0]),
        .S({\tmp2_reg_1434[3]_i_2__0_n_0 ,\tmp2_reg_1434[3]_i_3__0_n_0 ,\tmp2_reg_1434[3]_i_4__0_n_0 ,\tmp2_reg_1434[3]_i_5__0_n_0 }));
  CARRY4 \tmp2_reg_1434_reg[7]_i_1__0 
       (.CI(\tmp2_reg_1434_reg[3]_i_1__0_n_0 ),
        .CO({\tmp2_reg_1434_reg[7]_i_1__0_n_0 ,\tmp2_reg_1434_reg[7]_i_1__0_n_1 ,\tmp2_reg_1434_reg[7]_i_1__0_n_2 ,\tmp2_reg_1434_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(D[7:4]),
        .S({\tmp2_reg_1434[7]_i_2__0_n_0 ,\tmp2_reg_1434[7]_i_3__0_n_0 ,\tmp2_reg_1434[7]_i_4__0_n_0 ,\tmp2_reg_1434[7]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_1_array" *) 
module design_1_network_0_0_network_MaxPooling2D_1_array
   (DOADO,
    DI,
    O,
    D,
    ram_reg,
    ap_clk,
    Conv2D_2_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    CO,
    \p_tmp_s_reg_1416_reg[11] ,
    S);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]O;
  output [14:0]D;
  output [1:0]ram_reg;
  input ap_clk;
  input Conv2D_2_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_1416_reg[11] ;
  input [1:0]S;

  wire [8:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_2_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]\p_tmp_s_reg_1416_reg[11] ;
  wire [1:0]ram_reg;

  design_1_network_0_0_network_MaxPooling2D_1_array_ram_47 network_MaxPooling2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Conv2D_2_array_ce0(Conv2D_2_array_ce0),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_1416_reg[11] (\p_tmp_s_reg_1416_reg[11] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_1_array" *) 
module design_1_network_0_0_network_MaxPooling2D_1_array_1
   (ram_reg,
    ap_clk,
    MaxPooling2D_1_array_ce0,
    ADDRARDADDR,
    DOADO,
    WEA);
  output [15:0]ram_reg;
  input ap_clk;
  input MaxPooling2D_1_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DOADO;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire MaxPooling2D_1_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg;

  design_1_network_0_0_network_MaxPooling2D_1_array_ram network_MaxPooling2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .MaxPooling2D_1_array_ce0(MaxPooling2D_1_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_1_array_ram" *) 
module design_1_network_0_0_network_MaxPooling2D_1_array_ram
   (ram_reg_0,
    ap_clk,
    MaxPooling2D_1_array_ce0,
    ADDRARDADDR,
    DOADO,
    WEA);
  output [15:0]ram_reg_0;
  input ap_clk;
  input MaxPooling2D_1_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DOADO;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire MaxPooling2D_1_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6272" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DOADO),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MaxPooling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_1_array_ram" *) 
module design_1_network_0_0_network_MaxPooling2D_1_array_ram_47
   (DOADO,
    DI,
    O,
    D,
    ram_reg_0,
    ap_clk,
    Conv2D_2_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    CO,
    \p_tmp_s_reg_1416_reg[11] ,
    S);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]O;
  output [14:0]D;
  output [1:0]ram_reg_0;
  input ap_clk;
  input Conv2D_2_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_1416_reg[11] ;
  input [1:0]S;

  wire [8:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_2_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire \p_tmp_s_reg_1416[11]_i_5_n_0 ;
  wire \p_tmp_s_reg_1416[11]_i_6_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_10_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_11_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_4_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_5_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_6_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_8_n_0 ;
  wire \p_tmp_s_reg_1416[14]_i_9_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_2_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_3_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_4_n_0 ;
  wire \p_tmp_s_reg_1416[3]_i_5_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_2_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_3_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_4_n_0 ;
  wire \p_tmp_s_reg_1416[7]_i_5_n_0 ;
  wire [0:0]\p_tmp_s_reg_1416_reg[11] ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1_n_0 ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1_n_1 ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1_n_2 ;
  wire \p_tmp_s_reg_1416_reg[11]_i_1_n_3 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_2_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_2_n_3 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_3_n_1 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_3_n_2 ;
  wire \p_tmp_s_reg_1416_reg[14]_i_3_n_3 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1_n_0 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1_n_1 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1_n_2 ;
  wire \p_tmp_s_reg_1416_reg[3]_i_1_n_3 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1_n_0 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1_n_1 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1_n_2 ;
  wire \p_tmp_s_reg_1416_reg[7]_i_1_n_3 ;
  wire [1:0]ram_reg_0;
  wire [3:2]\NLW_p_tmp_s_reg_1416_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1416_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_1416_reg[14]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_1416_reg[14]_i_3_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_5 
       (.I0(DOADO[9]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_1416[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[11]_i_6 
       (.I0(DOADO[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_1416[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_10 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_1416[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_11 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\p_tmp_s_reg_1416[14]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_1416[14]_i_13 
       (.I0(DOADO[10]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_14 
       (.I0(DOADO[10]),
        .I1(DOADO[11]),
        .O(ram_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[14]_i_15 
       (.I0(DOADO[10]),
        .I1(Q[10]),
        .O(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_4 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_1416[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_5 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_1416[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_6 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\p_tmp_s_reg_1416[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_8 
       (.I0(DOADO[14]),
        .I1(DOADO[15]),
        .O(\p_tmp_s_reg_1416[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_1416[14]_i_9 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_1416[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_2 
       (.I0(DOADO[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_1416[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_3 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_1416[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_4 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_1416[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[3]_i_5 
       (.I0(DOADO[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_1416[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_2 
       (.I0(DOADO[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_1416[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_3 
       (.I0(DOADO[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_1416[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_4 
       (.I0(DOADO[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_1416[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_1416[7]_i_5 
       (.I0(DOADO[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_1416[7]_i_5_n_0 ));
  CARRY4 \p_tmp_s_reg_1416_reg[11]_i_1 
       (.CI(\p_tmp_s_reg_1416_reg[7]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_1416_reg[11]_i_1_n_0 ,\p_tmp_s_reg_1416_reg[11]_i_1_n_1 ,\p_tmp_s_reg_1416_reg[11]_i_1_n_2 ,\p_tmp_s_reg_1416_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_tmp_s_reg_1416_reg[11] ,Q[10],DOADO[9:8]}),
        .O(D[11:8]),
        .S({S,\p_tmp_s_reg_1416[11]_i_5_n_0 ,\p_tmp_s_reg_1416[11]_i_6_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_2 
       (.CI(\p_tmp_s_reg_1416_reg[11]_i_1_n_0 ),
        .CO({\NLW_p_tmp_s_reg_1416_reg[14]_i_2_CO_UNCONNECTED [3:2],\p_tmp_s_reg_1416_reg[14]_i_2_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DOADO[12:11]}),
        .O({\NLW_p_tmp_s_reg_1416_reg[14]_i_2_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\p_tmp_s_reg_1416[14]_i_4_n_0 ,\p_tmp_s_reg_1416[14]_i_5_n_0 ,\p_tmp_s_reg_1416[14]_i_6_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[14]_i_3 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_1416_reg[14]_i_3_CO_UNCONNECTED [3],\p_tmp_s_reg_1416_reg[14]_i_3_n_1 ,\p_tmp_s_reg_1416_reg[14]_i_3_n_2 ,\p_tmp_s_reg_1416_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_1416_reg[14]_i_3_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_1416[14]_i_8_n_0 ,\p_tmp_s_reg_1416[14]_i_9_n_0 ,\p_tmp_s_reg_1416[14]_i_10_n_0 ,\p_tmp_s_reg_1416[14]_i_11_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_1416_reg[3]_i_1_n_0 ,\p_tmp_s_reg_1416_reg[3]_i_1_n_1 ,\p_tmp_s_reg_1416_reg[3]_i_1_n_2 ,\p_tmp_s_reg_1416_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(D[3:0]),
        .S({\p_tmp_s_reg_1416[3]_i_2_n_0 ,\p_tmp_s_reg_1416[3]_i_3_n_0 ,\p_tmp_s_reg_1416[3]_i_4_n_0 ,\p_tmp_s_reg_1416[3]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_1416_reg[7]_i_1 
       (.CI(\p_tmp_s_reg_1416_reg[3]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_1416_reg[7]_i_1_n_0 ,\p_tmp_s_reg_1416_reg[7]_i_1_n_1 ,\p_tmp_s_reg_1416_reg[7]_i_1_n_2 ,\p_tmp_s_reg_1416_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(D[7:4]),
        .S({\p_tmp_s_reg_1416[7]_i_2_n_0 ,\p_tmp_s_reg_1416[7]_i_3_n_0 ,\p_tmp_s_reg_1416[7]_i_4_n_0 ,\p_tmp_s_reg_1416[7]_i_5_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6272" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Conv2D_2_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_0_array" *) 
module design_1_network_0_0_network_Padding2D_0_array
   (DOADO,
    DOBDO,
    ap_clk,
    Padding2D_0_array_ce0,
    Padding2D_0_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  output [15:0]DOBDO;
  input ap_clk;
  input Padding2D_0_array_ce0;
  input Padding2D_0_array_ce1;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire Padding2D_0_array_ce0;
  wire Padding2D_0_array_ce1;
  wire [0:0]WEA;
  wire ap_clk;

  design_1_network_0_0_network_Padding2D_0_array_ram network_Padding2D_0_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Padding2D_0_array_ce0(Padding2D_0_array_ce0),
        .Padding2D_0_array_ce1(Padding2D_0_array_ce1),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_0_array_ram" *) 
module design_1_network_0_0_network_Padding2D_0_array_ram
   (DOADO,
    DOBDO,
    ap_clk,
    Padding2D_0_array_ce0,
    Padding2D_0_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  output [15:0]DOBDO;
  input ap_clk;
  input Padding2D_0_array_ce0;
  input Padding2D_0_array_ce1;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire Padding2D_0_array_ce0;
  wire Padding2D_0_array_ce1;
  wire [0:0]WEA;
  wire ap_clk;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "14400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Padding2D_0_array_ce0),
        .ENBWREN(Padding2D_0_array_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_1_array" *) 
module design_1_network_0_0_network_Padding2D_1_array
   (q0,
    q1,
    ap_clk,
    ce0,
    ce1,
    addr0,
    addr1,
    d0,
    WEA);
  output [15:0]q0;
  output [15:0]q1;
  input ap_clk;
  input ce0;
  input ce1;
  input [11:0]addr0;
  input [11:0]addr1;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire [11:0]addr1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [15:0]q1;

  design_1_network_0_0_network_Padding2D_1_array_ram network_Padding2D_1_array_ram_U
       (.WEA(WEA),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .ce1(ce1),
        .d0(d0),
        .q0(q0),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_1_array_ram" *) 
module design_1_network_0_0_network_Padding2D_1_array_ram
   (q0,
    q1,
    ap_clk,
    ce0,
    ce1,
    addr0,
    addr1,
    d0,
    WEA);
  output [15:0]q0;
  output [15:0]q1;
  input ap_clk;
  input ce0;
  input ce1;
  input [11:0]addr0;
  input [11:0]addr1;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire [11:0]addr1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [15:0]q1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addr1,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q1[7:0]}),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q1[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addr1,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q1[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_2_array" *) 
module design_1_network_0_0_network_Padding2D_2_array
   (DOADO,
    DOBDO,
    ap_clk,
    Padding2D_2_array_ce0,
    Padding2D_2_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  output [15:0]DOBDO;
  input ap_clk;
  input Padding2D_2_array_ce0;
  input Padding2D_2_array_ce1;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire Padding2D_2_array_ce0;
  wire Padding2D_2_array_ce1;
  wire [0:0]WEA;
  wire ap_clk;

  design_1_network_0_0_network_Padding2D_2_array_ram network_Padding2D_2_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Padding2D_2_array_ce0(Padding2D_2_array_ce0),
        .Padding2D_2_array_ce1(Padding2D_2_array_ce1),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_2_array_ram" *) 
module design_1_network_0_0_network_Padding2D_2_array_ram
   (DOADO,
    DOBDO,
    ap_clk,
    Padding2D_2_array_ce0,
    Padding2D_2_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  output [15:0]DOBDO;
  input ap_clk;
  input Padding2D_2_array_ce0;
  input Padding2D_2_array_ce1;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire Padding2D_2_array_ce0;
  wire Padding2D_2_array_ce1;
  wire [0:0]WEA;
  wire ap_clk;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10368" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Padding2D_2_array_ce0),
        .ENBWREN(Padding2D_2_array_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_3_array" *) 
module design_1_network_0_0_network_Padding2D_3_array
   (DOADO,
    DOBDO,
    ap_clk,
    Padding2D_3_array_ce0,
    Padding2D_3_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  output [15:0]DOBDO;
  input ap_clk;
  input Padding2D_3_array_ce0;
  input Padding2D_3_array_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire Padding2D_3_array_ce0;
  wire Padding2D_3_array_ce1;
  wire [0:0]WEA;
  wire ap_clk;

  design_1_network_0_0_network_Padding2D_3_array_ram network_Padding2D_3_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Padding2D_3_array_ce0(Padding2D_3_array_ce0),
        .Padding2D_3_array_ce1(Padding2D_3_array_ce1),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_3_array_ram" *) 
module design_1_network_0_0_network_Padding2D_3_array_ram
   (DOADO,
    DOBDO,
    ap_clk,
    Padding2D_3_array_ce0,
    Padding2D_3_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  output [15:0]DOBDO;
  input ap_clk;
  input Padding2D_3_array_ce0;
  input Padding2D_3_array_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [15:0]DOBDO;
  wire Padding2D_3_array_ce0;
  wire Padding2D_3_array_ce1;
  wire [0:0]WEA;
  wire ap_clk;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:16],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_3_array_ce0),
        .ENBWREN(Padding2D_3_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_4_array" *) 
module design_1_network_0_0_network_Padding2D_4_array
   (q0,
    q1,
    ap_clk,
    Padding2D_4_array_ce0,
    Padding2D_4_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7);
  output [15:0]q0;
  output [15:0]q1;
  input ap_clk;
  input Padding2D_4_array_ce0;
  input Padding2D_4_array_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire Padding2D_4_array_ce0;
  wire Padding2D_4_array_ce1;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [1:0]ram_reg_7;

  design_1_network_0_0_network_Padding2D_4_array_ram network_Padding2D_4_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Padding2D_4_array_ce0(Padding2D_4_array_ce0),
        .Padding2D_4_array_ce1(Padding2D_4_array_ce1),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0(q0),
        .q1(q1),
        .ram_reg_7_0(ram_reg_7));
endmodule

(* ORIG_REF_NAME = "network_Padding2D_4_array_ram" *) 
module design_1_network_0_0_network_Padding2D_4_array_ram
   (q0,
    q1,
    ap_clk,
    Padding2D_4_array_ce0,
    Padding2D_4_array_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]q0;
  output [15:0]q1;
  input ap_clk;
  input Padding2D_4_array_ce0;
  input Padding2D_4_array_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire Padding2D_4_array_ce0;
  wire Padding2D_4_array_ce1;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],q1[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],q1[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],q1[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO({NLW_ram_reg_7_DOBDO_UNCONNECTED[31:2],q1[15:14]}),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(Padding2D_4_array_ce1),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_input_0_array_0" *) 
module design_1_network_0_0_network_input_0_array_0
   (DOADO,
    ap_clk,
    input_0_array_0_ce0,
    ADDRARDADDR,
    p_187_in,
    tmp_7_cast_fu_1137_p1,
    Q,
    input_0_address0,
    ram_reg,
    ram_reg_0,
    input_data_V_data_V_0_sel);
  output [15:0]DOADO;
  input ap_clk;
  input input_0_array_0_ce0;
  input [2:0]ADDRARDADDR;
  input p_187_in;
  input [6:0]tmp_7_cast_fu_1137_p1;
  input [0:0]Q;
  input [6:0]input_0_address0;
  input [15:0]ram_reg;
  input [15:0]ram_reg_0;
  input input_data_V_data_V_0_sel;

  wire [2:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [6:0]input_0_address0;
  wire input_0_array_0_ce0;
  wire input_data_V_data_V_0_sel;
  wire p_187_in;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [6:0]tmp_7_cast_fu_1137_p1;

  design_1_network_0_0_network_input_0_array_0_ram network_input_0_array_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .input_0_address0(input_0_address0),
        .input_0_array_0_ce0(input_0_array_0_ce0),
        .input_data_V_data_V_0_sel(input_data_V_data_V_0_sel),
        .p_187_in(p_187_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .tmp_7_cast_fu_1137_p1(tmp_7_cast_fu_1137_p1));
endmodule

(* ORIG_REF_NAME = "network_input_0_array_0_ram" *) 
module design_1_network_0_0_network_input_0_array_0_ram
   (DOADO,
    ap_clk,
    input_0_array_0_ce0,
    ADDRARDADDR,
    p_187_in,
    tmp_7_cast_fu_1137_p1,
    Q,
    input_0_address0,
    ram_reg_0,
    ram_reg_1,
    input_data_V_data_V_0_sel);
  output [15:0]DOADO;
  input ap_clk;
  input input_0_array_0_ce0;
  input [2:0]ADDRARDADDR;
  input p_187_in;
  input [6:0]tmp_7_cast_fu_1137_p1;
  input [0:0]Q;
  input [6:0]input_0_address0;
  input [15:0]ram_reg_0;
  input [15:0]ram_reg_1;
  input input_data_V_data_V_0_sel;

  wire [2:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [6:0]input_0_address0;
  wire [9:3]input_0_array_0_address0;
  wire input_0_array_0_ce0;
  wire [15:0]input_data_V_data_V_0_data_out;
  wire input_data_V_data_V_0_sel;
  wire p_187_in;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [6:0]tmp_7_cast_fu_1137_p1;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({input_0_array_0_address0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(input_data_V_data_V_0_data_out),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(input_0_array_0_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({p_187_in,p_187_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__8
       (.I0(ram_reg_0[15]),
        .I1(ram_reg_1[15]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__8
       (.I0(ram_reg_0[14]),
        .I1(ram_reg_1[14]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__7
       (.I0(ram_reg_0[13]),
        .I1(ram_reg_1[13]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__7
       (.I0(ram_reg_0[12]),
        .I1(ram_reg_1[12]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__7
       (.I0(ram_reg_0[11]),
        .I1(ram_reg_1[11]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17__6
       (.I0(ram_reg_0[10]),
        .I1(ram_reg_1[10]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18__7
       (.I0(ram_reg_0[9]),
        .I1(ram_reg_1[9]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19__6
       (.I0(ram_reg_0[8]),
        .I1(ram_reg_1[8]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__6
       (.I0(ram_reg_0[7]),
        .I1(ram_reg_1[7]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__6
       (.I0(ram_reg_0[6]),
        .I1(ram_reg_1[6]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__6
       (.I0(ram_reg_0[5]),
        .I1(ram_reg_1[5]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__5
       (.I0(ram_reg_0[4]),
        .I1(ram_reg_1[4]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24__5
       (.I0(ram_reg_0[3]),
        .I1(ram_reg_1[3]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__4
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_1[2]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__4
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_1[1]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__4
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_1[0]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_data_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__6
       (.I0(tmp_7_cast_fu_1137_p1[6]),
        .I1(Q),
        .I2(input_0_address0[6]),
        .O(input_0_array_0_address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__6
       (.I0(tmp_7_cast_fu_1137_p1[5]),
        .I1(Q),
        .I2(input_0_address0[5]),
        .O(input_0_array_0_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__6
       (.I0(tmp_7_cast_fu_1137_p1[4]),
        .I1(Q),
        .I2(input_0_address0[4]),
        .O(input_0_array_0_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__6
       (.I0(tmp_7_cast_fu_1137_p1[3]),
        .I1(Q),
        .I2(input_0_address0[3]),
        .O(input_0_array_0_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__6
       (.I0(tmp_7_cast_fu_1137_p1[2]),
        .I1(Q),
        .I2(input_0_address0[2]),
        .O(input_0_array_0_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__6
       (.I0(tmp_7_cast_fu_1137_p1[1]),
        .I1(Q),
        .I2(input_0_address0[1]),
        .O(input_0_array_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__6
       (.I0(tmp_7_cast_fu_1137_p1[0]),
        .I1(Q),
        .I2(input_0_address0[0]),
        .O(input_0_array_0_address0[3]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1
   (D,
    reg_3590,
    p_1_in,
    ap_clk,
    q0,
    p);
  output [14:0]D;
  input reg_3590;
  input p_1_in;
  input ap_clk;
  input [12:0]q0;
  input [15:0]p;

  wire [14:0]D;
  wire ap_clk;
  wire [15:0]p;
  wire p_1_in;
  wire [12:0]q0;
  wire reg_3590;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_11 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.D(D),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1_in(p_1_in),
        .q0(q0),
        .reg_3590(reg_3590));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_22
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    p);
  output [14:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [12:0]q0;
  input [15:0]p;

  wire [14:0]D;
  wire ap_clk;
  wire [15:0]p;
  wire [12:0]q0;
  wire reg_3700;
  wire reg_3740;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_27 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.D(D),
        .ap_clk(ap_clk),
        .p_0(p),
        .q0(q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_23
   (D,
    reg_3740,
    ap_clk,
    DOBDO,
    q1,
    Q);
  output [14:0]D;
  output reg_3740;
  input ap_clk;
  input [12:0]DOBDO;
  input [15:0]q1;
  input [3:0]Q;

  wire [14:0]D;
  wire [12:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]q1;
  wire reg_3740;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_26 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .q1(q1),
        .reg_3740(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_24
   (P,
    reg_3700,
    S,
    Q,
    ap_clk,
    q2,
    q0,
    O,
    \tmp8_reg_1439_reg[15] );
  output [14:0]P;
  output reg_3700;
  output [0:0]S;
  input [5:0]Q;
  input ap_clk;
  input [12:0]q2;
  input [15:0]q0;
  input [1:0]O;
  input [0:0]\tmp8_reg_1439_reg[15] ;

  wire [1:0]O;
  wire [14:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [15:0]q0;
  wire [12:0]q2;
  wire reg_3700;
  wire [0:0]\tmp8_reg_1439_reg[15] ;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_25 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .q0(q0),
        .q2(q2),
        .reg_3700(reg_3700),
        .\tmp8_reg_1439_reg[15] (\tmp8_reg_1439_reg[15] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_28
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    DOADO);
  output [14:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [12:0]q0;
  input [15:0]DOADO;

  wire [14:0]D;
  wire [15:0]DOADO;
  wire ap_clk;
  wire [12:0]q0;
  wire reg_3700;
  wire reg_3740;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_33 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.D(D),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .q0(q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_29
   (D,
    reg_3740,
    ap_clk,
    DOBDO,
    p,
    Q);
  output [14:0]D;
  output reg_3740;
  input ap_clk;
  input [12:0]DOBDO;
  input [15:0]p;
  input [3:0]Q;

  wire [14:0]D;
  wire [12:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]p;
  wire reg_3740;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_32 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .reg_3740(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_30
   (P,
    reg_3700,
    S,
    Q,
    ap_clk,
    q2,
    DOADO,
    O,
    \tmp8_reg_1439_reg[15] );
  output [14:0]P;
  output reg_3700;
  output [0:0]S;
  input [5:0]Q;
  input ap_clk;
  input [12:0]q2;
  input [15:0]DOADO;
  input [1:0]O;
  input [0:0]\tmp8_reg_1439_reg[15] ;

  wire [15:0]DOADO;
  wire [1:0]O;
  wire [14:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [12:0]q2;
  wire reg_3700;
  wire [0:0]\tmp8_reg_1439_reg[15] ;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_31 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.DOADO(DOADO),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .q2(q2),
        .reg_3700(reg_3700),
        .\tmp8_reg_1439_reg[15] (\tmp8_reg_1439_reg[15] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_8
   (D,
    p_1_in,
    ap_clk,
    DOBDO,
    q1,
    Q);
  output [14:0]D;
  output p_1_in;
  input ap_clk;
  input [12:0]DOBDO;
  input [15:0]q1;
  input [3:0]Q;

  wire [14:0]D;
  wire [12:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire p_1_in;
  wire [15:0]q1;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_10 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_9
   (P,
    reg_3590,
    S,
    Q,
    ap_clk,
    q2,
    q0,
    O,
    \tmp8_reg_1402_reg[15] );
  output [14:0]P;
  output reg_3590;
  output [0:0]S;
  input [5:0]Q;
  input ap_clk;
  input [12:0]q2;
  input [15:0]q0;
  input [1:0]O;
  input [0:0]\tmp8_reg_1402_reg[15] ;

  wire [1:0]O;
  wire [14:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [15:0]q0;
  wire [12:0]q2;
  wire reg_3590;
  wire [0:0]\tmp8_reg_1402_reg[15] ;

  design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3 network_mul_mul_13s_16s_29_1_1_DSP48_3_U
       (.O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .q0(q0),
        .q2(q2),
        .reg_3590(reg_3590),
        .\tmp8_reg_1402_reg[15] (\tmp8_reg_1402_reg[15] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3
   (P,
    reg_3590,
    S,
    Q,
    ap_clk,
    q2,
    q0,
    O,
    \tmp8_reg_1402_reg[15] );
  output [14:0]P;
  output reg_3590;
  output [0:0]S;
  input [5:0]Q;
  input ap_clk;
  input [12:0]q2;
  input [15:0]q0;
  input [1:0]O;
  input [0:0]\tmp8_reg_1402_reg[15] ;

  wire [1:0]O;
  wire [14:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [12:0]q2;
  wire reg_3590;
  wire [0:0]\tmp8_reg_1402_reg[15] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[12],q2[12],q2[12],q2[12],q2[12],q2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3590),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[5]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_i_1__7
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(reg_3590));
  LUT4 #(
    .INIT(16'h4DB2)) 
    \tmp8_reg_1402[15]_i_5 
       (.I0(P[14]),
        .I1(O[0]),
        .I2(\tmp8_reg_1402_reg[15] ),
        .I3(O[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_10
   (D,
    p_1_in,
    ap_clk,
    DOBDO,
    q1,
    Q);
  output [14:0]D;
  output p_1_in;
  input ap_clk;
  input [12:0]DOBDO;
  input [15:0]q1;
  input [3:0]Q;

  wire [14:0]D;
  wire [12:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire p_1_in;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[12],DOBDO[12],DOBDO[12],DOBDO[12],DOBDO[12],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_1_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_1_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_i_2__5
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_11
   (D,
    reg_3590,
    p_1_in,
    ap_clk,
    q0,
    p_0);
  output [14:0]D;
  input reg_3590;
  input p_1_in;
  input ap_clk;
  input [12:0]q0;
  input [15:0]p_0;

  wire [14:0]D;
  wire ap_clk;
  wire [15:0]p_0;
  wire p_1_in;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [12:0]q0;
  wire reg_3590;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[12],q0[12],q0[12],q0[12],q0[12],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3590),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_1_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_25
   (P,
    reg_3700,
    S,
    Q,
    ap_clk,
    q2,
    q0,
    O,
    \tmp8_reg_1439_reg[15] );
  output [14:0]P;
  output reg_3700;
  output [0:0]S;
  input [5:0]Q;
  input ap_clk;
  input [12:0]q2;
  input [15:0]q0;
  input [1:0]O;
  input [0:0]\tmp8_reg_1439_reg[15] ;

  wire [1:0]O;
  wire [14:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [12:0]q2;
  wire reg_3700;
  wire [0:0]\tmp8_reg_1439_reg[15] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[12],q2[12],q2[12],q2[12],q2[12],q2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[5]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_i_1__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(reg_3700));
  LUT4 #(
    .INIT(16'h4DB2)) 
    \tmp8_reg_1439[15]_i_5 
       (.I0(P[14]),
        .I1(O[0]),
        .I2(\tmp8_reg_1439_reg[15] ),
        .I3(O[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_26
   (D,
    reg_3740,
    ap_clk,
    DOBDO,
    q1,
    Q);
  output [14:0]D;
  output reg_3740;
  input ap_clk;
  input [12:0]DOBDO;
  input [15:0]q1;
  input [3:0]Q;

  wire [14:0]D;
  wire [12:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q1;
  wire reg_3740;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[12],DOBDO[12],DOBDO[12],DOBDO[12],DOBDO[12],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_i_2__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_27
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    p_0);
  output [14:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [12:0]q0;
  input [15:0]p_0;

  wire [14:0]D;
  wire ap_clk;
  wire [15:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [12:0]q0;
  wire reg_3700;
  wire reg_3740;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[12],q0[12],q0[12],q0[12],q0[12],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_31
   (P,
    reg_3700,
    S,
    Q,
    ap_clk,
    q2,
    DOADO,
    O,
    \tmp8_reg_1439_reg[15] );
  output [14:0]P;
  output reg_3700;
  output [0:0]S;
  input [5:0]Q;
  input ap_clk;
  input [12:0]q2;
  input [15:0]DOADO;
  input [1:0]O;
  input [0:0]\tmp8_reg_1439_reg[15] ;

  wire [15:0]DOADO;
  wire [1:0]O;
  wire [14:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [12:0]q2;
  wire reg_3700;
  wire [0:0]\tmp8_reg_1439_reg[15] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[12],q2[12],q2[12],q2[12],q2[12],q2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[3]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[5]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_i_1__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(reg_3700));
  LUT4 #(
    .INIT(16'h4DB2)) 
    \tmp8_reg_1439[15]_i_5__0 
       (.I0(P[14]),
        .I1(O[0]),
        .I2(\tmp8_reg_1439_reg[15] ),
        .I3(O[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_32
   (D,
    reg_3740,
    ap_clk,
    DOBDO,
    p_0,
    Q);
  output [14:0]D;
  output reg_3740;
  input ap_clk;
  input [12:0]DOBDO;
  input [15:0]p_0;
  input [3:0]Q;

  wire [14:0]D;
  wire [12:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_3740;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[12],DOBDO[12],DOBDO[12],DOBDO[12],DOBDO[12],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_i_2__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_13s_16s_29_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_13s_16s_29_1_1_DSP48_3_33
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    DOADO);
  output [14:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [12:0]q0;
  input [15:0]DOADO;

  wire [14:0]D;
  wire [15:0]DOADO;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [12:0]q0;
  wire reg_3700;
  wire reg_3740;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[12],q0[12],q0[12],q0[12],q0[12],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    DOADO);
  output [15:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOADO;

  wire [15:0]D;
  wire [15:0]DOADO;
  wire ap_clk;
  wire [13:0]q0;
  wire reg_3700;
  wire reg_3740;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_21 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.D(D),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .q0(q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_12
   (P,
    reg_3780,
    reg_3740,
    p,
    DI,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    Q,
    ap_clk,
    q0,
    DOBDO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [14:0]P;
  output reg_3780;
  output reg_3740;
  output p;
  output [2:0]DI;
  output p_0;
  output p_1;
  output p_2;
  output [0:0]p_3;
  output p_4;
  output [0:0]p_5;
  output p_6;
  input [3:0]Q;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOBDO;
  input [8:0]\tmp1_reg_1386_reg[15] ;
  input [8:0]\tmp1_reg_1386_reg[15]_0 ;
  input [4:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire [0:0]p_5;
  wire p_6;
  wire [13:0]q0;
  wire reg_3740;
  wire reg_3780;
  wire [8:0]\tmp1_reg_1386_reg[15] ;
  wire [8:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [4:0]\tmp1_reg_1386_reg[15]_1 ;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_20 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DI(DI),
        .DOBDO(DOBDO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .q0(q0),
        .reg_3740(reg_3740),
        .reg_3780(reg_3780),
        .\tmp1_reg_1386_reg[15] (\tmp1_reg_1386_reg[15] ),
        .\tmp1_reg_1386_reg[15]_0 (\tmp1_reg_1386_reg[15]_0 ),
        .\tmp1_reg_1386_reg[15]_1 (\tmp1_reg_1386_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_13
   (P,
    reg_3700,
    reg_3820,
    DI,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    Q,
    ap_clk,
    DOBDO,
    DOADO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [15:0]P;
  output reg_3700;
  output reg_3820;
  output [0:0]DI;
  output p;
  output [0:0]p_0;
  output p_1;
  output [0:0]p_2;
  output p_3;
  input [4:0]Q;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]DOADO;
  input [5:0]\tmp1_reg_1386_reg[15] ;
  input [5:0]\tmp1_reg_1386_reg[15]_0 ;
  input [2:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [13:0]DOBDO;
  wire [15:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [0:0]p_2;
  wire p_3;
  wire reg_3700;
  wire reg_3820;
  wire [5:0]\tmp1_reg_1386_reg[15] ;
  wire [5:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [2:0]\tmp1_reg_1386_reg[15]_1 ;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_19 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DI(DI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .reg_3700(reg_3700),
        .reg_3820(reg_3820),
        .\tmp1_reg_1386_reg[15] (\tmp1_reg_1386_reg[15] ),
        .\tmp1_reg_1386_reg[15]_0 (\tmp1_reg_1386_reg[15]_0 ),
        .\tmp1_reg_1386_reg[15]_1 (\tmp1_reg_1386_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_14
   (P,
    reg_3860,
    DI,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    S,
    p_4,
    Q,
    ap_clk,
    q2,
    DOBDO,
    \tmp1_reg_1386[15]_i_5 ,
    \tmp1_reg_1386[15]_i_5_0 ,
    \tmp1_reg_1386[15]_i_5_1 );
  output [14:0]P;
  output reg_3860;
  output [2:0]DI;
  output p;
  output p_0;
  output p_1;
  output [0:0]p_2;
  output p_3;
  output [0:0]S;
  output p_4;
  input [2:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOBDO;
  input [9:0]\tmp1_reg_1386[15]_i_5 ;
  input [9:0]\tmp1_reg_1386[15]_i_5_0 ;
  input [5:0]\tmp1_reg_1386[15]_i_5_1 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_1;
  wire [0:0]p_2;
  wire p_3;
  wire p_4;
  wire [13:0]q2;
  wire reg_3860;
  wire [9:0]\tmp1_reg_1386[15]_i_5 ;
  wire [9:0]\tmp1_reg_1386[15]_i_5_0 ;
  wire [5:0]\tmp1_reg_1386[15]_i_5_1 ;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_18 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DI(DI),
        .DOBDO(DOBDO),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .q2(q2),
        .reg_3860(reg_3860),
        .\tmp1_reg_1386[15]_i_5_0 (\tmp1_reg_1386[15]_i_5 ),
        .\tmp1_reg_1386[15]_i_5_1 (\tmp1_reg_1386[15]_i_5_0 ),
        .\tmp1_reg_1386[15]_i_5_2 (\tmp1_reg_1386[15]_i_5_1 ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_15
   (D,
    reg_3780,
    reg_3820,
    ap_clk,
    DOBDO,
    p);
  output [15:0]D;
  input reg_3780;
  input reg_3820;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]p;

  wire [15:0]D;
  wire [13:0]DOBDO;
  wire ap_clk;
  wire [15:0]p;
  wire reg_3780;
  wire reg_3820;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_17 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.D(D),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .p_0(p),
        .reg_3780(reg_3780),
        .reg_3820(reg_3820));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_16
   (P,
    reg_3700,
    reg_3860,
    Q,
    ap_clk,
    q2,
    DOADO);
  output [15:0]P;
  input reg_3700;
  input reg_3860;
  input [0:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOADO;

  wire [15:0]DOADO;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [13:0]q2;
  wire reg_3700;
  wire reg_3860;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .q2(q2),
        .reg_3700(reg_3700),
        .reg_3860(reg_3860));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_34
   (P,
    reg_3860,
    DI,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    S,
    p_4,
    Q,
    ap_clk,
    q2,
    DOBDO,
    \tmp1_reg_1386[15]_i_5__0 ,
    \tmp1_reg_1386[15]_i_5__0_0 ,
    \tmp1_reg_1386[15]_i_5__0_1 );
  output [14:0]P;
  output reg_3860;
  output [2:0]DI;
  output p;
  output p_0;
  output p_1;
  output [0:0]p_2;
  output p_3;
  output [0:0]S;
  output p_4;
  input [2:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOBDO;
  input [9:0]\tmp1_reg_1386[15]_i_5__0 ;
  input [9:0]\tmp1_reg_1386[15]_i_5__0_0 ;
  input [5:0]\tmp1_reg_1386[15]_i_5__0_1 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_1;
  wire [0:0]p_2;
  wire p_3;
  wire p_4;
  wire [13:0]q2;
  wire reg_3860;
  wire [9:0]\tmp1_reg_1386[15]_i_5__0 ;
  wire [9:0]\tmp1_reg_1386[15]_i_5__0_0 ;
  wire [5:0]\tmp1_reg_1386[15]_i_5__0_1 ;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_45 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DI(DI),
        .DOBDO(DOBDO),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .q2(q2),
        .reg_3860(reg_3860),
        .\tmp1_reg_1386[15]_i_5__0_0 (\tmp1_reg_1386[15]_i_5__0 ),
        .\tmp1_reg_1386[15]_i_5__0_1 (\tmp1_reg_1386[15]_i_5__0_0 ),
        .\tmp1_reg_1386[15]_i_5__0_2 (\tmp1_reg_1386[15]_i_5__0_1 ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_35
   (D,
    reg_3780,
    reg_3820,
    ap_clk,
    DOBDO,
    p);
  output [15:0]D;
  input reg_3780;
  input reg_3820;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]p;

  wire [15:0]D;
  wire [13:0]DOBDO;
  wire ap_clk;
  wire [15:0]p;
  wire reg_3780;
  wire reg_3820;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_44 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.D(D),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .p_0(p),
        .reg_3780(reg_3780),
        .reg_3820(reg_3820));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_36
   (P,
    reg_3700,
    reg_3860,
    Q,
    ap_clk,
    q2,
    DOADO);
  output [15:0]P;
  input reg_3700;
  input reg_3860;
  input [0:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOADO;

  wire [15:0]DOADO;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [13:0]q2;
  wire reg_3700;
  wire reg_3860;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_43 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .q2(q2),
        .reg_3700(reg_3700),
        .reg_3860(reg_3860));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_37
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    DOADO);
  output [15:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOADO;

  wire [15:0]D;
  wire [15:0]DOADO;
  wire ap_clk;
  wire [13:0]q0;
  wire reg_3700;
  wire reg_3740;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_42 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.D(D),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .q0(q0),
        .reg_3700(reg_3700),
        .reg_3740(reg_3740));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_38
   (P,
    reg_3780,
    reg_3740,
    p,
    DI,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    Q,
    ap_clk,
    q0,
    DOBDO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [14:0]P;
  output reg_3780;
  output reg_3740;
  output p;
  output [2:0]DI;
  output p_0;
  output p_1;
  output p_2;
  output [0:0]p_3;
  output p_4;
  output [0:0]p_5;
  output p_6;
  input [3:0]Q;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOBDO;
  input [8:0]\tmp1_reg_1386_reg[15] ;
  input [8:0]\tmp1_reg_1386_reg[15]_0 ;
  input [4:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire [0:0]p_5;
  wire p_6;
  wire [13:0]q0;
  wire reg_3740;
  wire reg_3780;
  wire [8:0]\tmp1_reg_1386_reg[15] ;
  wire [8:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [4:0]\tmp1_reg_1386_reg[15]_1 ;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_41 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DI(DI),
        .DOBDO(DOBDO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .q0(q0),
        .reg_3740(reg_3740),
        .reg_3780(reg_3780),
        .\tmp1_reg_1386_reg[15] (\tmp1_reg_1386_reg[15] ),
        .\tmp1_reg_1386_reg[15]_0 (\tmp1_reg_1386_reg[15]_0 ),
        .\tmp1_reg_1386_reg[15]_1 (\tmp1_reg_1386_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_39
   (P,
    reg_3700,
    reg_3820,
    DI,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    Q,
    ap_clk,
    DOBDO,
    DOADO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [15:0]P;
  output reg_3700;
  output reg_3820;
  output [0:0]DI;
  output p;
  output [0:0]p_0;
  output p_1;
  output [0:0]p_2;
  output p_3;
  input [4:0]Q;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]DOADO;
  input [5:0]\tmp1_reg_1386_reg[15] ;
  input [5:0]\tmp1_reg_1386_reg[15]_0 ;
  input [2:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [13:0]DOBDO;
  wire [15:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [0:0]p_2;
  wire p_3;
  wire reg_3700;
  wire reg_3820;
  wire [5:0]\tmp1_reg_1386_reg[15] ;
  wire [5:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [2:0]\tmp1_reg_1386_reg[15]_1 ;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_40 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.DI(DI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .reg_3700(reg_3700),
        .reg_3820(reg_3820),
        .\tmp1_reg_1386_reg[15] (\tmp1_reg_1386_reg[15] ),
        .\tmp1_reg_1386_reg[15]_0 (\tmp1_reg_1386_reg[15]_0 ),
        .\tmp1_reg_1386_reg[15]_1 (\tmp1_reg_1386_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1
   (P,
    reg_3700,
    reg_3860,
    Q,
    ap_clk,
    q2,
    DOADO);
  output [15:0]P;
  input reg_3700;
  input reg_3860;
  input [0:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOADO;

  wire [15:0]DOADO;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q2;
  wire reg_3700;
  wire reg_3860;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[13],q2[13],q2[13],q2[13],q2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3860),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_17
   (D,
    reg_3780,
    reg_3820,
    ap_clk,
    DOBDO,
    p_0);
  output [15:0]D;
  input reg_3780;
  input reg_3820;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]p_0;

  wire [15:0]D;
  wire [13:0]DOBDO;
  wire ap_clk;
  wire [15:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_3780;
  wire reg_3820;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[13],DOBDO[13],DOBDO[13],DOBDO[13],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3820),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_18
   (P,
    reg_3860,
    DI,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    S,
    p_5,
    Q,
    ap_clk,
    q2,
    DOBDO,
    \tmp1_reg_1386[15]_i_5_0 ,
    \tmp1_reg_1386[15]_i_5_1 ,
    \tmp1_reg_1386[15]_i_5_2 );
  output [14:0]P;
  output reg_3860;
  output [2:0]DI;
  output p_0;
  output p_1;
  output p_2;
  output [0:0]p_3;
  output p_4;
  output [0:0]S;
  output p_5;
  input [2:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOBDO;
  input [9:0]\tmp1_reg_1386[15]_i_5_0 ;
  input [9:0]\tmp1_reg_1386[15]_i_5_1 ;
  input [5:0]\tmp1_reg_1386[15]_i_5_2 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire p_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q2;
  wire reg_3860;
  wire \tmp1_reg_1386[15]_i_13_n_0 ;
  wire [9:0]\tmp1_reg_1386[15]_i_5_0 ;
  wire [9:0]\tmp1_reg_1386[15]_i_5_1 ;
  wire [5:0]\tmp1_reg_1386[15]_i_5_2 ;
  wire [15:15]tmp_137_1_reg_1336;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[13],q2[13],q2[13],q2[13],q2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3860),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],tmp_137_1_reg_1336,P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_2__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(reg_3860));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_10 
       (.I0(P[9]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [3]),
        .I2(\tmp1_reg_1386[15]_i_5_0 [3]),
        .O(p_2));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_11 
       (.I0(P[8]),
        .I1(\tmp1_reg_1386[15]_i_5_0 [2]),
        .I2(\tmp1_reg_1386[15]_i_5_1 [2]),
        .O(p_1));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_13 
       (.I0(P[6]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [0]),
        .I2(\tmp1_reg_1386[15]_i_5_0 [0]),
        .O(p_0));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_2 
       (.I0(\tmp1_reg_1386[15]_i_5_0 [4]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [4]),
        .I2(P[10]),
        .I3(p_2),
        .I4(\tmp1_reg_1386[15]_i_5_2 [2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_3 
       (.I0(\tmp1_reg_1386[15]_i_5_0 [3]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [3]),
        .I2(P[9]),
        .I3(p_1),
        .I4(\tmp1_reg_1386[15]_i_5_2 [1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_5 
       (.I0(\tmp1_reg_1386[15]_i_5_0 [1]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [1]),
        .I2(P[7]),
        .I3(p_0),
        .I4(\tmp1_reg_1386[15]_i_5_2 [0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_10 
       (.I0(P[11]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [5]),
        .I2(\tmp1_reg_1386[15]_i_5_0 [5]),
        .O(p_4));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_12 
       (.I0(P[13]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [7]),
        .I2(\tmp1_reg_1386[15]_i_5_0 [7]),
        .O(p_5));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp1_reg_1386[15]_i_13 
       (.I0(tmp_137_1_reg_1336),
        .I1(\tmp1_reg_1386[15]_i_5_1 [9]),
        .I2(\tmp1_reg_1386[15]_i_5_0 [9]),
        .I3(\tmp1_reg_1386[15]_i_5_2 [5]),
        .O(\tmp1_reg_1386[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[15]_i_3 
       (.I0(\tmp1_reg_1386[15]_i_5_0 [6]),
        .I1(\tmp1_reg_1386[15]_i_5_1 [6]),
        .I2(P[12]),
        .I3(p_4),
        .I4(\tmp1_reg_1386[15]_i_5_2 [3]),
        .O(p_3));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \tmp1_reg_1386[15]_i_5 
       (.I0(\tmp1_reg_1386[15]_i_5_2 [4]),
        .I1(p_5),
        .I2(\tmp1_reg_1386[15]_i_13_n_0 ),
        .I3(P[14]),
        .I4(\tmp1_reg_1386[15]_i_5_1 [8]),
        .I5(\tmp1_reg_1386[15]_i_5_0 [8]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_19
   (P,
    reg_3700,
    reg_3820,
    DI,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    Q,
    ap_clk,
    DOBDO,
    DOADO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [15:0]P;
  output reg_3700;
  output reg_3820;
  output [0:0]DI;
  output p_0;
  output [0:0]p_1;
  output p_2;
  output [0:0]p_3;
  output p_4;
  input [4:0]Q;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]DOADO;
  input [5:0]\tmp1_reg_1386_reg[15] ;
  input [5:0]\tmp1_reg_1386_reg[15]_0 ;
  input [2:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [13:0]DOBDO;
  wire [15:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire p_0;
  wire [0:0]p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_3700;
  wire reg_3820;
  wire [5:0]\tmp1_reg_1386_reg[15] ;
  wire [5:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [2:0]\tmp1_reg_1386_reg[15]_1 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[13],DOBDO[13],DOBDO[13],DOBDO[13],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3820),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(reg_3700));
  LUT3 #(
    .INIT(8'hFE)) 
    p_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(reg_3820));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[15]_i_2 
       (.I0(\tmp1_reg_1386_reg[15] [5]),
        .I1(P[13]),
        .I2(\tmp1_reg_1386_reg[15]_0 [5]),
        .I3(p_4),
        .I4(\tmp1_reg_1386_reg[15]_1 [2]),
        .O(p_3));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_9 
       (.I0(P[12]),
        .I1(\tmp1_reg_1386_reg[15]_0 [4]),
        .I2(\tmp1_reg_1386_reg[15] [4]),
        .O(p_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[3]_i_2 
       (.I0(\tmp1_reg_1386_reg[15] [1]),
        .I1(P[2]),
        .I2(\tmp1_reg_1386_reg[15]_0 [1]),
        .I3(p_0),
        .I4(\tmp1_reg_1386_reg[15]_1 [0]),
        .O(DI));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[3]_i_9 
       (.I0(P[1]),
        .I1(\tmp1_reg_1386_reg[15]_0 [0]),
        .I2(\tmp1_reg_1386_reg[15] [0]),
        .O(p_0));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[7]_i_12 
       (.I0(P[3]),
        .I1(\tmp1_reg_1386_reg[15]_0 [2]),
        .I2(\tmp1_reg_1386_reg[15] [2]),
        .O(p_2));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[7]_i_4 
       (.I0(\tmp1_reg_1386_reg[15] [3]),
        .I1(P[4]),
        .I2(\tmp1_reg_1386_reg[15]_0 [3]),
        .I3(p_2),
        .I4(\tmp1_reg_1386_reg[15]_1 [1]),
        .O(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_20
   (P,
    reg_3780,
    reg_3740,
    p_0,
    DI,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    Q,
    ap_clk,
    q0,
    DOBDO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [14:0]P;
  output reg_3780;
  output reg_3740;
  output p_0;
  output [2:0]DI;
  output p_1;
  output p_2;
  output p_3;
  output [0:0]p_4;
  output p_5;
  output [0:0]p_6;
  output p_7;
  input [3:0]Q;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOBDO;
  input [8:0]\tmp1_reg_1386_reg[15] ;
  input [8:0]\tmp1_reg_1386_reg[15]_0 ;
  input [4:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire [0:0]p_4;
  wire p_5;
  wire [0:0]p_6;
  wire p_7;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q0;
  wire reg_3740;
  wire reg_3780;
  wire [8:0]\tmp1_reg_1386_reg[15] ;
  wire [8:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [4:0]\tmp1_reg_1386_reg[15]_1 ;
  wire [5:5]tmp_137_0_1_reg_1326;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[13],q0[13],q0[13],q0[13],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P[14:5],tmp_137_0_1_reg_1326,P[4:0],p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_i_1__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(reg_3740));
  LUT3 #(
    .INIT(8'hFE)) 
    p_i_1__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(reg_3780));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_12 
       (.I0(P[6]),
        .I1(\tmp1_reg_1386_reg[15]_0 [5]),
        .I2(\tmp1_reg_1386_reg[15] [5]),
        .O(p_5));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_4 
       (.I0(P[7]),
        .I1(\tmp1_reg_1386_reg[15] [6]),
        .I2(\tmp1_reg_1386_reg[15]_0 [6]),
        .I3(p_5),
        .I4(\tmp1_reg_1386_reg[15]_1 [3]),
        .O(p_4));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_11 
       (.I0(P[9]),
        .I1(\tmp1_reg_1386_reg[15]_0 [7]),
        .I2(\tmp1_reg_1386_reg[15] [7]),
        .O(p_7));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[15]_i_4 
       (.I0(P[10]),
        .I1(\tmp1_reg_1386_reg[15] [8]),
        .I2(\tmp1_reg_1386_reg[15]_0 [8]),
        .I3(p_7),
        .I4(\tmp1_reg_1386_reg[15]_1 [4]),
        .O(p_6));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp1_reg_1386[3]_i_10 
       (.I0(P[2]),
        .I1(\tmp1_reg_1386_reg[15] [0]),
        .I2(\tmp1_reg_1386_reg[15]_0 [0]),
        .O(p_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[7]_i_10 
       (.I0(tmp_137_0_1_reg_1326),
        .I1(\tmp1_reg_1386_reg[15]_0 [3]),
        .I2(\tmp1_reg_1386_reg[15] [3]),
        .O(p_3));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp1_reg_1386[7]_i_11 
       (.I0(tmp_137_0_1_reg_1326),
        .I1(\tmp1_reg_1386_reg[15] [3]),
        .I2(\tmp1_reg_1386_reg[15]_0 [3]),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[7]_i_13 
       (.I0(P[2]),
        .I1(\tmp1_reg_1386_reg[15] [0]),
        .I2(\tmp1_reg_1386_reg[15]_0 [0]),
        .O(p_1));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[7]_i_2 
       (.I0(P[5]),
        .I1(\tmp1_reg_1386_reg[15] [4]),
        .I2(\tmp1_reg_1386_reg[15]_0 [4]),
        .I3(p_3),
        .I4(\tmp1_reg_1386_reg[15]_1 [2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    \tmp1_reg_1386[7]_i_3 
       (.I0(\tmp1_reg_1386_reg[15]_1 [1]),
        .I1(\tmp1_reg_1386_reg[15]_0 [2]),
        .I2(\tmp1_reg_1386_reg[15] [2]),
        .I3(P[4]),
        .I4(p_2),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[7]_i_5 
       (.I0(P[3]),
        .I1(\tmp1_reg_1386_reg[15] [1]),
        .I2(\tmp1_reg_1386_reg[15]_0 [1]),
        .I3(p_1),
        .I4(\tmp1_reg_1386_reg[15]_1 [0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_21
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    DOADO);
  output [15:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOADO;

  wire [15:0]D;
  wire [15:0]DOADO;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q0;
  wire reg_3700;
  wire reg_3740;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[13],q0[13],q0[13],q0[13],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_40
   (P,
    reg_3700,
    reg_3820,
    DI,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    Q,
    ap_clk,
    DOBDO,
    DOADO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [15:0]P;
  output reg_3700;
  output reg_3820;
  output [0:0]DI;
  output p_0;
  output [0:0]p_1;
  output p_2;
  output [0:0]p_3;
  output p_4;
  input [4:0]Q;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]DOADO;
  input [5:0]\tmp1_reg_1386_reg[15] ;
  input [5:0]\tmp1_reg_1386_reg[15]_0 ;
  input [2:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [13:0]DOBDO;
  wire [15:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire p_0;
  wire [0:0]p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_3700;
  wire reg_3820;
  wire [5:0]\tmp1_reg_1386_reg[15] ;
  wire [5:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [2:0]\tmp1_reg_1386_reg[15]_1 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[13],DOBDO[13],DOBDO[13],DOBDO[13],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3820),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_i_1__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(reg_3700));
  LUT3 #(
    .INIT(8'hFE)) 
    p_i_2__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(reg_3820));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[15]_i_2__0 
       (.I0(\tmp1_reg_1386_reg[15] [5]),
        .I1(P[13]),
        .I2(\tmp1_reg_1386_reg[15]_0 [5]),
        .I3(p_4),
        .I4(\tmp1_reg_1386_reg[15]_1 [2]),
        .O(p_3));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_9__0 
       (.I0(P[12]),
        .I1(\tmp1_reg_1386_reg[15]_0 [4]),
        .I2(\tmp1_reg_1386_reg[15] [4]),
        .O(p_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[3]_i_2__0 
       (.I0(\tmp1_reg_1386_reg[15] [1]),
        .I1(P[2]),
        .I2(\tmp1_reg_1386_reg[15]_0 [1]),
        .I3(p_0),
        .I4(\tmp1_reg_1386_reg[15]_1 [0]),
        .O(DI));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[3]_i_9__0 
       (.I0(P[1]),
        .I1(\tmp1_reg_1386_reg[15]_0 [0]),
        .I2(\tmp1_reg_1386_reg[15] [0]),
        .O(p_0));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[7]_i_12__0 
       (.I0(P[3]),
        .I1(\tmp1_reg_1386_reg[15]_0 [2]),
        .I2(\tmp1_reg_1386_reg[15] [2]),
        .O(p_2));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[7]_i_4__0 
       (.I0(\tmp1_reg_1386_reg[15] [3]),
        .I1(P[4]),
        .I2(\tmp1_reg_1386_reg[15]_0 [3]),
        .I3(p_2),
        .I4(\tmp1_reg_1386_reg[15]_1 [1]),
        .O(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_41
   (P,
    reg_3780,
    reg_3740,
    p_0,
    DI,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    Q,
    ap_clk,
    q0,
    DOBDO,
    \tmp1_reg_1386_reg[15] ,
    \tmp1_reg_1386_reg[15]_0 ,
    \tmp1_reg_1386_reg[15]_1 );
  output [14:0]P;
  output reg_3780;
  output reg_3740;
  output p_0;
  output [2:0]DI;
  output p_1;
  output p_2;
  output p_3;
  output [0:0]p_4;
  output p_5;
  output [0:0]p_6;
  output p_7;
  input [3:0]Q;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOBDO;
  input [8:0]\tmp1_reg_1386_reg[15] ;
  input [8:0]\tmp1_reg_1386_reg[15]_0 ;
  input [4:0]\tmp1_reg_1386_reg[15]_1 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire [0:0]p_4;
  wire p_5;
  wire [0:0]p_6;
  wire p_7;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q0;
  wire reg_3740;
  wire reg_3780;
  wire [8:0]\tmp1_reg_1386_reg[15] ;
  wire [8:0]\tmp1_reg_1386_reg[15]_0 ;
  wire [4:0]\tmp1_reg_1386_reg[15]_1 ;
  wire [5:5]tmp_137_0_1_reg_1326;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[13],q0[13],q0[13],q0[13],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P[14:5],tmp_137_0_1_reg_1326,P[4:0],p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_i_1__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(reg_3740));
  LUT3 #(
    .INIT(8'hFE)) 
    p_i_1__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(reg_3780));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_12__0 
       (.I0(P[6]),
        .I1(\tmp1_reg_1386_reg[15]_0 [5]),
        .I2(\tmp1_reg_1386_reg[15] [5]),
        .O(p_5));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_4__0 
       (.I0(P[7]),
        .I1(\tmp1_reg_1386_reg[15] [6]),
        .I2(\tmp1_reg_1386_reg[15]_0 [6]),
        .I3(p_5),
        .I4(\tmp1_reg_1386_reg[15]_1 [3]),
        .O(p_4));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_11__0 
       (.I0(P[9]),
        .I1(\tmp1_reg_1386_reg[15]_0 [7]),
        .I2(\tmp1_reg_1386_reg[15] [7]),
        .O(p_7));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[15]_i_4__0 
       (.I0(P[10]),
        .I1(\tmp1_reg_1386_reg[15] [8]),
        .I2(\tmp1_reg_1386_reg[15]_0 [8]),
        .I3(p_7),
        .I4(\tmp1_reg_1386_reg[15]_1 [4]),
        .O(p_6));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp1_reg_1386[3]_i_10__0 
       (.I0(P[2]),
        .I1(\tmp1_reg_1386_reg[15] [0]),
        .I2(\tmp1_reg_1386_reg[15]_0 [0]),
        .O(p_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[7]_i_10__0 
       (.I0(tmp_137_0_1_reg_1326),
        .I1(\tmp1_reg_1386_reg[15]_0 [3]),
        .I2(\tmp1_reg_1386_reg[15] [3]),
        .O(p_3));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp1_reg_1386[7]_i_11__0 
       (.I0(tmp_137_0_1_reg_1326),
        .I1(\tmp1_reg_1386_reg[15] [3]),
        .I2(\tmp1_reg_1386_reg[15]_0 [3]),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[7]_i_13__0 
       (.I0(P[2]),
        .I1(\tmp1_reg_1386_reg[15] [0]),
        .I2(\tmp1_reg_1386_reg[15]_0 [0]),
        .O(p_1));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[7]_i_2__0 
       (.I0(P[5]),
        .I1(\tmp1_reg_1386_reg[15] [4]),
        .I2(\tmp1_reg_1386_reg[15]_0 [4]),
        .I3(p_3),
        .I4(\tmp1_reg_1386_reg[15]_1 [2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    \tmp1_reg_1386[7]_i_3__0 
       (.I0(\tmp1_reg_1386_reg[15]_1 [1]),
        .I1(\tmp1_reg_1386_reg[15]_0 [2]),
        .I2(\tmp1_reg_1386_reg[15] [2]),
        .I3(P[4]),
        .I4(p_2),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[7]_i_5__0 
       (.I0(P[3]),
        .I1(\tmp1_reg_1386_reg[15] [1]),
        .I2(\tmp1_reg_1386_reg[15]_0 [1]),
        .I3(p_1),
        .I4(\tmp1_reg_1386_reg[15]_1 [0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_42
   (D,
    reg_3700,
    reg_3740,
    ap_clk,
    q0,
    DOADO);
  output [15:0]D;
  input reg_3700;
  input reg_3740;
  input ap_clk;
  input [13:0]q0;
  input [15:0]DOADO;

  wire [15:0]D;
  wire [15:0]DOADO;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q0;
  wire reg_3700;
  wire reg_3740;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[13],q0[13],q0[13],q0[13],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3740),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_43
   (P,
    reg_3700,
    reg_3860,
    Q,
    ap_clk,
    q2,
    DOADO);
  output [15:0]P;
  input reg_3700;
  input reg_3860;
  input [0:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOADO;

  wire [15:0]DOADO;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q2;
  wire reg_3700;
  wire reg_3860;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO[15],DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[13],q2[13],q2[13],q2[13],q2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3700),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3860),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_44
   (D,
    reg_3780,
    reg_3820,
    ap_clk,
    DOBDO,
    p_0);
  output [15:0]D;
  input reg_3780;
  input reg_3820;
  input ap_clk;
  input [13:0]DOBDO;
  input [15:0]p_0;

  wire [15:0]D;
  wire [13:0]DOBDO;
  wire ap_clk;
  wire [15:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_3780;
  wire reg_3820;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[13],DOBDO[13],DOBDO[13],DOBDO[13],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3820),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],D,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1_45
   (P,
    reg_3860,
    DI,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    S,
    p_5,
    Q,
    ap_clk,
    q2,
    DOBDO,
    \tmp1_reg_1386[15]_i_5__0_0 ,
    \tmp1_reg_1386[15]_i_5__0_1 ,
    \tmp1_reg_1386[15]_i_5__0_2 );
  output [14:0]P;
  output reg_3860;
  output [2:0]DI;
  output p_0;
  output p_1;
  output p_2;
  output [0:0]p_3;
  output p_4;
  output [0:0]S;
  output p_5;
  input [2:0]Q;
  input ap_clk;
  input [13:0]q2;
  input [15:0]DOBDO;
  input [9:0]\tmp1_reg_1386[15]_i_5__0_0 ;
  input [9:0]\tmp1_reg_1386[15]_i_5__0_1 ;
  input [5:0]\tmp1_reg_1386[15]_i_5__0_2 ;

  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [14:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire p_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q2;
  wire reg_3860;
  wire \tmp1_reg_1386[15]_i_13__0_n_0 ;
  wire [9:0]\tmp1_reg_1386[15]_i_5__0_0 ;
  wire [9:0]\tmp1_reg_1386[15]_i_5__0_1 ;
  wire [5:0]\tmp1_reg_1386[15]_i_5__0_2 ;
  wire [15:15]tmp_137_1_reg_1336;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO[15],DOBDO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[13],q2[13],q2[13],q2[13],q2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3860),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],tmp_137_1_reg_1336,P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_2__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(reg_3860));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_10__0 
       (.I0(P[9]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [3]),
        .I2(\tmp1_reg_1386[15]_i_5__0_0 [3]),
        .O(p_2));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_11__0 
       (.I0(P[8]),
        .I1(\tmp1_reg_1386[15]_i_5__0_0 [2]),
        .I2(\tmp1_reg_1386[15]_i_5__0_1 [2]),
        .O(p_1));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[11]_i_13__0 
       (.I0(P[6]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [0]),
        .I2(\tmp1_reg_1386[15]_i_5__0_0 [0]),
        .O(p_0));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_2__0 
       (.I0(\tmp1_reg_1386[15]_i_5__0_0 [4]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [4]),
        .I2(P[10]),
        .I3(p_2),
        .I4(\tmp1_reg_1386[15]_i_5__0_2 [2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_3__0 
       (.I0(\tmp1_reg_1386[15]_i_5__0_0 [3]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [3]),
        .I2(P[9]),
        .I3(p_1),
        .I4(\tmp1_reg_1386[15]_i_5__0_2 [1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[11]_i_5__0 
       (.I0(\tmp1_reg_1386[15]_i_5__0_0 [1]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [1]),
        .I2(P[7]),
        .I3(p_0),
        .I4(\tmp1_reg_1386[15]_i_5__0_2 [0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_10__0 
       (.I0(P[11]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [5]),
        .I2(\tmp1_reg_1386[15]_i_5__0_0 [5]),
        .O(p_4));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_1386[15]_i_12__0 
       (.I0(P[13]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [7]),
        .I2(\tmp1_reg_1386[15]_i_5__0_0 [7]),
        .O(p_5));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp1_reg_1386[15]_i_13__0 
       (.I0(tmp_137_1_reg_1336),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [9]),
        .I2(\tmp1_reg_1386[15]_i_5__0_0 [9]),
        .I3(\tmp1_reg_1386[15]_i_5__0_2 [5]),
        .O(\tmp1_reg_1386[15]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp1_reg_1386[15]_i_3__0 
       (.I0(\tmp1_reg_1386[15]_i_5__0_0 [6]),
        .I1(\tmp1_reg_1386[15]_i_5__0_1 [6]),
        .I2(P[12]),
        .I3(p_4),
        .I4(\tmp1_reg_1386[15]_i_5__0_2 [3]),
        .O(p_3));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \tmp1_reg_1386[15]_i_5__0 
       (.I0(\tmp1_reg_1386[15]_i_5__0_2 [4]),
        .I1(p_5),
        .I2(\tmp1_reg_1386[15]_i_13__0_n_0 ),
        .I3(P[14]),
        .I4(\tmp1_reg_1386[15]_i_5__0_1 [8]),
        .I5(\tmp1_reg_1386[15]_i_5__0_0 [8]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "network_out_0_id_V" *) 
module design_1_network_0_0_network_out_0_id_V
   (out_0_dest_V_address0,
    p_187_in,
    out_0_dest_V_ce0,
    \width_reg_423_reg[1] ,
    \tmp_3_reg_1454_reg[9] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \tmp_16_reg_1581_reg[8] ,
    \tmp_16_reg_1581_reg[9] ,
    \tmp_16_reg_1581_reg[8]_0 ,
    \tmp_16_reg_1581_reg[8]_1 ,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    input_data_V_dest_V_0_payload_B,
    input_data_V_dest_V_0_payload_A,
    input_data_V_dest_V_0_sel,
    \output_data_V_dest_V_1_payload_B_reg[0] ,
    output_data_V_dest_V_1_ack_in,
    output_data_V_dest_V_1_sel_wr,
    output_data_V_dest_V_1_payload_A,
    output_data_V_dest_V_1_payload_B,
    ap_clk);
  output [9:0]out_0_dest_V_address0;
  output p_187_in;
  output out_0_dest_V_ce0;
  output \width_reg_423_reg[1] ;
  output [6:0]\tmp_3_reg_1454_reg[9] ;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \tmp_16_reg_1581_reg[8] ;
  output \tmp_16_reg_1581_reg[9] ;
  output \tmp_16_reg_1581_reg[8]_0 ;
  output \tmp_16_reg_1581_reg[8]_1 ;
  input [9:0]Q;
  input [1:0]ram_reg;
  input [7:0]ram_reg_0;
  input [4:0]ram_reg_1;
  input ram_reg_2;
  input input_data_V_dest_V_0_payload_B;
  input input_data_V_dest_V_0_payload_A;
  input input_data_V_dest_V_0_sel;
  input \output_data_V_dest_V_1_payload_B_reg[0] ;
  input output_data_V_dest_V_1_ack_in;
  input output_data_V_dest_V_1_sel_wr;
  input output_data_V_dest_V_1_payload_A;
  input output_data_V_dest_V_1_payload_B;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire input_data_V_dest_V_0_payload_A;
  wire input_data_V_dest_V_0_payload_B;
  wire input_data_V_dest_V_0_sel;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire output_data_V_dest_V_1_ack_in;
  wire output_data_V_dest_V_1_payload_A;
  wire output_data_V_dest_V_1_payload_B;
  wire \output_data_V_dest_V_1_payload_B_reg[0] ;
  wire output_data_V_dest_V_1_sel_wr;
  wire p_187_in;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [1:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire \tmp_16_reg_1581_reg[8] ;
  wire \tmp_16_reg_1581_reg[8]_0 ;
  wire \tmp_16_reg_1581_reg[8]_1 ;
  wire \tmp_16_reg_1581_reg[9] ;
  wire [6:0]\tmp_3_reg_1454_reg[9] ;
  wire \width_reg_423_reg[1] ;

  design_1_network_0_0_network_out_0_id_V_ram_7 network_out_0_id_V_ram_U
       (.O(\tmp_3_reg_1454_reg[9] [6:3]),
        .Q(Q),
        .ap_clk(ap_clk),
        .\input_data_V_data_V_0_state_reg[0] (p_187_in),
        .input_data_V_dest_V_0_payload_A(input_data_V_dest_V_0_payload_A),
        .input_data_V_dest_V_0_payload_B(input_data_V_dest_V_0_payload_B),
        .input_data_V_dest_V_0_sel(input_data_V_dest_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0[7:0]),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .output_data_V_dest_V_1_ack_in(output_data_V_dest_V_1_ack_in),
        .output_data_V_dest_V_1_payload_A(output_data_V_dest_V_1_payload_A),
        .output_data_V_dest_V_1_payload_B(output_data_V_dest_V_1_payload_B),
        .\output_data_V_dest_V_1_payload_B_reg[0] (\output_data_V_dest_V_1_payload_B_reg[0] ),
        .output_data_V_dest_V_1_sel_wr(output_data_V_dest_V_1_sel_wr),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .\tmp_16_reg_1581_reg[8] (\tmp_16_reg_1581_reg[8] ),
        .\tmp_16_reg_1581_reg[8]_0 (\tmp_16_reg_1581_reg[8]_0 ),
        .\tmp_16_reg_1581_reg[8]_1 (\tmp_16_reg_1581_reg[8]_1 ),
        .\tmp_16_reg_1581_reg[9] (out_0_dest_V_address0[9:8]),
        .\tmp_16_reg_1581_reg[9]_0 (\tmp_16_reg_1581_reg[9] ),
        .\tmp_3_reg_1454_reg[4] (\tmp_3_reg_1454_reg[9] [2:0]),
        .\width_reg_423_reg[1] (\width_reg_423_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_out_0_id_V" *) 
module design_1_network_0_0_network_out_0_id_V_4
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_V_id_V_0_payload_B,
    input_data_V_id_V_0_payload_A,
    input_data_V_id_V_0_sel,
    \output_data_V_id_V_1_payload_B_reg[0] ,
    output_data_V_id_V_1_ack_in,
    output_data_V_id_V_1_sel_wr,
    output_data_V_id_V_1_payload_A,
    output_data_V_id_V_1_payload_B,
    Q,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0[0]_i_3 ,
    out_0_dest_V_address0,
    \q0[0]_i_3_0 ,
    \q0[0]_i_2 ,
    \q0[0]_i_4 ,
    out_0_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_V_id_V_0_payload_B;
  input input_data_V_id_V_0_payload_A;
  input input_data_V_id_V_0_sel;
  input \output_data_V_id_V_1_payload_B_reg[0] ;
  input output_data_V_id_V_1_ack_in;
  input output_data_V_id_V_1_sel_wr;
  input output_data_V_id_V_1_payload_A;
  input output_data_V_id_V_1_payload_B;
  input [2:0]Q;
  input [2:0]\q0_reg[0]_1 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;
  input \q0[0]_i_3 ;
  input [9:0]out_0_dest_V_address0;
  input \q0[0]_i_3_0 ;
  input \q0[0]_i_2 ;
  input \q0[0]_i_4 ;
  input out_0_dest_V_ce0;

  wire [2:0]Q;
  wire ap_clk;
  wire input_data_V_id_V_0_payload_A;
  wire input_data_V_id_V_0_payload_B;
  wire input_data_V_id_V_0_sel;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire output_data_V_id_V_1_ack_in;
  wire output_data_V_id_V_1_payload_A;
  wire output_data_V_id_V_1_payload_B;
  wire \output_data_V_id_V_1_payload_B_reg[0] ;
  wire output_data_V_id_V_1_sel_wr;
  wire \q0[0]_i_2 ;
  wire \q0[0]_i_3 ;
  wire \q0[0]_i_3_0 ;
  wire \q0[0]_i_4 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [2:0]\q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;

  design_1_network_0_0_network_out_0_id_V_ram network_out_0_id_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .input_data_V_id_V_0_payload_A(input_data_V_id_V_0_payload_A),
        .input_data_V_id_V_0_payload_B(input_data_V_id_V_0_payload_B),
        .input_data_V_id_V_0_sel(input_data_V_id_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .output_data_V_id_V_1_ack_in(output_data_V_id_V_1_ack_in),
        .output_data_V_id_V_1_payload_A(output_data_V_id_V_1_payload_A),
        .output_data_V_id_V_1_payload_B(output_data_V_id_V_1_payload_B),
        .\output_data_V_id_V_1_payload_B_reg[0] (\output_data_V_id_V_1_payload_B_reg[0] ),
        .output_data_V_id_V_1_sel_wr(output_data_V_id_V_1_sel_wr),
        .\q0[0]_i_2_0 (\q0[0]_i_2 ),
        .\q0[0]_i_3_0 (\q0[0]_i_3 ),
        .\q0[0]_i_3_1 (\q0[0]_i_3_0 ),
        .\q0[0]_i_4_0 (\q0[0]_i_4 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "network_out_0_id_V_ram" *) 
module design_1_network_0_0_network_out_0_id_V_ram
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_V_id_V_0_payload_B,
    input_data_V_id_V_0_payload_A,
    input_data_V_id_V_0_sel,
    \output_data_V_id_V_1_payload_B_reg[0] ,
    output_data_V_id_V_1_ack_in,
    output_data_V_id_V_1_sel_wr,
    output_data_V_id_V_1_payload_A,
    output_data_V_id_V_1_payload_B,
    Q,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    ap_clk,
    \q0[0]_i_3_0 ,
    out_0_dest_V_address0,
    \q0[0]_i_3_1 ,
    \q0[0]_i_2_0 ,
    \q0[0]_i_4_0 ,
    out_0_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_V_id_V_0_payload_B;
  input input_data_V_id_V_0_payload_A;
  input input_data_V_id_V_0_sel;
  input \output_data_V_id_V_1_payload_B_reg[0] ;
  input output_data_V_id_V_1_ack_in;
  input output_data_V_id_V_1_sel_wr;
  input output_data_V_id_V_1_payload_A;
  input output_data_V_id_V_1_payload_B;
  input [2:0]Q;
  input [2:0]\q0_reg[0]_2 ;
  input [0:0]\q0_reg[0]_3 ;
  input ap_clk;
  input \q0[0]_i_3_0 ;
  input [9:0]out_0_dest_V_address0;
  input \q0[0]_i_3_1 ;
  input \q0[0]_i_2_0 ;
  input \q0[0]_i_4_0 ;
  input out_0_dest_V_ce0;

  wire [2:0]Q;
  wire ap_clk;
  wire input_data_V_id_V_0_data_out;
  wire input_data_V_id_V_0_payload_A;
  wire input_data_V_id_V_0_payload_B;
  wire input_data_V_id_V_0_sel;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire output_data_V_id_V_1_ack_in;
  wire output_data_V_id_V_1_payload_A;
  wire output_data_V_id_V_1_payload_B;
  wire \output_data_V_id_V_1_payload_B_reg[0] ;
  wire output_data_V_id_V_1_sel_wr;
  wire \q0[0]_i_1__3_n_0 ;
  wire \q0[0]_i_2_0 ;
  wire \q0[0]_i_2_n_0 ;
  wire \q0[0]_i_3_0 ;
  wire \q0[0]_i_3_1 ;
  wire \q0[0]_i_3_n_0 ;
  wire \q0[0]_i_4_0 ;
  wire \q0[0]_i_4_n_0 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [2:0]\q0_reg[0]_2 ;
  wire [0:0]\q0_reg[0]_3 ;
  wire \q0_reg_n_0_[0] ;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_255_0_0_n_0;
  wire ram_reg_256_511_0_0_n_0;
  wire ram_reg_512_767_0_0_n_0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_V_id_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(\output_data_V_id_V_1_payload_B_reg[0] ),
        .I2(output_data_V_id_V_1_ack_in),
        .I3(output_data_V_id_V_1_sel_wr),
        .I4(output_data_V_id_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \output_data_V_id_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(\output_data_V_id_V_1_payload_B_reg[0] ),
        .I2(output_data_V_id_V_1_ack_in),
        .I3(output_data_V_id_V_1_sel_wr),
        .I4(output_data_V_id_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q0[0]_i_1__3 
       (.I0(\q0[0]_i_2_n_0 ),
        .I1(out_0_dest_V_address0[9]),
        .I2(\q0[0]_i_3_n_0 ),
        .I3(out_0_dest_V_ce0),
        .I4(\q0_reg_n_0_[0] ),
        .O(\q0[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \q0[0]_i_2 
       (.I0(out_0_dest_V_address0[6]),
        .I1(\q0[0]_i_4_n_0 ),
        .I2(out_0_dest_V_address0[7]),
        .I3(out_0_dest_V_address0[8]),
        .I4(ram_reg_512_767_0_0_n_0),
        .O(\q0[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \q0[0]_i_3 
       (.I0(ram_reg_256_511_0_0_n_0),
        .I1(Q[2]),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_2 [2]),
        .I4(ram_reg_0_255_0_0_n_0),
        .O(\q0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \q0[0]_i_4 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_2 [0]),
        .I2(ram_reg_0_15_0_0_n_0),
        .I3(\q0_reg[0]_2 [1]),
        .I4(\q0_reg[0]_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[0]_i_1__3_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(out_0_dest_V_address0[0]),
        .A1(out_0_dest_V_address0[1]),
        .A2(out_0_dest_V_address0[2]),
        .A3(out_0_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_V_id_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_4_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(out_0_dest_V_address0[7:0]),
        .D(input_data_V_id_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_3_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1
       (.I0(input_data_V_id_V_0_payload_B),
        .I1(input_data_V_id_V_0_payload_A),
        .I2(input_data_V_id_V_0_sel),
        .O(input_data_V_id_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(out_0_dest_V_address0[7:0]),
        .D(input_data_V_id_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_3_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(out_0_dest_V_address0[7:0]),
        .D(input_data_V_id_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2_0 ));
endmodule

(* ORIG_REF_NAME = "network_out_0_id_V_ram" *) 
module design_1_network_0_0_network_out_0_id_V_ram_7
   (out_0_dest_V_address0,
    \input_data_V_data_V_0_state_reg[0] ,
    out_0_dest_V_ce0,
    \width_reg_423_reg[1] ,
    \tmp_16_reg_1581_reg[9] ,
    O,
    \tmp_3_reg_1454_reg[4] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \tmp_16_reg_1581_reg[8] ,
    \tmp_16_reg_1581_reg[9]_0 ,
    \tmp_16_reg_1581_reg[8]_0 ,
    \tmp_16_reg_1581_reg[8]_1 ,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    input_data_V_dest_V_0_payload_B,
    input_data_V_dest_V_0_payload_A,
    input_data_V_dest_V_0_sel,
    \output_data_V_dest_V_1_payload_B_reg[0] ,
    output_data_V_dest_V_1_ack_in,
    output_data_V_dest_V_1_sel_wr,
    output_data_V_dest_V_1_payload_A,
    output_data_V_dest_V_1_payload_B,
    ap_clk);
  output [7:0]out_0_dest_V_address0;
  output \input_data_V_data_V_0_state_reg[0] ;
  output out_0_dest_V_ce0;
  output \width_reg_423_reg[1] ;
  output [1:0]\tmp_16_reg_1581_reg[9] ;
  output [3:0]O;
  output [2:0]\tmp_3_reg_1454_reg[4] ;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \tmp_16_reg_1581_reg[8] ;
  output \tmp_16_reg_1581_reg[9]_0 ;
  output \tmp_16_reg_1581_reg[8]_0 ;
  output \tmp_16_reg_1581_reg[8]_1 ;
  input [9:0]Q;
  input [1:0]ram_reg;
  input [7:0]ram_reg_0;
  input [4:0]ram_reg_1;
  input ram_reg_2;
  input input_data_V_dest_V_0_payload_B;
  input input_data_V_dest_V_0_payload_A;
  input input_data_V_dest_V_0_sel;
  input \output_data_V_dest_V_1_payload_B_reg[0] ;
  input output_data_V_dest_V_1_ack_in;
  input output_data_V_dest_V_1_sel_wr;
  input output_data_V_dest_V_1_payload_A;
  input output_data_V_dest_V_1_payload_B;
  input ap_clk;

  wire [3:0]O;
  wire [9:0]Q;
  wire ap_clk;
  wire \input_data_V_data_V_0_state_reg[0] ;
  wire input_data_V_dest_V_0_data_out;
  wire input_data_V_dest_V_0_payload_A;
  wire input_data_V_dest_V_0_payload_B;
  wire input_data_V_dest_V_0_sel;
  wire [7:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire output_data_V_dest_V_1_ack_in;
  wire output_data_V_dest_V_1_payload_A;
  wire output_data_V_dest_V_1_payload_B;
  wire \output_data_V_dest_V_1_payload_B_reg[0] ;
  wire output_data_V_dest_V_1_sel_wr;
  wire \q0[0]_i_1__4_n_0 ;
  wire \q0[0]_i_2__0_n_0 ;
  wire \q0[0]_i_3__0_n_0 ;
  wire \q0[0]_i_4__0_n_0 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg_n_0_[0] ;
  wire [1:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_0_15_0_0_i_2_n_0;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_255_0_0_n_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_256_511_0_0_n_0;
  wire ram_reg_512_767_0_0_n_0;
  wire ram_reg_i_30__2_n_1;
  wire ram_reg_i_30__2_n_2;
  wire ram_reg_i_30__2_n_3;
  wire ram_reg_i_32__5_n_0;
  wire ram_reg_i_32__5_n_1;
  wire ram_reg_i_32__5_n_2;
  wire ram_reg_i_32__5_n_3;
  wire ram_reg_i_35__4_n_0;
  wire ram_reg_i_36__5_n_0;
  wire ram_reg_i_37__3_n_0;
  wire \tmp_16_reg_1581_reg[8] ;
  wire \tmp_16_reg_1581_reg[8]_0 ;
  wire \tmp_16_reg_1581_reg[8]_1 ;
  wire [1:0]\tmp_16_reg_1581_reg[9] ;
  wire \tmp_16_reg_1581_reg[9]_0 ;
  wire [2:0]\tmp_3_reg_1454_reg[4] ;
  wire [2:2]tmp_7_cast_fu_1137_p1;
  wire \width_reg_423_reg[1] ;
  wire [3:3]NLW_ram_reg_i_30__2_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_32__5_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_V_dest_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(\output_data_V_dest_V_1_payload_B_reg[0] ),
        .I2(output_data_V_dest_V_1_ack_in),
        .I3(output_data_V_dest_V_1_sel_wr),
        .I4(output_data_V_dest_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \output_data_V_dest_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(\output_data_V_dest_V_1_payload_B_reg[0] ),
        .I2(output_data_V_dest_V_1_ack_in),
        .I3(output_data_V_dest_V_1_sel_wr),
        .I4(output_data_V_dest_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q0[0]_i_1__4 
       (.I0(\q0[0]_i_2__0_n_0 ),
        .I1(\tmp_16_reg_1581_reg[9] [1]),
        .I2(\q0[0]_i_3__0_n_0 ),
        .I3(out_0_dest_V_ce0),
        .I4(\q0_reg_n_0_[0] ),
        .O(\q0[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \q0[0]_i_2__0 
       (.I0(out_0_dest_V_address0[6]),
        .I1(\q0[0]_i_4__0_n_0 ),
        .I2(out_0_dest_V_address0[7]),
        .I3(\tmp_16_reg_1581_reg[9] [0]),
        .I4(ram_reg_512_767_0_0_n_0),
        .O(\q0[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \q0[0]_i_3__0 
       (.I0(ram_reg_256_511_0_0_n_0),
        .I1(Q[8]),
        .I2(ram_reg[1]),
        .I3(O[2]),
        .I4(ram_reg_0_255_0_0_n_0),
        .O(\q0[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \q0[0]_i_4__0 
       (.I0(Q[4]),
        .I1(\tmp_3_reg_1454_reg[4] [1]),
        .I2(ram_reg_0_15_0_0_n_0),
        .I3(\tmp_3_reg_1454_reg[4] [2]),
        .I4(ram_reg[1]),
        .I5(Q[5]),
        .O(\q0[0]_i_4__0_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[0]_i_1__4_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(out_0_dest_V_address0[0]),
        .A1(out_0_dest_V_address0[1]),
        .A2(out_0_dest_V_address0[2]),
        .A3(out_0_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_V_dest_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\tmp_16_reg_1581_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ram_reg_0_15_0_0_i_2_n_0),
        .I1(out_0_dest_V_address0[5]),
        .I2(out_0_dest_V_address0[4]),
        .I3(out_0_dest_V_address0[7]),
        .I4(out_0_dest_V_address0[6]),
        .O(\tmp_16_reg_1581_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\input_data_V_data_V_0_state_reg[0] ),
        .I1(Q[8]),
        .I2(ram_reg[1]),
        .I3(O[2]),
        .I4(Q[9]),
        .I5(O[3]),
        .O(ram_reg_0_15_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(out_0_dest_V_address0),
        .D(input_data_V_dest_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\tmp_16_reg_1581_reg[8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__0
       (.I0(input_data_V_dest_V_0_payload_B),
        .I1(input_data_V_dest_V_0_payload_A),
        .I2(input_data_V_dest_V_0_sel),
        .O(input_data_V_dest_V_0_data_out));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    ram_reg_0_255_0_0_i_2
       (.I0(\input_data_V_data_V_0_state_reg[0] ),
        .I1(Q[8]),
        .I2(ram_reg[1]),
        .I3(O[2]),
        .I4(Q[9]),
        .I5(O[3]),
        .O(\tmp_16_reg_1581_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(out_0_dest_V_address0),
        .D(input_data_V_dest_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\tmp_16_reg_1581_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    ram_reg_256_511_0_0_i_1
       (.I0(O[3]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(ram_reg[1]),
        .I4(O[2]),
        .I5(\input_data_V_data_V_0_state_reg[0] ),
        .O(\tmp_16_reg_1581_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(out_0_dest_V_address0),
        .D(input_data_V_dest_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\tmp_16_reg_1581_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    ram_reg_512_767_0_0_i_1
       (.I0(O[2]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(ram_reg[1]),
        .I4(O[3]),
        .I5(\input_data_V_data_V_0_state_reg[0] ),
        .O(\tmp_16_reg_1581_reg[8]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__6
       (.I0(Q[1]),
        .I1(ram_reg[1]),
        .I2(ram_reg_1[1]),
        .O(out_0_dest_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__7
       (.I0(Q[0]),
        .I1(ram_reg[1]),
        .I2(ram_reg_1[0]),
        .O(out_0_dest_V_address0[0]));
  LUT4 #(
    .INIT(16'hF8FF)) 
    ram_reg_i_1__6
       (.I0(ram_reg[0]),
        .I1(ram_reg_2),
        .I2(ram_reg[1]),
        .I3(\width_reg_423_reg[1] ),
        .O(out_0_dest_V_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_28__4
       (.I0(ram_reg_i_35__4_n_0),
        .I1(ram_reg_2),
        .I2(ram_reg[0]),
        .O(\input_data_V_data_V_0_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    ram_reg_i_29__4
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_1[4]),
        .I2(ram_reg_1[3]),
        .I3(ram_reg_1[2]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg[0]),
        .O(\width_reg_423_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__5
       (.I0(Q[9]),
        .I1(ram_reg[1]),
        .I2(O[3]),
        .O(\tmp_16_reg_1581_reg[9] [1]));
  CARRY4 ram_reg_i_30__2
       (.CI(ram_reg_i_32__5_n_0),
        .CO({NLW_ram_reg_i_30__2_CO_UNCONNECTED[3],ram_reg_i_30__2_n_1,ram_reg_i_30__2_n_2,ram_reg_i_30__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(ram_reg_0[7:4]));
  CARRY4 ram_reg_i_32__5
       (.CI(1'b0),
        .CO({ram_reg_i_32__5_n_0,ram_reg_i_32__5_n_1,ram_reg_i_32__5_n_2,ram_reg_i_32__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0[2:0]}),
        .O({\tmp_3_reg_1454_reg[4] ,NLW_ram_reg_i_32__5_O_UNCONNECTED[0]}),
        .S({ram_reg_0[3],ram_reg_i_36__5_n_0,ram_reg_i_37__3_n_0,tmp_7_cast_fu_1137_p1}));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    ram_reg_i_35__4
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[2]),
        .I2(ram_reg_1[3]),
        .I3(ram_reg_1[4]),
        .I4(ram_reg_1[1]),
        .O(ram_reg_i_35__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_36__5
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_1[4]),
        .O(ram_reg_i_36__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37__3
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_1[3]),
        .O(ram_reg_i_37__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_38__2
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_1[2]),
        .O(tmp_7_cast_fu_1137_p1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__5
       (.I0(Q[8]),
        .I1(ram_reg[1]),
        .I2(O[2]),
        .O(\tmp_16_reg_1581_reg[9] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__5
       (.I0(Q[7]),
        .I1(ram_reg[1]),
        .I2(O[1]),
        .O(out_0_dest_V_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__5
       (.I0(Q[6]),
        .I1(ram_reg[1]),
        .I2(O[0]),
        .O(out_0_dest_V_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__5
       (.I0(Q[5]),
        .I1(ram_reg[1]),
        .I2(\tmp_3_reg_1454_reg[4] [2]),
        .O(out_0_dest_V_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__5
       (.I0(Q[4]),
        .I1(ram_reg[1]),
        .I2(\tmp_3_reg_1454_reg[4] [1]),
        .O(out_0_dest_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__5
       (.I0(Q[3]),
        .I1(ram_reg[1]),
        .I2(\tmp_3_reg_1454_reg[4] [0]),
        .O(out_0_dest_V_address0[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    ram_reg_i_9__6
       (.I0(Q[2]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0[0]),
        .I3(ram_reg_1[2]),
        .O(out_0_dest_V_address0[2]));
endmodule

(* ORIG_REF_NAME = "network_out_0_keep_V" *) 
module design_1_network_0_0_network_out_0_keep_V
   (D,
    ap_clk,
    out_0_dest_V_ce0,
    out_0_dest_V_address0,
    p_187_in,
    input_data_V_keep_V_0_payload_B,
    input_data_V_keep_V_0_payload_A,
    input_data_V_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input out_0_dest_V_ce0;
  input [9:0]out_0_dest_V_address0;
  input p_187_in;
  input [1:0]input_data_V_keep_V_0_payload_B;
  input [1:0]input_data_V_keep_V_0_payload_A;
  input input_data_V_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire [1:0]input_data_V_keep_V_0_payload_A;
  wire [1:0]input_data_V_keep_V_0_payload_B;
  wire input_data_V_keep_V_0_sel;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire p_187_in;

  design_1_network_0_0_network_out_0_keep_V_ram_6 network_out_0_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_V_keep_V_0_payload_A(input_data_V_keep_V_0_payload_A),
        .input_data_V_keep_V_0_payload_B(input_data_V_keep_V_0_payload_B),
        .input_data_V_keep_V_0_sel(input_data_V_keep_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .p_187_in(p_187_in));
endmodule

(* ORIG_REF_NAME = "network_out_0_keep_V" *) 
module design_1_network_0_0_network_out_0_keep_V_5
   (D,
    ap_clk,
    out_0_dest_V_ce0,
    out_0_dest_V_address0,
    p_187_in,
    input_data_V_strb_V_0_payload_B,
    input_data_V_strb_V_0_payload_A,
    input_data_V_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input out_0_dest_V_ce0;
  input [9:0]out_0_dest_V_address0;
  input p_187_in;
  input [1:0]input_data_V_strb_V_0_payload_B;
  input [1:0]input_data_V_strb_V_0_payload_A;
  input input_data_V_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire [1:0]input_data_V_strb_V_0_payload_A;
  wire [1:0]input_data_V_strb_V_0_payload_B;
  wire input_data_V_strb_V_0_sel;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire p_187_in;

  design_1_network_0_0_network_out_0_keep_V_ram network_out_0_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_V_strb_V_0_payload_A(input_data_V_strb_V_0_payload_A),
        .input_data_V_strb_V_0_payload_B(input_data_V_strb_V_0_payload_B),
        .input_data_V_strb_V_0_sel(input_data_V_strb_V_0_sel),
        .out_0_dest_V_address0(out_0_dest_V_address0),
        .out_0_dest_V_ce0(out_0_dest_V_ce0),
        .p_187_in(p_187_in));
endmodule

(* ORIG_REF_NAME = "network_out_0_keep_V_ram" *) 
module design_1_network_0_0_network_out_0_keep_V_ram
   (D,
    ap_clk,
    out_0_dest_V_ce0,
    out_0_dest_V_address0,
    p_187_in,
    input_data_V_strb_V_0_payload_B,
    input_data_V_strb_V_0_payload_A,
    input_data_V_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input out_0_dest_V_ce0;
  input [9:0]out_0_dest_V_address0;
  input p_187_in;
  input [1:0]input_data_V_strb_V_0_payload_B;
  input [1:0]input_data_V_strb_V_0_payload_A;
  input input_data_V_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire [1:0]input_data_V_strb_V_0_data_out;
  wire [1:0]input_data_V_strb_V_0_payload_A;
  wire [1:0]input_data_V_strb_V_0_payload_B;
  wire input_data_V_strb_V_0_sel;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire p_187_in;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({out_0_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_V_strb_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(out_0_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({p_187_in,p_187_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__9
       (.I0(input_data_V_strb_V_0_payload_B[1]),
        .I1(input_data_V_strb_V_0_payload_A[1]),
        .I2(input_data_V_strb_V_0_sel),
        .O(input_data_V_strb_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__9
       (.I0(input_data_V_strb_V_0_payload_B[0]),
        .I1(input_data_V_strb_V_0_payload_A[0]),
        .I2(input_data_V_strb_V_0_sel),
        .O(input_data_V_strb_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_out_0_keep_V_ram" *) 
module design_1_network_0_0_network_out_0_keep_V_ram_6
   (D,
    ap_clk,
    out_0_dest_V_ce0,
    out_0_dest_V_address0,
    p_187_in,
    input_data_V_keep_V_0_payload_B,
    input_data_V_keep_V_0_payload_A,
    input_data_V_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input out_0_dest_V_ce0;
  input [9:0]out_0_dest_V_address0;
  input p_187_in;
  input [1:0]input_data_V_keep_V_0_payload_B;
  input [1:0]input_data_V_keep_V_0_payload_A;
  input input_data_V_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire [1:0]input_data_V_keep_V_0_data_out;
  wire [1:0]input_data_V_keep_V_0_payload_A;
  wire [1:0]input_data_V_keep_V_0_payload_B;
  wire input_data_V_keep_V_0_sel;
  wire [9:0]out_0_dest_V_address0;
  wire out_0_dest_V_ce0;
  wire p_187_in;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({out_0_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_V_keep_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(out_0_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({p_187_in,p_187_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__7
       (.I0(input_data_V_keep_V_0_payload_B[1]),
        .I1(input_data_V_keep_V_0_payload_A[1]),
        .I2(input_data_V_keep_V_0_sel),
        .O(input_data_V_keep_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__7
       (.I0(input_data_V_keep_V_0_payload_B[0]),
        .I1(input_data_V_keep_V_0_payload_A[0]),
        .I2(input_data_V_keep_V_0_sel),
        .O(input_data_V_keep_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16" *) 
module design_1_network_0_0_padding2d_fix16
   (Padding2D_4_array_ce0,
    D,
    WEA,
    \ap_CS_fsm_reg[7]_0 ,
    input_r_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    d0,
    grp_padding2d_fix16_fu_574_output_r_address0,
    input_r_address0,
    Q,
    ram_reg_0,
    grp_padding2d_fix16_fu_574_ap_start_reg,
    q0,
    ap_clk,
    SR);
  output Padding2D_4_array_ce0;
  output [1:0]D;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[7]_0 ;
  output input_r_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [15:0]d0;
  output [13:0]grp_padding2d_fix16_fu_574_output_r_address0;
  output [13:0]input_r_address0;
  input [1:0]Q;
  input ram_reg_0;
  input grp_padding2d_fix16_fu_574_ap_start_reg;
  input [15:0]q0;
  input ap_clk;
  input [0:0]SR;

  wire [15:0]A;
  wire [1:0]D;
  wire Padding2D_4_array_ce0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire \ap_CS_fsm[10]_i_10_n_0 ;
  wire \ap_CS_fsm[10]_i_11_n_0 ;
  wire \ap_CS_fsm[10]_i_12_n_0 ;
  wire \ap_CS_fsm[10]_i_13_n_0 ;
  wire \ap_CS_fsm[10]_i_14_n_0 ;
  wire \ap_CS_fsm[10]_i_4_n_0 ;
  wire \ap_CS_fsm[10]_i_5_n_0 ;
  wire \ap_CS_fsm[10]_i_6_n_0 ;
  wire \ap_CS_fsm[10]_i_7_n_0 ;
  wire \ap_CS_fsm[10]_i_8__0_n_0 ;
  wire \ap_CS_fsm[10]_i_9_n_0 ;
  wire \ap_CS_fsm[2]_i_4__4_n_0 ;
  wire \ap_CS_fsm[2]_i_5__4_n_0 ;
  wire \ap_CS_fsm[2]_i_6__4_n_0 ;
  wire \ap_CS_fsm[2]_i_7__4_n_0 ;
  wire \ap_CS_fsm[2]_i_8__8_n_0 ;
  wire \ap_CS_fsm[2]_i_9__4_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_13_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_4__4_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_8__4_n_0 ;
  wire \ap_CS_fsm[3]_i_9__3_n_0 ;
  wire \ap_CS_fsm[4]_i_1__10_n_0 ;
  wire \ap_CS_fsm[7]_i_1__5_n_0 ;
  wire \ap_CS_fsm[8]_i_10_n_0 ;
  wire \ap_CS_fsm[8]_i_11_n_0 ;
  wire \ap_CS_fsm[8]_i_12_n_0 ;
  wire \ap_CS_fsm[8]_i_13__0_n_0 ;
  wire \ap_CS_fsm[8]_i_14_n_0 ;
  wire \ap_CS_fsm[8]_i_15_n_0 ;
  wire \ap_CS_fsm[8]_i_16__1_n_0 ;
  wire \ap_CS_fsm[8]_i_17__1_n_0 ;
  wire \ap_CS_fsm[8]_i_18__0_n_0 ;
  wire \ap_CS_fsm[8]_i_19_n_0 ;
  wire \ap_CS_fsm[8]_i_20_n_0 ;
  wire \ap_CS_fsm[8]_i_21_n_0 ;
  wire \ap_CS_fsm[8]_i_22_n_0 ;
  wire \ap_CS_fsm[8]_i_23_n_0 ;
  wire \ap_CS_fsm[8]_i_24_n_0 ;
  wire \ap_CS_fsm[8]_i_25_n_0 ;
  wire \ap_CS_fsm[8]_i_26_n_0 ;
  wire \ap_CS_fsm[8]_i_27_n_0 ;
  wire \ap_CS_fsm[8]_i_5_n_0 ;
  wire \ap_CS_fsm[8]_i_6_n_0 ;
  wire \ap_CS_fsm[8]_i_7_n_0 ;
  wire \ap_CS_fsm[8]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[10]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[10]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[10]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[10]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[10]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[10]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[10]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8]_i_28_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_28_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_29_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_29_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_29_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_29_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_30_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_30_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_30_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_30_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_9_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_9_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_9_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire [15:0]d0;
  wire [13:0]data0;
  wire [13:0]data1;
  wire [13:0]data2;
  wire [15:0]depth_1_fu_289_p2;
  wire [15:0]depth_1_reg_589;
  wire \depth_1_reg_589_reg[12]_i_1_n_0 ;
  wire \depth_1_reg_589_reg[12]_i_1_n_1 ;
  wire \depth_1_reg_589_reg[12]_i_1_n_2 ;
  wire \depth_1_reg_589_reg[12]_i_1_n_3 ;
  wire \depth_1_reg_589_reg[15]_i_1_n_2 ;
  wire \depth_1_reg_589_reg[15]_i_1_n_3 ;
  wire \depth_1_reg_589_reg[4]_i_1_n_0 ;
  wire \depth_1_reg_589_reg[4]_i_1_n_1 ;
  wire \depth_1_reg_589_reg[4]_i_1_n_2 ;
  wire \depth_1_reg_589_reg[4]_i_1_n_3 ;
  wire \depth_1_reg_589_reg[8]_i_1_n_0 ;
  wire \depth_1_reg_589_reg[8]_i_1_n_1 ;
  wire \depth_1_reg_589_reg[8]_i_1_n_2 ;
  wire \depth_1_reg_589_reg[8]_i_1_n_3 ;
  wire [15:0]depth_reg_128;
  wire \depth_reg_128[15]_i_2_n_0 ;
  wire exitcond2_fu_284_p2;
  wire grp_padding2d_fix16_fu_574_ap_start_reg;
  wire [13:0]grp_padding2d_fix16_fu_574_output_r_address0;
  wire \height1_reg_174[0]_i_4_n_0 ;
  wire [15:0]height1_reg_174_reg;
  wire \height1_reg_174_reg[0]_i_3_n_0 ;
  wire \height1_reg_174_reg[0]_i_3_n_1 ;
  wire \height1_reg_174_reg[0]_i_3_n_2 ;
  wire \height1_reg_174_reg[0]_i_3_n_3 ;
  wire \height1_reg_174_reg[0]_i_3_n_4 ;
  wire \height1_reg_174_reg[0]_i_3_n_5 ;
  wire \height1_reg_174_reg[0]_i_3_n_6 ;
  wire \height1_reg_174_reg[0]_i_3_n_7 ;
  wire \height1_reg_174_reg[12]_i_1_n_1 ;
  wire \height1_reg_174_reg[12]_i_1_n_2 ;
  wire \height1_reg_174_reg[12]_i_1_n_3 ;
  wire \height1_reg_174_reg[12]_i_1_n_4 ;
  wire \height1_reg_174_reg[12]_i_1_n_5 ;
  wire \height1_reg_174_reg[12]_i_1_n_6 ;
  wire \height1_reg_174_reg[12]_i_1_n_7 ;
  wire \height1_reg_174_reg[4]_i_1_n_0 ;
  wire \height1_reg_174_reg[4]_i_1_n_1 ;
  wire \height1_reg_174_reg[4]_i_1_n_2 ;
  wire \height1_reg_174_reg[4]_i_1_n_3 ;
  wire \height1_reg_174_reg[4]_i_1_n_4 ;
  wire \height1_reg_174_reg[4]_i_1_n_5 ;
  wire \height1_reg_174_reg[4]_i_1_n_6 ;
  wire \height1_reg_174_reg[4]_i_1_n_7 ;
  wire \height1_reg_174_reg[8]_i_1_n_0 ;
  wire \height1_reg_174_reg[8]_i_1_n_1 ;
  wire \height1_reg_174_reg[8]_i_1_n_2 ;
  wire \height1_reg_174_reg[8]_i_1_n_3 ;
  wire \height1_reg_174_reg[8]_i_1_n_4 ;
  wire \height1_reg_174_reg[8]_i_1_n_5 ;
  wire \height1_reg_174_reg[8]_i_1_n_6 ;
  wire \height1_reg_174_reg[8]_i_1_n_7 ;
  wire [15:0]height5_0_in_reg_206;
  wire \height5_0_in_reg_206[0]_i_1_n_0 ;
  wire \height5_0_in_reg_206[10]_i_1_n_0 ;
  wire \height5_0_in_reg_206[11]_i_1_n_0 ;
  wire \height5_0_in_reg_206[12]_i_1_n_0 ;
  wire \height5_0_in_reg_206[13]_i_1_n_0 ;
  wire \height5_0_in_reg_206[14]_i_1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_11_n_0 ;
  wire \height5_0_in_reg_206[15]_i_12_n_0 ;
  wire \height5_0_in_reg_206[15]_i_13_n_0 ;
  wire \height5_0_in_reg_206[15]_i_14__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_15_n_0 ;
  wire \height5_0_in_reg_206[15]_i_16_n_0 ;
  wire \height5_0_in_reg_206[15]_i_17__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_18__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_19__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_20_n_0 ;
  wire \height5_0_in_reg_206[15]_i_21_n_0 ;
  wire \height5_0_in_reg_206[15]_i_22_n_0 ;
  wire \height5_0_in_reg_206[15]_i_23_n_0 ;
  wire \height5_0_in_reg_206[15]_i_24_n_0 ;
  wire \height5_0_in_reg_206[15]_i_25_n_0 ;
  wire \height5_0_in_reg_206[15]_i_26_n_0 ;
  wire \height5_0_in_reg_206[15]_i_27_n_0 ;
  wire \height5_0_in_reg_206[15]_i_28_n_0 ;
  wire \height5_0_in_reg_206[15]_i_2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_6_n_0 ;
  wire \height5_0_in_reg_206[15]_i_7_n_0 ;
  wire \height5_0_in_reg_206[15]_i_8_n_0 ;
  wire \height5_0_in_reg_206[15]_i_9_n_0 ;
  wire \height5_0_in_reg_206[1]_i_1_n_0 ;
  wire \height5_0_in_reg_206[2]_i_1_n_0 ;
  wire \height5_0_in_reg_206[3]_i_1_n_0 ;
  wire \height5_0_in_reg_206[4]_i_1_n_0 ;
  wire \height5_0_in_reg_206[5]_i_1_n_0 ;
  wire \height5_0_in_reg_206[6]_i_1_n_0 ;
  wire \height5_0_in_reg_206[7]_i_1_n_0 ;
  wire \height5_0_in_reg_206[8]_i_1_n_0 ;
  wire \height5_0_in_reg_206[9]_i_1_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_10_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_10_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_10_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_10_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_3_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_3_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_3_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_4_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_4_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_4_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_5_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_5_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_5_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_5_n_3 ;
  wire [15:0]height_2_reg_664;
  wire \height_2_reg_664_reg[12]_i_1_n_0 ;
  wire \height_2_reg_664_reg[12]_i_1_n_1 ;
  wire \height_2_reg_664_reg[12]_i_1_n_2 ;
  wire \height_2_reg_664_reg[12]_i_1_n_3 ;
  wire \height_2_reg_664_reg[15]_i_1_n_2 ;
  wire \height_2_reg_664_reg[15]_i_1_n_3 ;
  wire \height_2_reg_664_reg[4]_i_1_n_0 ;
  wire \height_2_reg_664_reg[4]_i_1_n_1 ;
  wire \height_2_reg_664_reg[4]_i_1_n_2 ;
  wire \height_2_reg_664_reg[4]_i_1_n_3 ;
  wire \height_2_reg_664_reg[8]_i_1_n_0 ;
  wire \height_2_reg_664_reg[8]_i_1_n_1 ;
  wire \height_2_reg_664_reg[8]_i_1_n_2 ;
  wire \height_2_reg_664_reg[8]_i_1_n_3 ;
  wire [13:0]input_r_address0;
  wire input_r_ce0;
  wire [16:1]next_mul3_fu_274_p2;
  wire [16:1]next_mul3_reg_576;
  wire \next_mul3_reg_576[5]_i_2_n_0 ;
  wire \next_mul3_reg_576[5]_i_3_n_0 ;
  wire \next_mul3_reg_576[5]_i_4_n_0 ;
  wire \next_mul3_reg_576_reg[13]_i_1_n_0 ;
  wire \next_mul3_reg_576_reg[13]_i_1_n_1 ;
  wire \next_mul3_reg_576_reg[13]_i_1_n_2 ;
  wire \next_mul3_reg_576_reg[13]_i_1_n_3 ;
  wire \next_mul3_reg_576_reg[16]_i_1_n_2 ;
  wire \next_mul3_reg_576_reg[16]_i_1_n_3 ;
  wire \next_mul3_reg_576_reg[5]_i_1_n_0 ;
  wire \next_mul3_reg_576_reg[5]_i_1_n_1 ;
  wire \next_mul3_reg_576_reg[5]_i_1_n_2 ;
  wire \next_mul3_reg_576_reg[5]_i_1_n_3 ;
  wire \next_mul3_reg_576_reg[9]_i_1_n_0 ;
  wire \next_mul3_reg_576_reg[9]_i_1_n_1 ;
  wire \next_mul3_reg_576_reg[9]_i_1_n_2 ;
  wire \next_mul3_reg_576_reg[9]_i_1_n_3 ;
  wire [13:2]next_mul_fu_279_p2;
  wire [13:2]next_mul_reg_581;
  wire \next_mul_reg_581[6]_i_2_n_0 ;
  wire \next_mul_reg_581[6]_i_3_n_0 ;
  wire \next_mul_reg_581_reg[10]_i_1_n_0 ;
  wire \next_mul_reg_581_reg[10]_i_1_n_1 ;
  wire \next_mul_reg_581_reg[10]_i_1_n_2 ;
  wire \next_mul_reg_581_reg[10]_i_1_n_3 ;
  wire \next_mul_reg_581_reg[13]_i_1_n_2 ;
  wire \next_mul_reg_581_reg[13]_i_1_n_3 ;
  wire \next_mul_reg_581_reg[6]_i_1_n_0 ;
  wire \next_mul_reg_581_reg[6]_i_1_n_1 ;
  wire \next_mul_reg_581_reg[6]_i_1_n_2 ;
  wire \next_mul_reg_581_reg[6]_i_1_n_3 ;
  wire [15:1]p_0_in;
  wire phi_mul2_reg_151;
  wire \phi_mul2_reg_151_reg_n_0_[10] ;
  wire \phi_mul2_reg_151_reg_n_0_[11] ;
  wire \phi_mul2_reg_151_reg_n_0_[12] ;
  wire \phi_mul2_reg_151_reg_n_0_[13] ;
  wire \phi_mul2_reg_151_reg_n_0_[14] ;
  wire \phi_mul2_reg_151_reg_n_0_[15] ;
  wire \phi_mul2_reg_151_reg_n_0_[16] ;
  wire \phi_mul2_reg_151_reg_n_0_[1] ;
  wire \phi_mul2_reg_151_reg_n_0_[2] ;
  wire \phi_mul2_reg_151_reg_n_0_[3] ;
  wire \phi_mul2_reg_151_reg_n_0_[4] ;
  wire \phi_mul2_reg_151_reg_n_0_[5] ;
  wire \phi_mul2_reg_151_reg_n_0_[6] ;
  wire \phi_mul2_reg_151_reg_n_0_[7] ;
  wire \phi_mul2_reg_151_reg_n_0_[8] ;
  wire \phi_mul2_reg_151_reg_n_0_[9] ;
  wire [13:2]phi_mul_reg_139;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_i_125_n_3;
  wire ram_reg_0_i_126_n_0;
  wire ram_reg_0_i_127_n_0;
  wire ram_reg_0_i_128_n_0;
  wire ram_reg_0_i_129_n_0;
  wire ram_reg_0_i_130__0_n_0;
  wire ram_reg_0_i_139_n_0;
  wire ram_reg_0_i_139_n_1;
  wire ram_reg_0_i_139_n_2;
  wire ram_reg_0_i_139_n_3;
  wire ram_reg_0_i_140_n_0;
  wire ram_reg_0_i_141_n_0;
  wire ram_reg_0_i_142_n_0;
  wire ram_reg_0_i_143_n_0;
  wire ram_reg_0_i_144_n_0;
  wire ram_reg_0_i_145_n_0;
  wire ram_reg_0_i_146_n_0;
  wire ram_reg_0_i_147_n_0;
  wire ram_reg_0_i_148_n_0;
  wire ram_reg_0_i_149_n_0;
  wire ram_reg_0_i_150_n_0;
  wire ram_reg_0_i_151__0_n_0;
  wire ram_reg_0_i_160_n_0;
  wire ram_reg_0_i_160_n_1;
  wire ram_reg_0_i_160_n_2;
  wire ram_reg_0_i_160_n_3;
  wire ram_reg_0_i_161_n_0;
  wire ram_reg_0_i_162_n_0;
  wire ram_reg_0_i_163_n_0;
  wire ram_reg_0_i_164_n_0;
  wire ram_reg_0_i_165_n_0;
  wire ram_reg_0_i_166_n_0;
  wire ram_reg_0_i_167_n_0;
  wire ram_reg_0_i_168_n_0;
  wire ram_reg_0_i_169_n_0;
  wire ram_reg_0_i_170_n_0;
  wire ram_reg_0_i_171__0_n_0;
  wire ram_reg_0_i_172__0_n_0;
  wire ram_reg_0_i_17__3_n_3;
  wire ram_reg_0_i_181_n_0;
  wire ram_reg_0_i_181_n_1;
  wire ram_reg_0_i_181_n_2;
  wire ram_reg_0_i_181_n_3;
  wire ram_reg_0_i_182_n_0;
  wire ram_reg_0_i_183_n_0;
  wire ram_reg_0_i_184_n_0;
  wire ram_reg_0_i_185__0_n_0;
  wire ram_reg_0_i_186_n_0;
  wire ram_reg_0_i_187_n_0;
  wire ram_reg_0_i_188_n_0;
  wire ram_reg_0_i_189_n_0;
  wire ram_reg_0_i_18__2_n_0;
  wire ram_reg_0_i_18__2_n_1;
  wire ram_reg_0_i_18__2_n_2;
  wire ram_reg_0_i_18__2_n_3;
  wire ram_reg_0_i_190_n_0;
  wire ram_reg_0_i_191_n_0;
  wire ram_reg_0_i_192_n_0;
  wire ram_reg_0_i_195_n_0;
  wire ram_reg_0_i_196_n_0;
  wire ram_reg_0_i_197_n_0;
  wire ram_reg_0_i_198_n_0;
  wire ram_reg_0_i_199_n_0;
  wire ram_reg_0_i_19__2_n_0;
  wire ram_reg_0_i_19__2_n_1;
  wire ram_reg_0_i_19__2_n_2;
  wire ram_reg_0_i_19__2_n_3;
  wire ram_reg_0_i_200_n_0;
  wire ram_reg_0_i_201_n_0;
  wire ram_reg_0_i_202_n_0;
  wire ram_reg_0_i_203_n_0;
  wire ram_reg_0_i_204_n_0;
  wire ram_reg_0_i_205_n_0;
  wire ram_reg_0_i_205_n_1;
  wire ram_reg_0_i_205_n_2;
  wire ram_reg_0_i_205_n_3;
  wire ram_reg_0_i_206_n_0;
  wire ram_reg_0_i_207_n_0;
  wire ram_reg_0_i_208_n_0;
  wire ram_reg_0_i_209_n_0;
  wire ram_reg_0_i_20__3_n_0;
  wire ram_reg_0_i_20__3_n_1;
  wire ram_reg_0_i_20__3_n_2;
  wire ram_reg_0_i_20__3_n_3;
  wire ram_reg_0_i_21__2_n_0;
  wire ram_reg_0_i_22__4_n_0;
  wire ram_reg_0_i_23__3_n_0;
  wire ram_reg_0_i_24__2_n_0;
  wire ram_reg_0_i_25__3_n_0;
  wire ram_reg_0_i_26__2_n_0;
  wire ram_reg_0_i_27__1_n_0;
  wire ram_reg_0_i_28__3_n_0;
  wire ram_reg_0_i_29__3_n_0;
  wire ram_reg_0_i_30__3_n_0;
  wire ram_reg_0_i_31__1_n_0;
  wire ram_reg_0_i_32__1_n_0;
  wire ram_reg_0_i_33__1_n_0;
  wire ram_reg_0_i_34__1_n_0;
  wire ram_reg_0_i_34__2_n_0;
  wire ram_reg_0_i_35__0_n_0;
  wire ram_reg_0_i_36__3_n_0;
  wire ram_reg_0_i_37__3_n_0;
  wire ram_reg_0_i_38__3_n_0;
  wire ram_reg_0_i_39__2_n_0;
  wire ram_reg_0_i_40__1_n_0;
  wire ram_reg_0_i_41__1_n_0;
  wire ram_reg_0_i_42__1_n_0;
  wire ram_reg_0_i_43__1_n_0;
  wire ram_reg_0_i_44__3_n_0;
  wire ram_reg_0_i_45__3_n_0;
  wire ram_reg_0_i_46__1_n_0;
  wire ram_reg_0_i_47__2_n_0;
  wire ram_reg_0_i_70_n_0;
  wire ram_reg_0_i_71_n_3;
  wire ram_reg_0_i_72_n_3;
  wire ram_reg_0_i_73_n_0;
  wire ram_reg_0_i_75_n_0;
  wire ram_reg_0_i_76_n_0;
  wire ram_reg_0_i_76_n_1;
  wire ram_reg_0_i_76_n_2;
  wire ram_reg_0_i_76_n_3;
  wire ram_reg_0_i_77_n_0;
  wire ram_reg_0_i_77_n_1;
  wire ram_reg_0_i_77_n_2;
  wire ram_reg_0_i_77_n_3;
  wire ram_reg_0_i_78_n_0;
  wire ram_reg_0_i_79_n_0;
  wire ram_reg_0_i_80_n_0;
  wire ram_reg_0_i_82_n_0;
  wire ram_reg_0_i_83_n_0;
  wire ram_reg_0_i_83_n_1;
  wire ram_reg_0_i_83_n_2;
  wire ram_reg_0_i_83_n_3;
  wire ram_reg_0_i_84_n_0;
  wire ram_reg_0_i_84_n_1;
  wire ram_reg_0_i_84_n_2;
  wire ram_reg_0_i_84_n_3;
  wire ram_reg_0_i_85_n_0;
  wire ram_reg_0_i_86_n_0;
  wire ram_reg_0_i_87_n_0;
  wire ram_reg_0_i_89__0_n_0;
  wire ram_reg_0_i_90__0_n_0;
  wire ram_reg_0_i_90__0_n_1;
  wire ram_reg_0_i_90__0_n_2;
  wire ram_reg_0_i_90__0_n_3;
  wire ram_reg_0_i_91__0_n_0;
  wire ram_reg_0_i_91__0_n_1;
  wire ram_reg_0_i_91__0_n_2;
  wire ram_reg_0_i_91__0_n_3;
  wire ram_reg_0_i_92__0_n_0;
  wire ram_reg_0_i_93__0_n_0;
  wire ram_reg_0_i_94__0_n_0;
  wire [13:1]tmp2_cast_fu_354_p1;
  wire tmp3_reg_628_reg_i_10_n_0;
  wire tmp3_reg_628_reg_i_11_n_0;
  wire tmp3_reg_628_reg_i_12_n_0;
  wire tmp3_reg_628_reg_i_13_n_0;
  wire tmp3_reg_628_reg_i_14_n_0;
  wire tmp3_reg_628_reg_i_14_n_1;
  wire tmp3_reg_628_reg_i_14_n_2;
  wire tmp3_reg_628_reg_i_14_n_3;
  wire tmp3_reg_628_reg_i_15_n_0;
  wire tmp3_reg_628_reg_i_16_n_0;
  wire tmp3_reg_628_reg_i_17_n_0;
  wire tmp3_reg_628_reg_i_18_n_0;
  wire tmp3_reg_628_reg_i_19_n_0;
  wire tmp3_reg_628_reg_i_20_n_0;
  wire tmp3_reg_628_reg_i_21_n_0;
  wire tmp3_reg_628_reg_i_22__2_n_0;
  wire tmp3_reg_628_reg_i_23_n_0;
  wire tmp3_reg_628_reg_i_24_n_0;
  wire tmp3_reg_628_reg_i_25_n_0;
  wire tmp3_reg_628_reg_i_26_n_0;
  wire tmp3_reg_628_reg_i_28_n_0;
  wire tmp3_reg_628_reg_i_29_n_0;
  wire tmp3_reg_628_reg_i_2_n_3;
  wire tmp3_reg_628_reg_i_2_n_6;
  wire tmp3_reg_628_reg_i_2_n_7;
  wire tmp3_reg_628_reg_i_30_n_0;
  wire tmp3_reg_628_reg_i_31_n_0;
  wire tmp3_reg_628_reg_i_32_n_0;
  wire tmp3_reg_628_reg_i_33_n_0;
  wire tmp3_reg_628_reg_i_34_n_0;
  wire tmp3_reg_628_reg_i_35_n_0;
  wire tmp3_reg_628_reg_i_36_n_0;
  wire tmp3_reg_628_reg_i_3_n_0;
  wire tmp3_reg_628_reg_i_3_n_1;
  wire tmp3_reg_628_reg_i_3_n_2;
  wire tmp3_reg_628_reg_i_3_n_3;
  wire tmp3_reg_628_reg_i_3_n_4;
  wire tmp3_reg_628_reg_i_3_n_5;
  wire tmp3_reg_628_reg_i_3_n_6;
  wire tmp3_reg_628_reg_i_3_n_7;
  wire tmp3_reg_628_reg_i_4_n_0;
  wire tmp3_reg_628_reg_i_4_n_1;
  wire tmp3_reg_628_reg_i_4_n_2;
  wire tmp3_reg_628_reg_i_4_n_3;
  wire tmp3_reg_628_reg_i_4_n_4;
  wire tmp3_reg_628_reg_i_4_n_5;
  wire tmp3_reg_628_reg_i_4_n_6;
  wire tmp3_reg_628_reg_i_4_n_7;
  wire tmp3_reg_628_reg_i_5_n_0;
  wire tmp3_reg_628_reg_i_5_n_1;
  wire tmp3_reg_628_reg_i_5_n_2;
  wire tmp3_reg_628_reg_i_5_n_3;
  wire tmp3_reg_628_reg_i_5_n_4;
  wire tmp3_reg_628_reg_i_5_n_5;
  wire tmp3_reg_628_reg_i_5_n_6;
  wire tmp3_reg_628_reg_i_5_n_7;
  wire tmp3_reg_628_reg_i_6_n_0;
  wire tmp3_reg_628_reg_i_6_n_1;
  wire tmp3_reg_628_reg_i_6_n_2;
  wire tmp3_reg_628_reg_i_6_n_3;
  wire tmp3_reg_628_reg_i_7_n_0;
  wire tmp3_reg_628_reg_i_8_n_0;
  wire tmp3_reg_628_reg_i_9_n_0;
  wire tmp3_reg_628_reg_i_9_n_1;
  wire tmp3_reg_628_reg_i_9_n_2;
  wire tmp3_reg_628_reg_i_9_n_3;
  wire tmp3_reg_628_reg_n_100;
  wire tmp3_reg_628_reg_n_101;
  wire tmp3_reg_628_reg_n_102;
  wire tmp3_reg_628_reg_n_103;
  wire tmp3_reg_628_reg_n_104;
  wire tmp3_reg_628_reg_n_105;
  wire tmp3_reg_628_reg_n_92;
  wire tmp3_reg_628_reg_n_93;
  wire tmp3_reg_628_reg_n_94;
  wire tmp3_reg_628_reg_n_95;
  wire tmp3_reg_628_reg_n_96;
  wire tmp3_reg_628_reg_n_97;
  wire tmp3_reg_628_reg_n_98;
  wire tmp3_reg_628_reg_n_99;
  wire tmp_24_reg_594_reg_n_100;
  wire tmp_24_reg_594_reg_n_101;
  wire tmp_24_reg_594_reg_n_102;
  wire tmp_24_reg_594_reg_n_103;
  wire tmp_24_reg_594_reg_n_104;
  wire tmp_24_reg_594_reg_n_105;
  wire tmp_24_reg_594_reg_n_92;
  wire tmp_24_reg_594_reg_n_93;
  wire tmp_24_reg_594_reg_n_94;
  wire tmp_24_reg_594_reg_n_95;
  wire tmp_24_reg_594_reg_n_96;
  wire tmp_24_reg_594_reg_n_97;
  wire tmp_24_reg_594_reg_n_98;
  wire tmp_24_reg_594_reg_n_99;
  wire tmp_29_fu_337_p2;
  wire tmp_31_fu_308_p2;
  wire tmp_33_fu_364_p2_i_10_n_0;
  wire tmp_33_fu_364_p2_i_11_n_0;
  wire tmp_33_fu_364_p2_i_12_n_0;
  wire tmp_33_fu_364_p2_i_13_n_0;
  wire tmp_33_fu_364_p2_i_14_n_0;
  wire tmp_33_fu_364_p2_i_15_n_0;
  wire tmp_33_fu_364_p2_i_16_n_0;
  wire tmp_33_fu_364_p2_i_17_n_0;
  wire tmp_33_fu_364_p2_i_18_n_0;
  wire tmp_33_fu_364_p2_i_19_n_0;
  wire tmp_33_fu_364_p2_i_20_n_0;
  wire tmp_33_fu_364_p2_i_21_n_0;
  wire tmp_33_fu_364_p2_i_2_n_0;
  wire tmp_33_fu_364_p2_i_2_n_1;
  wire tmp_33_fu_364_p2_i_2_n_2;
  wire tmp_33_fu_364_p2_i_2_n_3;
  wire tmp_33_fu_364_p2_i_3_n_0;
  wire tmp_33_fu_364_p2_i_3_n_1;
  wire tmp_33_fu_364_p2_i_3_n_2;
  wire tmp_33_fu_364_p2_i_3_n_3;
  wire tmp_33_fu_364_p2_i_4_n_0;
  wire tmp_33_fu_364_p2_i_4_n_1;
  wire tmp_33_fu_364_p2_i_4_n_2;
  wire tmp_33_fu_364_p2_i_4_n_3;
  wire tmp_33_fu_364_p2_i_5_n_0;
  wire tmp_33_fu_364_p2_i_5_n_1;
  wire tmp_33_fu_364_p2_i_5_n_2;
  wire tmp_33_fu_364_p2_i_5_n_3;
  wire tmp_33_fu_364_p2_i_6_n_0;
  wire tmp_33_fu_364_p2_i_7_n_0;
  wire tmp_33_fu_364_p2_i_8_n_0;
  wire tmp_33_fu_364_p2_i_9_n_0;
  wire tmp_33_fu_364_p2_n_106;
  wire tmp_33_fu_364_p2_n_107;
  wire tmp_33_fu_364_p2_n_108;
  wire tmp_33_fu_364_p2_n_109;
  wire tmp_33_fu_364_p2_n_110;
  wire tmp_33_fu_364_p2_n_111;
  wire tmp_33_fu_364_p2_n_112;
  wire tmp_33_fu_364_p2_n_113;
  wire tmp_33_fu_364_p2_n_114;
  wire tmp_33_fu_364_p2_n_115;
  wire tmp_33_fu_364_p2_n_116;
  wire tmp_33_fu_364_p2_n_117;
  wire tmp_33_fu_364_p2_n_118;
  wire tmp_33_fu_364_p2_n_119;
  wire tmp_33_fu_364_p2_n_120;
  wire tmp_33_fu_364_p2_n_121;
  wire tmp_33_fu_364_p2_n_122;
  wire tmp_33_fu_364_p2_n_123;
  wire tmp_33_fu_364_p2_n_124;
  wire tmp_33_fu_364_p2_n_125;
  wire tmp_33_fu_364_p2_n_126;
  wire tmp_33_fu_364_p2_n_127;
  wire tmp_33_fu_364_p2_n_128;
  wire tmp_33_fu_364_p2_n_129;
  wire tmp_33_fu_364_p2_n_130;
  wire tmp_33_fu_364_p2_n_131;
  wire tmp_33_fu_364_p2_n_132;
  wire tmp_33_fu_364_p2_n_133;
  wire tmp_33_fu_364_p2_n_134;
  wire tmp_33_fu_364_p2_n_135;
  wire tmp_33_fu_364_p2_n_136;
  wire tmp_33_fu_364_p2_n_137;
  wire tmp_33_fu_364_p2_n_138;
  wire tmp_33_fu_364_p2_n_139;
  wire tmp_33_fu_364_p2_n_140;
  wire tmp_33_fu_364_p2_n_141;
  wire tmp_33_fu_364_p2_n_142;
  wire tmp_33_fu_364_p2_n_143;
  wire tmp_33_fu_364_p2_n_144;
  wire tmp_33_fu_364_p2_n_145;
  wire tmp_33_fu_364_p2_n_146;
  wire tmp_33_fu_364_p2_n_147;
  wire tmp_33_fu_364_p2_n_148;
  wire tmp_33_fu_364_p2_n_149;
  wire tmp_33_fu_364_p2_n_150;
  wire tmp_33_fu_364_p2_n_151;
  wire tmp_33_fu_364_p2_n_152;
  wire tmp_33_fu_364_p2_n_153;
  wire tmp_33_fu_364_p2_n_58;
  wire tmp_33_fu_364_p2_n_59;
  wire tmp_33_fu_364_p2_n_60;
  wire tmp_33_fu_364_p2_n_61;
  wire tmp_33_fu_364_p2_n_62;
  wire tmp_33_fu_364_p2_n_63;
  wire tmp_33_fu_364_p2_n_64;
  wire tmp_33_fu_364_p2_n_65;
  wire tmp_33_fu_364_p2_n_66;
  wire tmp_33_fu_364_p2_n_67;
  wire tmp_33_fu_364_p2_n_68;
  wire tmp_33_fu_364_p2_n_69;
  wire tmp_33_fu_364_p2_n_70;
  wire tmp_33_fu_364_p2_n_71;
  wire tmp_33_fu_364_p2_n_72;
  wire tmp_33_fu_364_p2_n_73;
  wire tmp_33_fu_364_p2_n_74;
  wire tmp_33_fu_364_p2_n_75;
  wire tmp_33_fu_364_p2_n_76;
  wire tmp_33_fu_364_p2_n_77;
  wire tmp_33_fu_364_p2_n_78;
  wire tmp_33_fu_364_p2_n_79;
  wire tmp_33_fu_364_p2_n_80;
  wire tmp_33_fu_364_p2_n_81;
  wire tmp_33_fu_364_p2_n_82;
  wire tmp_33_fu_364_p2_n_83;
  wire tmp_33_fu_364_p2_n_84;
  wire tmp_33_fu_364_p2_n_85;
  wire tmp_33_fu_364_p2_n_86;
  wire tmp_33_fu_364_p2_n_87;
  wire tmp_33_fu_364_p2_n_88;
  wire tmp_33_fu_364_p2_n_89;
  wire tmp_33_fu_364_p2_n_90;
  wire tmp_33_fu_364_p2_n_91;
  wire [13:0]tmp_33_reg_621;
  wire tmp_35_fu_319_p2_i_3_n_0;
  wire tmp_35_fu_319_p2_i_3_n_1;
  wire tmp_35_fu_319_p2_i_3_n_2;
  wire tmp_35_fu_319_p2_i_3_n_3;
  wire tmp_35_fu_319_p2_i_4_n_0;
  wire tmp_35_fu_319_p2_i_4_n_1;
  wire tmp_35_fu_319_p2_i_4_n_2;
  wire tmp_35_fu_319_p2_i_4_n_3;
  wire tmp_35_fu_319_p2_i_5_n_0;
  wire tmp_35_fu_319_p2_i_5_n_1;
  wire tmp_35_fu_319_p2_i_5_n_2;
  wire tmp_35_fu_319_p2_i_5_n_3;
  wire tmp_35_fu_319_p2_n_100;
  wire tmp_35_fu_319_p2_n_101;
  wire tmp_35_fu_319_p2_n_102;
  wire tmp_35_fu_319_p2_n_103;
  wire tmp_35_fu_319_p2_n_104;
  wire tmp_35_fu_319_p2_n_105;
  wire tmp_35_fu_319_p2_n_92;
  wire tmp_35_fu_319_p2_n_93;
  wire tmp_35_fu_319_p2_n_94;
  wire tmp_35_fu_319_p2_n_95;
  wire tmp_35_fu_319_p2_n_96;
  wire tmp_35_fu_319_p2_n_97;
  wire tmp_35_fu_319_p2_n_98;
  wire tmp_35_fu_319_p2_n_99;
  wire tmp_38_fu_473_p2;
  wire tmp_42_reg_672_reg_n_100;
  wire tmp_42_reg_672_reg_n_101;
  wire tmp_42_reg_672_reg_n_102;
  wire tmp_42_reg_672_reg_n_103;
  wire tmp_42_reg_672_reg_n_104;
  wire tmp_42_reg_672_reg_n_105;
  wire tmp_42_reg_672_reg_n_92;
  wire tmp_42_reg_672_reg_n_93;
  wire tmp_42_reg_672_reg_n_94;
  wire tmp_42_reg_672_reg_n_95;
  wire tmp_42_reg_672_reg_n_96;
  wire tmp_42_reg_672_reg_n_97;
  wire tmp_42_reg_672_reg_n_98;
  wire tmp_42_reg_672_reg_n_99;
  wire [13:0]tmp_43_reg_633_reg__0;
  wire tmp_44_fu_384_p2;
  wire tmp_46_fu_486_p2;
  wire tmp_57_fu_438_p2;
  wire [16:0]tmp_61_fu_342_p2;
  wire tmp_61_reg_6110;
  wire \width3_reg_186_reg_n_0_[0] ;
  wire \width3_reg_186_reg_n_0_[10] ;
  wire \width3_reg_186_reg_n_0_[11] ;
  wire \width3_reg_186_reg_n_0_[12] ;
  wire \width3_reg_186_reg_n_0_[13] ;
  wire \width3_reg_186_reg_n_0_[14] ;
  wire \width3_reg_186_reg_n_0_[15] ;
  wire \width3_reg_186_reg_n_0_[1] ;
  wire \width3_reg_186_reg_n_0_[2] ;
  wire \width3_reg_186_reg_n_0_[3] ;
  wire \width3_reg_186_reg_n_0_[4] ;
  wire \width3_reg_186_reg_n_0_[5] ;
  wire \width3_reg_186_reg_n_0_[6] ;
  wire \width3_reg_186_reg_n_0_[7] ;
  wire \width3_reg_186_reg_n_0_[8] ;
  wire \width3_reg_186_reg_n_0_[9] ;
  wire width4_0_in_reg_1970;
  wire \width4_0_in_reg_197[0]_i_1_n_0 ;
  wire \width4_0_in_reg_197[0]_i_3__0_n_0 ;
  wire \width4_0_in_reg_197[0]_i_4_n_0 ;
  wire \width4_0_in_reg_197[0]_i_5_n_0 ;
  wire \width4_0_in_reg_197[0]_i_6__2_n_0 ;
  wire \width4_0_in_reg_197[0]_i_7_n_0 ;
  wire \width4_0_in_reg_197[12]_i_2_n_0 ;
  wire \width4_0_in_reg_197[12]_i_3_n_0 ;
  wire \width4_0_in_reg_197[12]_i_4_n_0 ;
  wire \width4_0_in_reg_197[12]_i_5_n_0 ;
  wire \width4_0_in_reg_197[4]_i_2_n_0 ;
  wire \width4_0_in_reg_197[4]_i_3_n_0 ;
  wire \width4_0_in_reg_197[4]_i_4_n_0 ;
  wire \width4_0_in_reg_197[4]_i_5_n_0 ;
  wire \width4_0_in_reg_197[8]_i_2_n_0 ;
  wire \width4_0_in_reg_197[8]_i_3_n_0 ;
  wire \width4_0_in_reg_197[8]_i_4_n_0 ;
  wire \width4_0_in_reg_197[8]_i_5_n_0 ;
  wire [15:0]width4_0_in_reg_197_reg;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_0 ;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_1 ;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_2 ;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_3 ;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_4 ;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_5 ;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_6 ;
  wire \width4_0_in_reg_197_reg[0]_i_2_n_7 ;
  wire \width4_0_in_reg_197_reg[12]_i_1_n_1 ;
  wire \width4_0_in_reg_197_reg[12]_i_1_n_2 ;
  wire \width4_0_in_reg_197_reg[12]_i_1_n_3 ;
  wire \width4_0_in_reg_197_reg[12]_i_1_n_4 ;
  wire \width4_0_in_reg_197_reg[12]_i_1_n_5 ;
  wire \width4_0_in_reg_197_reg[12]_i_1_n_6 ;
  wire \width4_0_in_reg_197_reg[12]_i_1_n_7 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_0 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_1 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_2 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_3 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_4 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_5 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_6 ;
  wire \width4_0_in_reg_197_reg[4]_i_1_n_7 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_0 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_1 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_2 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_3 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_4 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_5 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_6 ;
  wire \width4_0_in_reg_197_reg[8]_i_1_n_7 ;
  wire width6_reg_2150;
  wire width6_reg_21509_out;
  wire \width6_reg_215[0]_i_3_n_0 ;
  wire [15:0]width6_reg_215_reg;
  wire \width6_reg_215_reg[0]_i_2_n_0 ;
  wire \width6_reg_215_reg[0]_i_2_n_1 ;
  wire \width6_reg_215_reg[0]_i_2_n_2 ;
  wire \width6_reg_215_reg[0]_i_2_n_3 ;
  wire \width6_reg_215_reg[0]_i_2_n_4 ;
  wire \width6_reg_215_reg[0]_i_2_n_5 ;
  wire \width6_reg_215_reg[0]_i_2_n_6 ;
  wire \width6_reg_215_reg[0]_i_2_n_7 ;
  wire \width6_reg_215_reg[12]_i_1_n_1 ;
  wire \width6_reg_215_reg[12]_i_1_n_2 ;
  wire \width6_reg_215_reg[12]_i_1_n_3 ;
  wire \width6_reg_215_reg[12]_i_1_n_4 ;
  wire \width6_reg_215_reg[12]_i_1_n_5 ;
  wire \width6_reg_215_reg[12]_i_1_n_6 ;
  wire \width6_reg_215_reg[12]_i_1_n_7 ;
  wire \width6_reg_215_reg[4]_i_1_n_0 ;
  wire \width6_reg_215_reg[4]_i_1_n_1 ;
  wire \width6_reg_215_reg[4]_i_1_n_2 ;
  wire \width6_reg_215_reg[4]_i_1_n_3 ;
  wire \width6_reg_215_reg[4]_i_1_n_4 ;
  wire \width6_reg_215_reg[4]_i_1_n_5 ;
  wire \width6_reg_215_reg[4]_i_1_n_6 ;
  wire \width6_reg_215_reg[4]_i_1_n_7 ;
  wire \width6_reg_215_reg[8]_i_1_n_0 ;
  wire \width6_reg_215_reg[8]_i_1_n_1 ;
  wire \width6_reg_215_reg[8]_i_1_n_2 ;
  wire \width6_reg_215_reg[8]_i_1_n_3 ;
  wire \width6_reg_215_reg[8]_i_1_n_4 ;
  wire \width6_reg_215_reg[8]_i_1_n_5 ;
  wire \width6_reg_215_reg[8]_i_1_n_6 ;
  wire \width6_reg_215_reg[8]_i_1_n_7 ;
  wire [13:0]width_1_fu_313_p2;
  wire [15:0]width_3_fu_409_p2;
  wire [15:0]width_3_reg_646;
  wire width_3_reg_6460;
  wire \width_3_reg_646_reg[12]_i_1_n_0 ;
  wire \width_3_reg_646_reg[12]_i_1_n_1 ;
  wire \width_3_reg_646_reg[12]_i_1_n_2 ;
  wire \width_3_reg_646_reg[12]_i_1_n_3 ;
  wire \width_3_reg_646_reg[15]_i_2_n_2 ;
  wire \width_3_reg_646_reg[15]_i_2_n_3 ;
  wire \width_3_reg_646_reg[4]_i_1_n_0 ;
  wire \width_3_reg_646_reg[4]_i_1_n_1 ;
  wire \width_3_reg_646_reg[4]_i_1_n_2 ;
  wire \width_3_reg_646_reg[4]_i_1_n_3 ;
  wire \width_3_reg_646_reg[8]_i_1_n_0 ;
  wire \width_3_reg_646_reg[8]_i_1_n_1 ;
  wire \width_3_reg_646_reg[8]_i_1_n_2 ;
  wire \width_3_reg_646_reg[8]_i_1_n_3 ;
  wire width_reg_1630;
  wire width_reg_163010_out;
  wire \width_reg_163[0]_i_2_n_0 ;
  wire [15:0]width_reg_163_reg;
  wire \width_reg_163_reg[0]_i_1_n_0 ;
  wire \width_reg_163_reg[0]_i_1_n_1 ;
  wire \width_reg_163_reg[0]_i_1_n_2 ;
  wire \width_reg_163_reg[0]_i_1_n_3 ;
  wire \width_reg_163_reg[0]_i_1_n_4 ;
  wire \width_reg_163_reg[0]_i_1_n_5 ;
  wire \width_reg_163_reg[0]_i_1_n_6 ;
  wire \width_reg_163_reg[0]_i_1_n_7 ;
  wire \width_reg_163_reg[12]_i_1_n_1 ;
  wire \width_reg_163_reg[12]_i_1_n_2 ;
  wire \width_reg_163_reg[12]_i_1_n_3 ;
  wire \width_reg_163_reg[12]_i_1_n_4 ;
  wire \width_reg_163_reg[12]_i_1_n_5 ;
  wire \width_reg_163_reg[12]_i_1_n_6 ;
  wire \width_reg_163_reg[12]_i_1_n_7 ;
  wire \width_reg_163_reg[4]_i_1_n_0 ;
  wire \width_reg_163_reg[4]_i_1_n_1 ;
  wire \width_reg_163_reg[4]_i_1_n_2 ;
  wire \width_reg_163_reg[4]_i_1_n_3 ;
  wire \width_reg_163_reg[4]_i_1_n_4 ;
  wire \width_reg_163_reg[4]_i_1_n_5 ;
  wire \width_reg_163_reg[4]_i_1_n_6 ;
  wire \width_reg_163_reg[4]_i_1_n_7 ;
  wire \width_reg_163_reg[8]_i_1_n_0 ;
  wire \width_reg_163_reg[8]_i_1_n_1 ;
  wire \width_reg_163_reg[8]_i_1_n_2 ;
  wire \width_reg_163_reg[8]_i_1_n_3 ;
  wire \width_reg_163_reg[8]_i_1_n_4 ;
  wire \width_reg_163_reg[8]_i_1_n_5 ;
  wire \width_reg_163_reg[8]_i_1_n_6 ;
  wire \width_reg_163_reg[8]_i_1_n_7 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[8]_i_28_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[8]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_589_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_589_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_height1_reg_174_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_height_2_reg_664_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_2_reg_664_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_576_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_576_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_581_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_581_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_125_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_125_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_17__3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_17__3_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_71_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_71_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_72_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_72_O_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp3_reg_628_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_628_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_628_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_628_reg_i_27_CO_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_628_reg_i_27_O_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_24_reg_594_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_33_fu_364_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_33_fu_364_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_364_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_364_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_33_fu_364_p2_i_1_O_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_35_fu_319_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_35_fu_319_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_319_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_35_fu_319_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_35_fu_319_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_319_p2_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_35_fu_319_p2_i_2_O_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_42_reg_672_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_width4_0_in_reg_197_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_width6_reg_215_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_646_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_646_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_163_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_fu_574_ap_start_reg),
        .I2(exitcond2_fu_284_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[10]_i_10 
       (.I0(A[1]),
        .O(\ap_CS_fsm[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_11 
       (.I0(A[6]),
        .I1(A[7]),
        .O(\ap_CS_fsm[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_12 
       (.I0(A[4]),
        .I1(A[5]),
        .O(\ap_CS_fsm[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_13 
       (.I0(A[2]),
        .I1(A[3]),
        .O(\ap_CS_fsm[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_14 
       (.I0(height5_0_in_reg_206[0]),
        .I1(A[1]),
        .O(\ap_CS_fsm[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(A[14]),
        .I1(A[15]),
        .O(\ap_CS_fsm[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_5 
       (.I0(A[12]),
        .I1(A[13]),
        .O(\ap_CS_fsm[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_6 
       (.I0(A[10]),
        .I1(A[11]),
        .O(\ap_CS_fsm[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_7 
       (.I0(A[8]),
        .I1(A[9]),
        .O(\ap_CS_fsm[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_8__0 
       (.I0(A[4]),
        .I1(A[5]),
        .O(\ap_CS_fsm[10]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[10]_i_9 
       (.I0(A[2]),
        .I1(A[3]),
        .O(\ap_CS_fsm[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_fu_574_ap_start_reg),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_38_fu_473_p2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(grp_padding2d_fix16_fu_574_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond2_fu_284_p2),
        .I3(grp_padding2d_fix16_fu_574_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(exitcond2_fu_284_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_31_fu_308_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(depth_reg_128[15]),
        .O(\ap_CS_fsm[2]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(depth_reg_128[14]),
        .I1(depth_reg_128[13]),
        .I2(depth_reg_128[12]),
        .O(\ap_CS_fsm[2]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(depth_reg_128[11]),
        .I1(depth_reg_128[10]),
        .I2(depth_reg_128[9]),
        .O(\ap_CS_fsm[2]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__4 
       (.I0(depth_reg_128[8]),
        .I1(depth_reg_128[7]),
        .I2(depth_reg_128[6]),
        .O(\ap_CS_fsm[2]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__8 
       (.I0(depth_reg_128[5]),
        .I1(depth_reg_128[4]),
        .I2(depth_reg_128[3]),
        .O(\ap_CS_fsm[2]_i_8__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__4 
       (.I0(depth_reg_128[2]),
        .I1(depth_reg_128[1]),
        .I2(depth_reg_128[0]),
        .O(\ap_CS_fsm[2]_i_9__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(width_reg_163_reg[1]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(width_reg_163_reg[6]),
        .I1(width_reg_163_reg[7]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(width_reg_163_reg[4]),
        .I1(width_reg_163_reg[5]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(width_reg_163_reg[2]),
        .I1(width_reg_163_reg[3]),
        .O(\ap_CS_fsm[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(width_reg_163_reg[1]),
        .I1(width_reg_163_reg[0]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_57_fu_438_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_4__4 
       (.I0(width_reg_163_reg[14]),
        .I1(width_reg_163_reg[15]),
        .O(\ap_CS_fsm[3]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(width_reg_163_reg[12]),
        .I1(width_reg_163_reg[13]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(width_reg_163_reg[10]),
        .I1(width_reg_163_reg[11]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(width_reg_163_reg[8]),
        .I1(width_reg_163_reg[9]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8__4 
       (.I0(width_reg_163_reg[4]),
        .I1(width_reg_163_reg[5]),
        .O(\ap_CS_fsm[3]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_9__3 
       (.I0(width_reg_163_reg[2]),
        .I1(width_reg_163_reg[3]),
        .O(\ap_CS_fsm[3]_i_9__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__10 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__5 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .O(\ap_CS_fsm[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(input_r_ce0),
        .I1(tmp_44_fu_384_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_57_fu_438_p2),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_10 
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .O(\ap_CS_fsm[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_11 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .O(\ap_CS_fsm[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_12 
       (.I0(p_0_in[10]),
        .I1(p_0_in[11]),
        .O(\ap_CS_fsm[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_13__0 
       (.I0(p_0_in[8]),
        .I1(p_0_in[9]),
        .O(\ap_CS_fsm[8]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_14 
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .O(\ap_CS_fsm[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[8]_i_15 
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .O(\ap_CS_fsm[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_16__1 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(\width3_reg_186_reg_n_0_[1] ),
        .O(\ap_CS_fsm[8]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_17__1 
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .O(\ap_CS_fsm[8]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_18__0 
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .O(\ap_CS_fsm[8]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_19 
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .O(\ap_CS_fsm[8]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_20 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(\width3_reg_186_reg_n_0_[1] ),
        .O(\ap_CS_fsm[8]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_21 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .O(\ap_CS_fsm[8]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[8]_i_22 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\ap_CS_fsm[8]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[8]_i_23 
       (.I0(p_0_in[1]),
        .O(\ap_CS_fsm[8]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_24 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .O(\ap_CS_fsm[8]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_25 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .O(\ap_CS_fsm[8]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_26 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\ap_CS_fsm[8]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_27 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(p_0_in[1]),
        .O(\ap_CS_fsm[8]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_5 
       (.I0(\width3_reg_186_reg_n_0_[14] ),
        .I1(\width3_reg_186_reg_n_0_[15] ),
        .O(\ap_CS_fsm[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_6 
       (.I0(\width3_reg_186_reg_n_0_[12] ),
        .I1(\width3_reg_186_reg_n_0_[13] ),
        .O(\ap_CS_fsm[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_7 
       (.I0(\width3_reg_186_reg_n_0_[10] ),
        .I1(\width3_reg_186_reg_n_0_[11] ),
        .O(\ap_CS_fsm[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_8 
       (.I0(\width3_reg_186_reg_n_0_[8] ),
        .I1(\width3_reg_186_reg_n_0_[9] ),
        .O(\ap_CS_fsm[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[10]_i_2 
       (.CI(\ap_CS_fsm_reg[10]_i_3_n_0 ),
        .CO({tmp_38_fu_473_p2,\ap_CS_fsm_reg[10]_i_2_n_1 ,\ap_CS_fsm_reg[10]_i_2_n_2 ,\ap_CS_fsm_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[10]_i_4_n_0 ,\ap_CS_fsm[10]_i_5_n_0 ,\ap_CS_fsm[10]_i_6_n_0 ,\ap_CS_fsm[10]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[10]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[10]_i_3_n_0 ,\ap_CS_fsm_reg[10]_i_3_n_1 ,\ap_CS_fsm_reg[10]_i_3_n_2 ,\ap_CS_fsm_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[10]_i_8__0_n_0 ,\ap_CS_fsm[10]_i_9_n_0 ,\ap_CS_fsm[10]_i_10_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[10]_i_11_n_0 ,\ap_CS_fsm[10]_i_12_n_0 ,\ap_CS_fsm[10]_i_13_n_0 ,\ap_CS_fsm[10]_i_14_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__4 
       (.CI(\ap_CS_fsm_reg[2]_i_3__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__4_CO_UNCONNECTED [3:2],exitcond2_fu_284_p2,\ap_CS_fsm_reg[2]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__4_n_0 ,\ap_CS_fsm[2]_i_5__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__4_n_0 ,\ap_CS_fsm_reg[2]_i_3__4_n_1 ,\ap_CS_fsm_reg[2]_i_3__4_n_2 ,\ap_CS_fsm_reg[2]_i_3__4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__4_n_0 ,\ap_CS_fsm[2]_i_7__4_n_0 ,\ap_CS_fsm[2]_i_8__8_n_0 ,\ap_CS_fsm[2]_i_9__4_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_3__0_n_0 ),
        .CO({tmp_31_fu_308_p2,\ap_CS_fsm_reg[3]_i_2__0_n_1 ,\ap_CS_fsm_reg[3]_i_2__0_n_2 ,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4__4_n_0 ,\ap_CS_fsm[3]_i_5__0_n_0 ,\ap_CS_fsm[3]_i_6__0_n_0 ,\ap_CS_fsm[3]_i_7__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__0_n_0 ,\ap_CS_fsm_reg[3]_i_3__0_n_1 ,\ap_CS_fsm_reg[3]_i_3__0_n_2 ,\ap_CS_fsm_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[3]_i_8__4_n_0 ,\ap_CS_fsm[3]_i_9__3_n_0 ,\ap_CS_fsm[3]_i_10_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 ,\ap_CS_fsm[3]_i_13_n_0 ,\ap_CS_fsm[3]_i_14_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__10_n_0 ),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(input_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__5_n_0 ),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[8]_i_2 
       (.CI(\ap_CS_fsm_reg[8]_i_4_n_0 ),
        .CO({tmp_44_fu_384_p2,\ap_CS_fsm_reg[8]_i_2_n_1 ,\ap_CS_fsm_reg[8]_i_2_n_2 ,\ap_CS_fsm_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_5_n_0 ,\ap_CS_fsm[8]_i_6_n_0 ,\ap_CS_fsm[8]_i_7_n_0 ,\ap_CS_fsm[8]_i_8_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_28 
       (.CI(\ap_CS_fsm_reg[8]_i_29_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[8]_i_28_CO_UNCONNECTED [3:2],\ap_CS_fsm_reg[8]_i_28_n_2 ,\ap_CS_fsm_reg[8]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ap_CS_fsm_reg[8]_i_28_O_UNCONNECTED [3],p_0_in[15:13]}),
        .S({1'b0,width4_0_in_reg_197_reg[15:13]}));
  CARRY4 \ap_CS_fsm_reg[8]_i_29 
       (.CI(\ap_CS_fsm_reg[8]_i_30_n_0 ),
        .CO({\ap_CS_fsm_reg[8]_i_29_n_0 ,\ap_CS_fsm_reg[8]_i_29_n_1 ,\ap_CS_fsm_reg[8]_i_29_n_2 ,\ap_CS_fsm_reg[8]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[12:9]),
        .S(width4_0_in_reg_197_reg[12:9]));
  CARRY4 \ap_CS_fsm_reg[8]_i_3 
       (.CI(\ap_CS_fsm_reg[8]_i_9_n_0 ),
        .CO({tmp_57_fu_438_p2,\ap_CS_fsm_reg[8]_i_3_n_1 ,\ap_CS_fsm_reg[8]_i_3_n_2 ,\ap_CS_fsm_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_10_n_0 ,\ap_CS_fsm[8]_i_11_n_0 ,\ap_CS_fsm[8]_i_12_n_0 ,\ap_CS_fsm[8]_i_13__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_30 
       (.CI(ram_reg_0_i_205_n_0),
        .CO({\ap_CS_fsm_reg[8]_i_30_n_0 ,\ap_CS_fsm_reg[8]_i_30_n_1 ,\ap_CS_fsm_reg[8]_i_30_n_2 ,\ap_CS_fsm_reg[8]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[8:5]),
        .S(width4_0_in_reg_197_reg[8:5]));
  CARRY4 \ap_CS_fsm_reg[8]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_4_n_0 ,\ap_CS_fsm_reg[8]_i_4_n_1 ,\ap_CS_fsm_reg[8]_i_4_n_2 ,\ap_CS_fsm_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[8]_i_14_n_0 ,\ap_CS_fsm[8]_i_15_n_0 ,\ap_CS_fsm[8]_i_16__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_17__1_n_0 ,\ap_CS_fsm[8]_i_18__0_n_0 ,\ap_CS_fsm[8]_i_19_n_0 ,\ap_CS_fsm[8]_i_20_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_9 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_9_n_0 ,\ap_CS_fsm_reg[8]_i_9_n_1 ,\ap_CS_fsm_reg[8]_i_9_n_2 ,\ap_CS_fsm_reg[8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[8]_i_21_n_0 ,\ap_CS_fsm[8]_i_22_n_0 ,\ap_CS_fsm[8]_i_23_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_9_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_24_n_0 ,\ap_CS_fsm[8]_i_25_n_0 ,\ap_CS_fsm[8]_i_26_n_0 ,\ap_CS_fsm[8]_i_27_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_589[0]_i_1 
       (.I0(depth_reg_128[0]),
        .O(depth_1_fu_289_p2[0]));
  FDRE \depth_1_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[0]),
        .Q(depth_1_reg_589[0]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[10]),
        .Q(depth_1_reg_589[10]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[11]),
        .Q(depth_1_reg_589[11]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[12]),
        .Q(depth_1_reg_589[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[12]_i_1 
       (.CI(\depth_1_reg_589_reg[8]_i_1_n_0 ),
        .CO({\depth_1_reg_589_reg[12]_i_1_n_0 ,\depth_1_reg_589_reg[12]_i_1_n_1 ,\depth_1_reg_589_reg[12]_i_1_n_2 ,\depth_1_reg_589_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[12:9]),
        .S(depth_reg_128[12:9]));
  FDRE \depth_1_reg_589_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[13]),
        .Q(depth_1_reg_589[13]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[14]),
        .Q(depth_1_reg_589[14]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[15]),
        .Q(depth_1_reg_589[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[15]_i_1 
       (.CI(\depth_1_reg_589_reg[12]_i_1_n_0 ),
        .CO({\NLW_depth_1_reg_589_reg[15]_i_1_CO_UNCONNECTED [3:2],\depth_1_reg_589_reg[15]_i_1_n_2 ,\depth_1_reg_589_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_589_reg[15]_i_1_O_UNCONNECTED [3],depth_1_fu_289_p2[15:13]}),
        .S({1'b0,depth_reg_128[15:13]}));
  FDRE \depth_1_reg_589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[1]),
        .Q(depth_1_reg_589[1]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[2]),
        .Q(depth_1_reg_589[2]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[3]),
        .Q(depth_1_reg_589[3]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[4]),
        .Q(depth_1_reg_589[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\depth_1_reg_589_reg[4]_i_1_n_0 ,\depth_1_reg_589_reg[4]_i_1_n_1 ,\depth_1_reg_589_reg[4]_i_1_n_2 ,\depth_1_reg_589_reg[4]_i_1_n_3 }),
        .CYINIT(depth_reg_128[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[4:1]),
        .S(depth_reg_128[4:1]));
  FDRE \depth_1_reg_589_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[5]),
        .Q(depth_1_reg_589[5]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[6]),
        .Q(depth_1_reg_589[6]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[7]),
        .Q(depth_1_reg_589[7]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[8]),
        .Q(depth_1_reg_589[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[8]_i_1 
       (.CI(\depth_1_reg_589_reg[4]_i_1_n_0 ),
        .CO({\depth_1_reg_589_reg[8]_i_1_n_0 ,\depth_1_reg_589_reg[8]_i_1_n_1 ,\depth_1_reg_589_reg[8]_i_1_n_2 ,\depth_1_reg_589_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[8:5]),
        .S(depth_reg_128[8:5]));
  FDRE \depth_1_reg_589_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[9]),
        .Q(depth_1_reg_589[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_128[15]_i_1 
       (.I0(grp_padding2d_fix16_fu_574_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_38_fu_473_p2),
        .I3(ap_CS_fsm_state10),
        .O(phi_mul2_reg_151));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_128[15]_i_2 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .O(\depth_reg_128[15]_i_2_n_0 ));
  FDRE \depth_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[0]),
        .Q(depth_reg_128[0]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[10]),
        .Q(depth_reg_128[10]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[11]),
        .Q(depth_reg_128[11]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[12]),
        .Q(depth_reg_128[12]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[13]),
        .Q(depth_reg_128[13]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[14]),
        .Q(depth_reg_128[14]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[15]),
        .Q(depth_reg_128[15]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[1]),
        .Q(depth_reg_128[1]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[2]),
        .Q(depth_reg_128[2]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[3]),
        .Q(depth_reg_128[3]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[4]),
        .Q(depth_reg_128[4]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[5]),
        .Q(depth_reg_128[5]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[6]),
        .Q(depth_reg_128[6]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[7]),
        .Q(depth_reg_128[7]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[8]),
        .Q(depth_reg_128[8]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(depth_1_reg_589[9]),
        .Q(depth_reg_128[9]),
        .R(phi_mul2_reg_151));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_padding2d_fix16_fu_574_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(Q[0]),
        .I3(grp_padding2d_fix16_fu_574_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .O(ap_NS_fsm17_out));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_2 
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_57_fu_438_p2),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \height1_reg_174[0]_i_4 
       (.I0(height1_reg_174_reg[0]),
        .O(\height1_reg_174[0]_i_4_n_0 ));
  FDSE \height1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3_n_7 ),
        .Q(height1_reg_174_reg[0]),
        .S(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\height1_reg_174_reg[0]_i_3_n_0 ,\height1_reg_174_reg[0]_i_3_n_1 ,\height1_reg_174_reg[0]_i_3_n_2 ,\height1_reg_174_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\height1_reg_174_reg[0]_i_3_n_4 ,\height1_reg_174_reg[0]_i_3_n_5 ,\height1_reg_174_reg[0]_i_3_n_6 ,\height1_reg_174_reg[0]_i_3_n_7 }),
        .S({height1_reg_174_reg[3:1],\height1_reg_174[0]_i_4_n_0 }));
  FDRE \height1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1_n_5 ),
        .Q(height1_reg_174_reg[10]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1_n_4 ),
        .Q(height1_reg_174_reg[11]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1_n_7 ),
        .Q(height1_reg_174_reg[12]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[12]_i_1 
       (.CI(\height1_reg_174_reg[8]_i_1_n_0 ),
        .CO({\NLW_height1_reg_174_reg[12]_i_1_CO_UNCONNECTED [3],\height1_reg_174_reg[12]_i_1_n_1 ,\height1_reg_174_reg[12]_i_1_n_2 ,\height1_reg_174_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[12]_i_1_n_4 ,\height1_reg_174_reg[12]_i_1_n_5 ,\height1_reg_174_reg[12]_i_1_n_6 ,\height1_reg_174_reg[12]_i_1_n_7 }),
        .S(height1_reg_174_reg[15:12]));
  FDRE \height1_reg_174_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1_n_6 ),
        .Q(height1_reg_174_reg[13]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1_n_5 ),
        .Q(height1_reg_174_reg[14]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1_n_4 ),
        .Q(height1_reg_174_reg[15]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3_n_6 ),
        .Q(height1_reg_174_reg[1]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3_n_5 ),
        .Q(height1_reg_174_reg[2]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3_n_4 ),
        .Q(height1_reg_174_reg[3]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1_n_7 ),
        .Q(height1_reg_174_reg[4]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[4]_i_1 
       (.CI(\height1_reg_174_reg[0]_i_3_n_0 ),
        .CO({\height1_reg_174_reg[4]_i_1_n_0 ,\height1_reg_174_reg[4]_i_1_n_1 ,\height1_reg_174_reg[4]_i_1_n_2 ,\height1_reg_174_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[4]_i_1_n_4 ,\height1_reg_174_reg[4]_i_1_n_5 ,\height1_reg_174_reg[4]_i_1_n_6 ,\height1_reg_174_reg[4]_i_1_n_7 }),
        .S(height1_reg_174_reg[7:4]));
  FDRE \height1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1_n_6 ),
        .Q(height1_reg_174_reg[5]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1_n_5 ),
        .Q(height1_reg_174_reg[6]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1_n_4 ),
        .Q(height1_reg_174_reg[7]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1_n_7 ),
        .Q(height1_reg_174_reg[8]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[8]_i_1 
       (.CI(\height1_reg_174_reg[4]_i_1_n_0 ),
        .CO({\height1_reg_174_reg[8]_i_1_n_0 ,\height1_reg_174_reg[8]_i_1_n_1 ,\height1_reg_174_reg[8]_i_1_n_2 ,\height1_reg_174_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[8]_i_1_n_4 ,\height1_reg_174_reg[8]_i_1_n_5 ,\height1_reg_174_reg[8]_i_1_n_6 ,\height1_reg_174_reg[8]_i_1_n_7 }),
        .S(height1_reg_174_reg[11:8]));
  FDRE \height1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1_n_6 ),
        .Q(height1_reg_174_reg[9]),
        .R(ap_NS_fsm17_out));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[0]_i_1 
       (.I0(height_2_reg_664[0]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[10]_i_1 
       (.I0(height_2_reg_664[10]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[11]_i_1 
       (.I0(height_2_reg_664[11]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[12]_i_1 
       (.I0(height_2_reg_664[12]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[13]_i_1 
       (.I0(height_2_reg_664[13]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[14]_i_1 
       (.I0(height_2_reg_664[14]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \height5_0_in_reg_206[15]_i_1 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_46_fu_486_p2),
        .I3(ap_CS_fsm_state11),
        .O(\height5_0_in_reg_206[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_11 
       (.I0(width6_reg_215_reg[14]),
        .I1(width6_reg_215_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_12 
       (.I0(width6_reg_215_reg[12]),
        .I1(width6_reg_215_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_13 
       (.I0(width6_reg_215_reg[10]),
        .I1(width6_reg_215_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_14__0 
       (.I0(width6_reg_215_reg[8]),
        .I1(width6_reg_215_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_15 
       (.I0(height1_reg_174_reg[4]),
        .I1(height1_reg_174_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \height5_0_in_reg_206[15]_i_16 
       (.I0(height1_reg_174_reg[2]),
        .I1(height1_reg_174_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_17__1 
       (.I0(height1_reg_174_reg[0]),
        .I1(height1_reg_174_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_18__1 
       (.I0(height1_reg_174_reg[6]),
        .I1(height1_reg_174_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_19__0 
       (.I0(height1_reg_174_reg[4]),
        .I1(height1_reg_174_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[15]_i_2 
       (.I0(height_2_reg_664[15]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \height5_0_in_reg_206[15]_i_20 
       (.I0(height1_reg_174_reg[2]),
        .I1(height1_reg_174_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_21 
       (.I0(height1_reg_174_reg[0]),
        .I1(height1_reg_174_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_22 
       (.I0(width6_reg_215_reg[4]),
        .I1(width6_reg_215_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \height5_0_in_reg_206[15]_i_23 
       (.I0(width6_reg_215_reg[2]),
        .I1(width6_reg_215_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \height5_0_in_reg_206[15]_i_24 
       (.I0(width6_reg_215_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_25 
       (.I0(width6_reg_215_reg[6]),
        .I1(width6_reg_215_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_26 
       (.I0(width6_reg_215_reg[4]),
        .I1(width6_reg_215_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \height5_0_in_reg_206[15]_i_27 
       (.I0(width6_reg_215_reg[2]),
        .I1(width6_reg_215_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_28 
       (.I0(width6_reg_215_reg[1]),
        .I1(width6_reg_215_reg[0]),
        .O(\height5_0_in_reg_206[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_6 
       (.I0(height1_reg_174_reg[14]),
        .I1(height1_reg_174_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_7 
       (.I0(height1_reg_174_reg[12]),
        .I1(height1_reg_174_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_8 
       (.I0(height1_reg_174_reg[10]),
        .I1(height1_reg_174_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_9 
       (.I0(height1_reg_174_reg[8]),
        .I1(height1_reg_174_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[1]_i_1 
       (.I0(height_2_reg_664[1]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[2]_i_1 
       (.I0(height_2_reg_664[2]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[3]_i_1 
       (.I0(height_2_reg_664[3]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[4]_i_1 
       (.I0(height_2_reg_664[4]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[5]_i_1 
       (.I0(height_2_reg_664[5]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[6]_i_1 
       (.I0(height_2_reg_664[6]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[7]_i_1 
       (.I0(height_2_reg_664[7]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[8]_i_1 
       (.I0(height_2_reg_664[8]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[9]_i_1 
       (.I0(height_2_reg_664[9]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[9]_i_1_n_0 ));
  FDRE \height5_0_in_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[0]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[0]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[10]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[10]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[11]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[11]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[12]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[12]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[13]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[13]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[14]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[14]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[15]_i_2_n_0 ),
        .Q(height5_0_in_reg_206[15]),
        .R(1'b0));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_10 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_10_n_0 ,\height5_0_in_reg_206_reg[15]_i_10_n_1 ,\height5_0_in_reg_206_reg[15]_i_10_n_2 ,\height5_0_in_reg_206_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\height5_0_in_reg_206[15]_i_22_n_0 ,\height5_0_in_reg_206[15]_i_23_n_0 ,\height5_0_in_reg_206[15]_i_24_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_10_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_25_n_0 ,\height5_0_in_reg_206[15]_i_26_n_0 ,\height5_0_in_reg_206[15]_i_27_n_0 ,\height5_0_in_reg_206[15]_i_28_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_3 
       (.CI(\height5_0_in_reg_206_reg[15]_i_5_n_0 ),
        .CO({tmp_29_fu_337_p2,\height5_0_in_reg_206_reg[15]_i_3_n_1 ,\height5_0_in_reg_206_reg[15]_i_3_n_2 ,\height5_0_in_reg_206_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_6_n_0 ,\height5_0_in_reg_206[15]_i_7_n_0 ,\height5_0_in_reg_206[15]_i_8_n_0 ,\height5_0_in_reg_206[15]_i_9_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_4 
       (.CI(\height5_0_in_reg_206_reg[15]_i_10_n_0 ),
        .CO({tmp_46_fu_486_p2,\height5_0_in_reg_206_reg[15]_i_4_n_1 ,\height5_0_in_reg_206_reg[15]_i_4_n_2 ,\height5_0_in_reg_206_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_11_n_0 ,\height5_0_in_reg_206[15]_i_12_n_0 ,\height5_0_in_reg_206[15]_i_13_n_0 ,\height5_0_in_reg_206[15]_i_14__0_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_5 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_5_n_0 ,\height5_0_in_reg_206_reg[15]_i_5_n_1 ,\height5_0_in_reg_206_reg[15]_i_5_n_2 ,\height5_0_in_reg_206_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\height5_0_in_reg_206[15]_i_15_n_0 ,\height5_0_in_reg_206[15]_i_16_n_0 ,\height5_0_in_reg_206[15]_i_17__1_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_18__1_n_0 ,\height5_0_in_reg_206[15]_i_19__0_n_0 ,\height5_0_in_reg_206[15]_i_20_n_0 ,\height5_0_in_reg_206[15]_i_21_n_0 }));
  FDRE \height5_0_in_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[1]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[1]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[2]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[2]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[3]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[3]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[4]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[4]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[5]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[5]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[6]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[6]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[7]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[7]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[8]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[8]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1_n_0 ),
        .D(\height5_0_in_reg_206[9]_i_1_n_0 ),
        .Q(height5_0_in_reg_206[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \height_2_reg_664[0]_i_1 
       (.I0(height5_0_in_reg_206[0]),
        .O(A[0]));
  FDRE \height_2_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[0]),
        .Q(height_2_reg_664[0]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[10]),
        .Q(height_2_reg_664[10]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[11]),
        .Q(height_2_reg_664[11]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[12]),
        .Q(height_2_reg_664[12]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[12]_i_1 
       (.CI(\height_2_reg_664_reg[8]_i_1_n_0 ),
        .CO({\height_2_reg_664_reg[12]_i_1_n_0 ,\height_2_reg_664_reg[12]_i_1_n_1 ,\height_2_reg_664_reg[12]_i_1_n_2 ,\height_2_reg_664_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[12:9]),
        .S(height5_0_in_reg_206[12:9]));
  FDRE \height_2_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[13]),
        .Q(height_2_reg_664[13]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[14]),
        .Q(height_2_reg_664[14]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[15]),
        .Q(height_2_reg_664[15]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[15]_i_1 
       (.CI(\height_2_reg_664_reg[12]_i_1_n_0 ),
        .CO({\NLW_height_2_reg_664_reg[15]_i_1_CO_UNCONNECTED [3:2],\height_2_reg_664_reg[15]_i_1_n_2 ,\height_2_reg_664_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_2_reg_664_reg[15]_i_1_O_UNCONNECTED [3],A[15:13]}),
        .S({1'b0,height5_0_in_reg_206[15:13]}));
  FDRE \height_2_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[1]),
        .Q(height_2_reg_664[1]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[2]),
        .Q(height_2_reg_664[2]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[3]),
        .Q(height_2_reg_664[3]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[4]),
        .Q(height_2_reg_664[4]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\height_2_reg_664_reg[4]_i_1_n_0 ,\height_2_reg_664_reg[4]_i_1_n_1 ,\height_2_reg_664_reg[4]_i_1_n_2 ,\height_2_reg_664_reg[4]_i_1_n_3 }),
        .CYINIT(height5_0_in_reg_206[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[4:1]),
        .S(height5_0_in_reg_206[4:1]));
  FDRE \height_2_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[5]),
        .Q(height_2_reg_664[5]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[6]),
        .Q(height_2_reg_664[6]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[7]),
        .Q(height_2_reg_664[7]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[8]),
        .Q(height_2_reg_664[8]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[8]_i_1 
       (.CI(\height_2_reg_664_reg[4]_i_1_n_0 ),
        .CO({\height_2_reg_664_reg[8]_i_1_n_0 ,\height_2_reg_664_reg[8]_i_1_n_1 ,\height_2_reg_664_reg[8]_i_1_n_2 ,\height_2_reg_664_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[8:5]),
        .S(height5_0_in_reg_206[8:5]));
  FDRE \height_2_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[9]),
        .Q(height_2_reg_664[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[1]_i_1 
       (.I0(\phi_mul2_reg_151_reg_n_0_[1] ),
        .O(next_mul3_fu_274_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[5]_i_2 
       (.I0(\phi_mul2_reg_151_reg_n_0_[4] ),
        .O(\next_mul3_reg_576[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[5]_i_3 
       (.I0(\phi_mul2_reg_151_reg_n_0_[3] ),
        .O(\next_mul3_reg_576[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[5]_i_4 
       (.I0(\phi_mul2_reg_151_reg_n_0_[2] ),
        .O(\next_mul3_reg_576[5]_i_4_n_0 ));
  FDRE \next_mul3_reg_576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[10]),
        .Q(next_mul3_reg_576[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[11]),
        .Q(next_mul3_reg_576[11]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[12]),
        .Q(next_mul3_reg_576[12]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[13]),
        .Q(next_mul3_reg_576[13]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[13]_i_1 
       (.CI(\next_mul3_reg_576_reg[9]_i_1_n_0 ),
        .CO({\next_mul3_reg_576_reg[13]_i_1_n_0 ,\next_mul3_reg_576_reg[13]_i_1_n_1 ,\next_mul3_reg_576_reg[13]_i_1_n_2 ,\next_mul3_reg_576_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul2_reg_151_reg_n_0_[13] ,\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] }),
        .O(next_mul3_fu_274_p2[13:10]),
        .S({\phi_mul2_reg_151_reg_n_0_[13] ,\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] }));
  FDRE \next_mul3_reg_576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[14]),
        .Q(next_mul3_reg_576[14]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[15]),
        .Q(next_mul3_reg_576[15]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[16]),
        .Q(next_mul3_reg_576[16]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[16]_i_1 
       (.CI(\next_mul3_reg_576_reg[13]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_576_reg[16]_i_1_CO_UNCONNECTED [3:2],\next_mul3_reg_576_reg[16]_i_1_n_2 ,\next_mul3_reg_576_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] }),
        .O({\NLW_next_mul3_reg_576_reg[16]_i_1_O_UNCONNECTED [3],next_mul3_fu_274_p2[16:14]}),
        .S({1'b0,\phi_mul2_reg_151_reg_n_0_[16] ,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] }));
  FDRE \next_mul3_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[1]),
        .Q(next_mul3_reg_576[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[2]),
        .Q(next_mul3_reg_576[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[3]),
        .Q(next_mul3_reg_576[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_576[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_576[5]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_576_reg[5]_i_1_n_0 ,\next_mul3_reg_576_reg[5]_i_1_n_1 ,\next_mul3_reg_576_reg[5]_i_1_n_2 ,\next_mul3_reg_576_reg[5]_i_1_n_3 }),
        .CYINIT(\phi_mul2_reg_151_reg_n_0_[1] ),
        .DI({\phi_mul2_reg_151_reg_n_0_[5] ,\phi_mul2_reg_151_reg_n_0_[4] ,\phi_mul2_reg_151_reg_n_0_[3] ,\phi_mul2_reg_151_reg_n_0_[2] }),
        .O(next_mul3_fu_274_p2[5:2]),
        .S({\phi_mul2_reg_151_reg_n_0_[5] ,\next_mul3_reg_576[5]_i_2_n_0 ,\next_mul3_reg_576[5]_i_3_n_0 ,\next_mul3_reg_576[5]_i_4_n_0 }));
  FDRE \next_mul3_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_576[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_576[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_576[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[9]),
        .Q(next_mul3_reg_576[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[9]_i_1 
       (.CI(\next_mul3_reg_576_reg[5]_i_1_n_0 ),
        .CO({\next_mul3_reg_576_reg[9]_i_1_n_0 ,\next_mul3_reg_576_reg[9]_i_1_n_1 ,\next_mul3_reg_576_reg[9]_i_1_n_2 ,\next_mul3_reg_576_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul2_reg_151_reg_n_0_[9] ,\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] }),
        .O(next_mul3_fu_274_p2[9:6]),
        .S({\phi_mul2_reg_151_reg_n_0_[9] ,\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] }));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[2]_i_1 
       (.I0(phi_mul_reg_139[2]),
        .O(next_mul_fu_279_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[6]_i_2 
       (.I0(phi_mul_reg_139[4]),
        .O(\next_mul_reg_581[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[6]_i_3 
       (.I0(phi_mul_reg_139[3]),
        .O(\next_mul_reg_581[6]_i_3_n_0 ));
  FDRE \next_mul_reg_581_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[10]),
        .Q(next_mul_reg_581[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[10]_i_1 
       (.CI(\next_mul_reg_581_reg[6]_i_1_n_0 ),
        .CO({\next_mul_reg_581_reg[10]_i_1_n_0 ,\next_mul_reg_581_reg[10]_i_1_n_1 ,\next_mul_reg_581_reg[10]_i_1_n_2 ,\next_mul_reg_581_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_139[10:7]),
        .O(next_mul_fu_279_p2[10:7]),
        .S(phi_mul_reg_139[10:7]));
  FDRE \next_mul_reg_581_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[11]),
        .Q(next_mul_reg_581[11]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[12]),
        .Q(next_mul_reg_581[12]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[13]),
        .Q(next_mul_reg_581[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[13]_i_1 
       (.CI(\next_mul_reg_581_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_581_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_581_reg[13]_i_1_n_2 ,\next_mul_reg_581_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_139[12:11]}),
        .O({\NLW_next_mul_reg_581_reg[13]_i_1_O_UNCONNECTED [3],next_mul_fu_279_p2[13:11]}),
        .S({1'b0,phi_mul_reg_139[13:11]}));
  FDRE \next_mul_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[2]),
        .Q(next_mul_reg_581[2]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[3]),
        .Q(next_mul_reg_581[3]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[4]),
        .Q(next_mul_reg_581[4]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[5]),
        .Q(next_mul_reg_581[5]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[6]),
        .Q(next_mul_reg_581[6]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_581_reg[6]_i_1_n_0 ,\next_mul_reg_581_reg[6]_i_1_n_1 ,\next_mul_reg_581_reg[6]_i_1_n_2 ,\next_mul_reg_581_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_139[2]),
        .DI(phi_mul_reg_139[6:3]),
        .O(next_mul_fu_279_p2[6:3]),
        .S({phi_mul_reg_139[6:5],\next_mul_reg_581[6]_i_2_n_0 ,\next_mul_reg_581[6]_i_3_n_0 }));
  FDRE \next_mul_reg_581_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[7]),
        .Q(next_mul_reg_581[7]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[8]),
        .Q(next_mul_reg_581[8]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[9]),
        .Q(next_mul_reg_581[9]),
        .R(1'b0));
  FDRE \phi_mul2_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[10]),
        .Q(\phi_mul2_reg_151_reg_n_0_[10] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[11]),
        .Q(\phi_mul2_reg_151_reg_n_0_[11] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[12]),
        .Q(\phi_mul2_reg_151_reg_n_0_[12] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[13]),
        .Q(\phi_mul2_reg_151_reg_n_0_[13] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[14]),
        .Q(\phi_mul2_reg_151_reg_n_0_[14] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[15]),
        .Q(\phi_mul2_reg_151_reg_n_0_[15] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[16]),
        .Q(\phi_mul2_reg_151_reg_n_0_[16] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[1]),
        .Q(\phi_mul2_reg_151_reg_n_0_[1] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[2]),
        .Q(\phi_mul2_reg_151_reg_n_0_[2] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[3]),
        .Q(\phi_mul2_reg_151_reg_n_0_[3] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[4]),
        .Q(\phi_mul2_reg_151_reg_n_0_[4] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[5]),
        .Q(\phi_mul2_reg_151_reg_n_0_[5] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[6]),
        .Q(\phi_mul2_reg_151_reg_n_0_[6] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[7]),
        .Q(\phi_mul2_reg_151_reg_n_0_[7] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[8]),
        .Q(\phi_mul2_reg_151_reg_n_0_[8] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul3_reg_576[9]),
        .Q(\phi_mul2_reg_151_reg_n_0_[9] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[10]),
        .Q(phi_mul_reg_139[10]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[11]),
        .Q(phi_mul_reg_139[11]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[12]),
        .Q(phi_mul_reg_139[12]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[13]),
        .Q(phi_mul_reg_139[13]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[2]),
        .Q(phi_mul_reg_139[2]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[3]),
        .Q(phi_mul_reg_139[3]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[4]),
        .Q(phi_mul_reg_139[4]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[5]),
        .Q(phi_mul_reg_139[5]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[6]),
        .Q(phi_mul_reg_139[6]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[7]),
        .Q(phi_mul_reg_139[7]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[8]),
        .Q(phi_mul_reg_139[8]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2_n_0 ),
        .D(next_mul_reg_581[9]),
        .Q(phi_mul_reg_139[9]),
        .R(phi_mul2_reg_151));
  CARRY4 ram_reg_0_i_125
       (.CI(ram_reg_0_i_139_n_0),
        .CO({NLW_ram_reg_0_i_125_CO_UNCONNECTED[3:1],ram_reg_0_i_125_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_33_reg_621[12]}),
        .O({NLW_ram_reg_0_i_125_O_UNCONNECTED[3:2],data2[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_195_n_0,ram_reg_0_i_196_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_126
       (.I0(tmp_33_reg_621[13]),
        .I1(p_0_in[13]),
        .O(ram_reg_0_i_126_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_127
       (.I0(tmp_33_reg_621[12]),
        .I1(p_0_in[12]),
        .O(ram_reg_0_i_127_n_0));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_128
       (.I0(width6_reg_215_reg[11]),
        .I1(tmp_42_reg_672_reg_n_94),
        .I2(tmp_24_reg_594_reg_n_94),
        .O(ram_reg_0_i_128_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_129
       (.I0(tmp_24_reg_594_reg_n_93),
        .I1(tmp_42_reg_672_reg_n_93),
        .I2(width6_reg_215_reg[12]),
        .I3(tmp_42_reg_672_reg_n_92),
        .I4(width6_reg_215_reg[13]),
        .I5(tmp_24_reg_594_reg_n_92),
        .O(ram_reg_0_i_129_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_130__0
       (.I0(ram_reg_0_i_128_n_0),
        .I1(tmp_42_reg_672_reg_n_93),
        .I2(width6_reg_215_reg[12]),
        .I3(tmp_24_reg_594_reg_n_93),
        .O(ram_reg_0_i_130__0_n_0));
  CARRY4 ram_reg_0_i_139
       (.CI(ram_reg_0_i_160_n_0),
        .CO({ram_reg_0_i_139_n_0,ram_reg_0_i_139_n_1,ram_reg_0_i_139_n_2,ram_reg_0_i_139_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[11:8]),
        .O(data2[11:8]),
        .S({ram_reg_0_i_197_n_0,ram_reg_0_i_198_n_0,ram_reg_0_i_199_n_0,ram_reg_0_i_200_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_140
       (.I0(tmp_33_reg_621[11]),
        .I1(p_0_in[11]),
        .O(ram_reg_0_i_140_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_141
       (.I0(tmp_33_reg_621[10]),
        .I1(p_0_in[10]),
        .O(ram_reg_0_i_141_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_142
       (.I0(tmp_33_reg_621[9]),
        .I1(p_0_in[9]),
        .O(ram_reg_0_i_142_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_143
       (.I0(tmp_33_reg_621[8]),
        .I1(p_0_in[8]),
        .O(ram_reg_0_i_143_n_0));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_144
       (.I0(width6_reg_215_reg[10]),
        .I1(tmp_42_reg_672_reg_n_95),
        .I2(tmp_24_reg_594_reg_n_95),
        .O(ram_reg_0_i_144_n_0));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_145
       (.I0(width6_reg_215_reg[9]),
        .I1(tmp_42_reg_672_reg_n_96),
        .I2(tmp_24_reg_594_reg_n_96),
        .O(ram_reg_0_i_145_n_0));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_146
       (.I0(width6_reg_215_reg[8]),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(tmp_24_reg_594_reg_n_97),
        .O(ram_reg_0_i_146_n_0));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_147
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .O(ram_reg_0_i_147_n_0));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_148
       (.I0(width6_reg_215_reg[11]),
        .I1(tmp_42_reg_672_reg_n_94),
        .I2(tmp_24_reg_594_reg_n_94),
        .I3(ram_reg_0_i_144_n_0),
        .O(ram_reg_0_i_148_n_0));
  (* HLUTNM = "lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_149
       (.I0(width6_reg_215_reg[10]),
        .I1(tmp_42_reg_672_reg_n_95),
        .I2(tmp_24_reg_594_reg_n_95),
        .I3(ram_reg_0_i_145_n_0),
        .O(ram_reg_0_i_149_n_0));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_150
       (.I0(width6_reg_215_reg[9]),
        .I1(tmp_42_reg_672_reg_n_96),
        .I2(tmp_24_reg_594_reg_n_96),
        .I3(ram_reg_0_i_146_n_0),
        .O(ram_reg_0_i_150_n_0));
  (* HLUTNM = "lutpair182" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_151__0
       (.I0(width6_reg_215_reg[8]),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(tmp_24_reg_594_reg_n_97),
        .I3(ram_reg_0_i_147_n_0),
        .O(ram_reg_0_i_151__0_n_0));
  CARRY4 ram_reg_0_i_160
       (.CI(ram_reg_0_i_181_n_0),
        .CO({ram_reg_0_i_160_n_0,ram_reg_0_i_160_n_1,ram_reg_0_i_160_n_2,ram_reg_0_i_160_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[7:4]),
        .O(data2[7:4]),
        .S({ram_reg_0_i_201_n_0,ram_reg_0_i_202_n_0,ram_reg_0_i_203_n_0,ram_reg_0_i_204_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_161
       (.I0(tmp_33_reg_621[7]),
        .I1(p_0_in[7]),
        .O(ram_reg_0_i_161_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_162
       (.I0(tmp_33_reg_621[6]),
        .I1(p_0_in[6]),
        .O(ram_reg_0_i_162_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_163
       (.I0(tmp_33_reg_621[5]),
        .I1(p_0_in[5]),
        .O(ram_reg_0_i_163_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_164
       (.I0(tmp_33_reg_621[4]),
        .I1(p_0_in[4]),
        .O(ram_reg_0_i_164_n_0));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_165
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .O(ram_reg_0_i_165_n_0));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_166
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .O(ram_reg_0_i_166_n_0));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_167
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .O(ram_reg_0_i_167_n_0));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_168
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .O(ram_reg_0_i_168_n_0));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_169
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .I3(ram_reg_0_i_165_n_0),
        .O(ram_reg_0_i_169_n_0));
  (* HLUTNM = "lutpair180" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_170
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .I3(ram_reg_0_i_166_n_0),
        .O(ram_reg_0_i_170_n_0));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_171__0
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .I3(ram_reg_0_i_167_n_0),
        .O(ram_reg_0_i_171__0_n_0));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_172__0
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .I3(ram_reg_0_i_168_n_0),
        .O(ram_reg_0_i_172__0_n_0));
  CARRY4 ram_reg_0_i_17__3
       (.CI(ram_reg_0_i_18__2_n_0),
        .CO({NLW_ram_reg_0_i_17__3_CO_UNCONNECTED[3:1],ram_reg_0_i_17__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_21__2_n_0}),
        .O({NLW_ram_reg_0_i_17__3_O_UNCONNECTED[3:2],input_r_address0[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_22__4_n_0,ram_reg_0_i_23__3_n_0}));
  CARRY4 ram_reg_0_i_181
       (.CI(1'b0),
        .CO({ram_reg_0_i_181_n_0,ram_reg_0_i_181_n_1,ram_reg_0_i_181_n_2,ram_reg_0_i_181_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[3:0]),
        .O(data2[3:0]),
        .S({ram_reg_0_i_206_n_0,ram_reg_0_i_207_n_0,ram_reg_0_i_208_n_0,ram_reg_0_i_209_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_182
       (.I0(tmp_33_reg_621[3]),
        .I1(p_0_in[3]),
        .O(ram_reg_0_i_182_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_183
       (.I0(tmp_33_reg_621[2]),
        .I1(p_0_in[2]),
        .O(ram_reg_0_i_183_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_184
       (.I0(tmp_33_reg_621[1]),
        .I1(p_0_in[1]),
        .O(ram_reg_0_i_184_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_185__0
       (.I0(tmp_33_reg_621[0]),
        .I1(width4_0_in_reg_197_reg[0]),
        .O(ram_reg_0_i_185__0_n_0));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_186
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .O(ram_reg_0_i_186_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_187
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .O(ram_reg_0_i_187_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_188
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_0_i_188_n_0));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_189
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .I3(ram_reg_0_i_186_n_0),
        .O(ram_reg_0_i_189_n_0));
  CARRY4 ram_reg_0_i_18__2
       (.CI(ram_reg_0_i_19__2_n_0),
        .CO({ram_reg_0_i_18__2_n_0,ram_reg_0_i_18__2_n_1,ram_reg_0_i_18__2_n_2,ram_reg_0_i_18__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_24__2_n_0,ram_reg_0_i_25__3_n_0,ram_reg_0_i_26__2_n_0,ram_reg_0_i_27__1_n_0}),
        .O(input_r_address0[11:8]),
        .S({ram_reg_0_i_28__3_n_0,ram_reg_0_i_29__3_n_0,ram_reg_0_i_30__3_n_0,ram_reg_0_i_31__1_n_0}));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_190
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .I3(ram_reg_0_i_187_n_0),
        .O(ram_reg_0_i_190_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_191
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .I3(ram_reg_0_i_188_n_0),
        .O(ram_reg_0_i_191_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_192
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_0_i_192_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_195
       (.I0(tmp_33_reg_621[13]),
        .I1(tmp_43_reg_633_reg__0[13]),
        .O(ram_reg_0_i_195_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_196
       (.I0(tmp_33_reg_621[12]),
        .I1(tmp_43_reg_633_reg__0[12]),
        .O(ram_reg_0_i_196_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_197
       (.I0(tmp_33_reg_621[11]),
        .I1(tmp_43_reg_633_reg__0[11]),
        .O(ram_reg_0_i_197_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_198
       (.I0(tmp_33_reg_621[10]),
        .I1(tmp_43_reg_633_reg__0[10]),
        .O(ram_reg_0_i_198_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_199
       (.I0(tmp_33_reg_621[9]),
        .I1(tmp_43_reg_633_reg__0[9]),
        .O(ram_reg_0_i_199_n_0));
  CARRY4 ram_reg_0_i_19__2
       (.CI(ram_reg_0_i_20__3_n_0),
        .CO({ram_reg_0_i_19__2_n_0,ram_reg_0_i_19__2_n_1,ram_reg_0_i_19__2_n_2,ram_reg_0_i_19__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_32__1_n_0,ram_reg_0_i_33__1_n_0,ram_reg_0_i_34__1_n_0,ram_reg_0_i_35__0_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_36__3_n_0,ram_reg_0_i_37__3_n_0,ram_reg_0_i_38__3_n_0,ram_reg_0_i_39__2_n_0}));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    ram_reg_0_i_1__1
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_0_i_34__2_n_0),
        .I4(Q[1]),
        .I5(ram_reg_0),
        .O(Padding2D_4_array_ce0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_200
       (.I0(tmp_33_reg_621[8]),
        .I1(tmp_43_reg_633_reg__0[8]),
        .O(ram_reg_0_i_200_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_201
       (.I0(tmp_33_reg_621[7]),
        .I1(tmp_43_reg_633_reg__0[7]),
        .O(ram_reg_0_i_201_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_202
       (.I0(tmp_33_reg_621[6]),
        .I1(tmp_43_reg_633_reg__0[6]),
        .O(ram_reg_0_i_202_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_203
       (.I0(tmp_33_reg_621[5]),
        .I1(tmp_43_reg_633_reg__0[5]),
        .O(ram_reg_0_i_203_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_204
       (.I0(tmp_33_reg_621[4]),
        .I1(tmp_43_reg_633_reg__0[4]),
        .O(ram_reg_0_i_204_n_0));
  CARRY4 ram_reg_0_i_205
       (.CI(1'b0),
        .CO({ram_reg_0_i_205_n_0,ram_reg_0_i_205_n_1,ram_reg_0_i_205_n_2,ram_reg_0_i_205_n_3}),
        .CYINIT(width4_0_in_reg_197_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[4:1]),
        .S(width4_0_in_reg_197_reg[4:1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_206
       (.I0(tmp_33_reg_621[3]),
        .I1(tmp_43_reg_633_reg__0[3]),
        .O(ram_reg_0_i_206_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_207
       (.I0(tmp_33_reg_621[2]),
        .I1(tmp_43_reg_633_reg__0[2]),
        .O(ram_reg_0_i_207_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_208
       (.I0(tmp_33_reg_621[1]),
        .I1(tmp_43_reg_633_reg__0[1]),
        .O(ram_reg_0_i_208_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_209
       (.I0(tmp_33_reg_621[0]),
        .I1(tmp_43_reg_633_reg__0[0]),
        .O(ram_reg_0_i_209_n_0));
  CARRY4 ram_reg_0_i_20__3
       (.CI(1'b0),
        .CO({ram_reg_0_i_20__3_n_0,ram_reg_0_i_20__3_n_1,ram_reg_0_i_20__3_n_2,ram_reg_0_i_20__3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_i_40__1_n_0,ram_reg_0_i_41__1_n_0,ram_reg_0_i_42__1_n_0,ram_reg_0_i_43__1_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_44__3_n_0,ram_reg_0_i_45__3_n_0,ram_reg_0_i_46__1_n_0,ram_reg_0_i_47__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_21__2
       (.I0(\width3_reg_186_reg_n_0_[11] ),
        .I1(tmp3_reg_628_reg_n_94),
        .O(ram_reg_0_i_21__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_22__4
       (.I0(tmp3_reg_628_reg_n_93),
        .I1(\width3_reg_186_reg_n_0_[12] ),
        .I2(tmp3_reg_628_reg_n_92),
        .I3(\width3_reg_186_reg_n_0_[13] ),
        .O(ram_reg_0_i_22__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_23__3
       (.I0(tmp3_reg_628_reg_n_94),
        .I1(\width3_reg_186_reg_n_0_[11] ),
        .I2(tmp3_reg_628_reg_n_93),
        .I3(\width3_reg_186_reg_n_0_[12] ),
        .O(ram_reg_0_i_23__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_24__2
       (.I0(\width3_reg_186_reg_n_0_[10] ),
        .I1(tmp3_reg_628_reg_n_95),
        .O(ram_reg_0_i_24__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_25__3
       (.I0(\width3_reg_186_reg_n_0_[9] ),
        .I1(tmp3_reg_628_reg_n_96),
        .O(ram_reg_0_i_25__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_26__2
       (.I0(\width3_reg_186_reg_n_0_[8] ),
        .I1(tmp3_reg_628_reg_n_97),
        .O(ram_reg_0_i_26__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_27__1
       (.I0(\width3_reg_186_reg_n_0_[7] ),
        .I1(tmp3_reg_628_reg_n_98),
        .O(ram_reg_0_i_27__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_28__3
       (.I0(tmp3_reg_628_reg_n_95),
        .I1(\width3_reg_186_reg_n_0_[10] ),
        .I2(tmp3_reg_628_reg_n_94),
        .I3(\width3_reg_186_reg_n_0_[11] ),
        .O(ram_reg_0_i_28__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_29__3
       (.I0(tmp3_reg_628_reg_n_96),
        .I1(\width3_reg_186_reg_n_0_[9] ),
        .I2(tmp3_reg_628_reg_n_95),
        .I3(\width3_reg_186_reg_n_0_[10] ),
        .O(ram_reg_0_i_29__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_30__3
       (.I0(tmp3_reg_628_reg_n_97),
        .I1(\width3_reg_186_reg_n_0_[8] ),
        .I2(tmp3_reg_628_reg_n_96),
        .I3(\width3_reg_186_reg_n_0_[9] ),
        .O(ram_reg_0_i_30__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_31__1
       (.I0(tmp3_reg_628_reg_n_98),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .I2(tmp3_reg_628_reg_n_97),
        .I3(\width3_reg_186_reg_n_0_[8] ),
        .O(ram_reg_0_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_31__3
       (.I0(ap_CS_fsm_state8),
        .I1(q0[1]),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_32__1
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(tmp3_reg_628_reg_n_99),
        .O(ram_reg_0_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_32__3
       (.I0(ap_CS_fsm_state8),
        .I1(q0[0]),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_33__1
       (.I0(\width3_reg_186_reg_n_0_[5] ),
        .I1(tmp3_reg_628_reg_n_100),
        .O(ram_reg_0_i_33__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_33__2
       (.I0(width6_reg_21509_out),
        .I1(width4_0_in_reg_1970),
        .I2(ap_CS_fsm_state8),
        .I3(width_reg_163010_out),
        .I4(ap_CS_fsm_state6),
        .I5(Q[1]),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_34__1
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(tmp3_reg_628_reg_n_101),
        .O(ram_reg_0_i_34__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_34__2
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state11),
        .O(ram_reg_0_i_34__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_35__0
       (.I0(\width3_reg_186_reg_n_0_[3] ),
        .I1(tmp3_reg_628_reg_n_102),
        .O(ram_reg_0_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_36__3
       (.I0(tmp3_reg_628_reg_n_99),
        .I1(\width3_reg_186_reg_n_0_[6] ),
        .I2(tmp3_reg_628_reg_n_98),
        .I3(\width3_reg_186_reg_n_0_[7] ),
        .O(ram_reg_0_i_36__3_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_37__0
       (.I0(ram_reg_0_i_70_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[13]),
        .I4(data0[13]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[13]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_37__3
       (.I0(tmp3_reg_628_reg_n_100),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .I2(tmp3_reg_628_reg_n_99),
        .I3(\width3_reg_186_reg_n_0_[6] ),
        .O(ram_reg_0_i_37__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_38__3
       (.I0(tmp3_reg_628_reg_n_101),
        .I1(\width3_reg_186_reg_n_0_[4] ),
        .I2(tmp3_reg_628_reg_n_100),
        .I3(\width3_reg_186_reg_n_0_[5] ),
        .O(ram_reg_0_i_38__3_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_39__1
       (.I0(ram_reg_0_i_73_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[12]),
        .I4(data0[12]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[12]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_39__2
       (.I0(tmp3_reg_628_reg_n_102),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .I2(tmp3_reg_628_reg_n_101),
        .I3(\width3_reg_186_reg_n_0_[4] ),
        .O(ram_reg_0_i_39__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_40__1
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(tmp3_reg_628_reg_n_103),
        .O(ram_reg_0_i_40__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_41__1
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .O(ram_reg_0_i_41__1_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_41__2
       (.I0(ram_reg_0_i_75_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[11]),
        .I4(data0[11]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[11]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_42__1
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_0_i_42__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_43__1
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .O(ram_reg_0_i_43__1_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_43__2
       (.I0(ram_reg_0_i_78_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[10]),
        .I4(data0[10]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[10]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_44__3
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(tmp3_reg_628_reg_n_102),
        .I3(\width3_reg_186_reg_n_0_[3] ),
        .O(ram_reg_0_i_44__3_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_45__1
       (.I0(ram_reg_0_i_79_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[9]),
        .I4(data0[9]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[9]));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_0_i_45__3
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(\width3_reg_186_reg_n_0_[1] ),
        .I3(tmp3_reg_628_reg_n_104),
        .O(ram_reg_0_i_45__3_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_0_i_46__1
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .I2(tmp3_reg_628_reg_n_104),
        .I3(\width3_reg_186_reg_n_0_[1] ),
        .O(ram_reg_0_i_46__1_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_47__1
       (.I0(ram_reg_0_i_80_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[8]),
        .I4(data0[8]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_47__2
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_0_i_47__2_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_49__1
       (.I0(ram_reg_0_i_82_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[7]),
        .I4(data0[7]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[7]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_51__1
       (.I0(ram_reg_0_i_85_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[6]),
        .I4(data0[6]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[6]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_53__1
       (.I0(ram_reg_0_i_86_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[5]),
        .I4(data0[5]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_55__1
       (.I0(ram_reg_0_i_87_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[4]),
        .I4(data0[4]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_57__1
       (.I0(ram_reg_0_i_89__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[3]),
        .I4(data0[3]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_59__0
       (.I0(ram_reg_0_i_92__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[2]),
        .I4(data0[2]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_61__0
       (.I0(ram_reg_0_i_93__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[1]),
        .I4(data0[1]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[1]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_63__0
       (.I0(ram_reg_0_i_94__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[0]),
        .I4(data0[0]),
        .O(grp_padding2d_fix16_fu_574_output_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_68
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_57_fu_438_p2),
        .O(width4_0_in_reg_1970));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_70
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[13]),
        .I2(tmp_35_fu_319_p2_n_92),
        .I3(ap_CS_fsm_state8),
        .I4(data2[13]),
        .O(ram_reg_0_i_70_n_0));
  CARRY4 ram_reg_0_i_71
       (.CI(ram_reg_0_i_76_n_0),
        .CO({NLW_ram_reg_0_i_71_CO_UNCONNECTED[3:1],ram_reg_0_i_71_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_33_reg_621[12]}),
        .O({NLW_ram_reg_0_i_71_O_UNCONNECTED[3:2],data1[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_126_n_0,ram_reg_0_i_127_n_0}));
  CARRY4 ram_reg_0_i_72
       (.CI(ram_reg_0_i_77_n_0),
        .CO({NLW_ram_reg_0_i_72_CO_UNCONNECTED[3:1],ram_reg_0_i_72_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_128_n_0}),
        .O({NLW_ram_reg_0_i_72_O_UNCONNECTED[3:2],data0[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_129_n_0,ram_reg_0_i_130__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_73
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[12]),
        .I2(tmp_35_fu_319_p2_n_93),
        .I3(ap_CS_fsm_state8),
        .I4(data2[12]),
        .O(ram_reg_0_i_73_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_75
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[11]),
        .I2(tmp_35_fu_319_p2_n_94),
        .I3(ap_CS_fsm_state8),
        .I4(data2[11]),
        .O(ram_reg_0_i_75_n_0));
  CARRY4 ram_reg_0_i_76
       (.CI(ram_reg_0_i_83_n_0),
        .CO({ram_reg_0_i_76_n_0,ram_reg_0_i_76_n_1,ram_reg_0_i_76_n_2,ram_reg_0_i_76_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[11:8]),
        .O(data1[11:8]),
        .S({ram_reg_0_i_140_n_0,ram_reg_0_i_141_n_0,ram_reg_0_i_142_n_0,ram_reg_0_i_143_n_0}));
  CARRY4 ram_reg_0_i_77
       (.CI(ram_reg_0_i_84_n_0),
        .CO({ram_reg_0_i_77_n_0,ram_reg_0_i_77_n_1,ram_reg_0_i_77_n_2,ram_reg_0_i_77_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_144_n_0,ram_reg_0_i_145_n_0,ram_reg_0_i_146_n_0,ram_reg_0_i_147_n_0}),
        .O(data0[11:8]),
        .S({ram_reg_0_i_148_n_0,ram_reg_0_i_149_n_0,ram_reg_0_i_150_n_0,ram_reg_0_i_151__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_78
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[10]),
        .I2(tmp_35_fu_319_p2_n_95),
        .I3(ap_CS_fsm_state8),
        .I4(data2[10]),
        .O(ram_reg_0_i_78_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_79
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[9]),
        .I2(tmp_35_fu_319_p2_n_96),
        .I3(ap_CS_fsm_state8),
        .I4(data2[9]),
        .O(ram_reg_0_i_79_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_80
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[8]),
        .I2(tmp_35_fu_319_p2_n_97),
        .I3(ap_CS_fsm_state8),
        .I4(data2[8]),
        .O(ram_reg_0_i_80_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_82
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[7]),
        .I2(tmp_35_fu_319_p2_n_98),
        .I3(ap_CS_fsm_state8),
        .I4(data2[7]),
        .O(ram_reg_0_i_82_n_0));
  CARRY4 ram_reg_0_i_83
       (.CI(ram_reg_0_i_90__0_n_0),
        .CO({ram_reg_0_i_83_n_0,ram_reg_0_i_83_n_1,ram_reg_0_i_83_n_2,ram_reg_0_i_83_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[7:4]),
        .O(data1[7:4]),
        .S({ram_reg_0_i_161_n_0,ram_reg_0_i_162_n_0,ram_reg_0_i_163_n_0,ram_reg_0_i_164_n_0}));
  CARRY4 ram_reg_0_i_84
       (.CI(ram_reg_0_i_91__0_n_0),
        .CO({ram_reg_0_i_84_n_0,ram_reg_0_i_84_n_1,ram_reg_0_i_84_n_2,ram_reg_0_i_84_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_165_n_0,ram_reg_0_i_166_n_0,ram_reg_0_i_167_n_0,ram_reg_0_i_168_n_0}),
        .O(data0[7:4]),
        .S({ram_reg_0_i_169_n_0,ram_reg_0_i_170_n_0,ram_reg_0_i_171__0_n_0,ram_reg_0_i_172__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_85
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[6]),
        .I2(tmp_35_fu_319_p2_n_99),
        .I3(ap_CS_fsm_state8),
        .I4(data2[6]),
        .O(ram_reg_0_i_85_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_86
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[5]),
        .I2(tmp_35_fu_319_p2_n_100),
        .I3(ap_CS_fsm_state8),
        .I4(data2[5]),
        .O(ram_reg_0_i_86_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_87
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[4]),
        .I2(tmp_35_fu_319_p2_n_101),
        .I3(ap_CS_fsm_state8),
        .I4(data2[4]),
        .O(ram_reg_0_i_87_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_89__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[3]),
        .I2(tmp_35_fu_319_p2_n_102),
        .I3(ap_CS_fsm_state8),
        .I4(data2[3]),
        .O(ram_reg_0_i_89__0_n_0));
  CARRY4 ram_reg_0_i_90__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_90__0_n_0,ram_reg_0_i_90__0_n_1,ram_reg_0_i_90__0_n_2,ram_reg_0_i_90__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[3:0]),
        .O(data1[3:0]),
        .S({ram_reg_0_i_182_n_0,ram_reg_0_i_183_n_0,ram_reg_0_i_184_n_0,ram_reg_0_i_185__0_n_0}));
  CARRY4 ram_reg_0_i_91__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_91__0_n_0,ram_reg_0_i_91__0_n_1,ram_reg_0_i_91__0_n_2,ram_reg_0_i_91__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_186_n_0,ram_reg_0_i_187_n_0,ram_reg_0_i_188_n_0,1'b0}),
        .O(data0[3:0]),
        .S({ram_reg_0_i_189_n_0,ram_reg_0_i_190_n_0,ram_reg_0_i_191_n_0,ram_reg_0_i_192_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_92__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[2]),
        .I2(tmp_35_fu_319_p2_n_103),
        .I3(ap_CS_fsm_state8),
        .I4(data2[2]),
        .O(ram_reg_0_i_92__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_93__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[1]),
        .I2(tmp_35_fu_319_p2_n_104),
        .I3(ap_CS_fsm_state8),
        .I4(data2[1]),
        .O(ram_reg_0_i_93__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_94__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[0]),
        .I2(tmp_35_fu_319_p2_n_105),
        .I3(ap_CS_fsm_state8),
        .I4(data2[0]),
        .O(ram_reg_0_i_94__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_1__1
       (.I0(ap_CS_fsm_state8),
        .I1(q0[3]),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_2__1
       (.I0(ap_CS_fsm_state8),
        .I1(q0[2]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_1__1
       (.I0(ap_CS_fsm_state8),
        .I1(q0[5]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_2__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_2_i_3
       (.I0(width6_reg_21509_out),
        .I1(width4_0_in_reg_1970),
        .I2(ap_CS_fsm_state8),
        .I3(width_reg_163010_out),
        .I4(ap_CS_fsm_state6),
        .I5(Q[1]),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_3_i_1__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[7]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_3_i_2__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[6]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_1__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[9]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_2__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[8]),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_1__1
       (.I0(ap_CS_fsm_state8),
        .I1(q0[11]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_2__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[10]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_5_i_3
       (.I0(width6_reg_21509_out),
        .I1(width4_0_in_reg_1970),
        .I2(ap_CS_fsm_state8),
        .I3(width_reg_163010_out),
        .I4(ap_CS_fsm_state6),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_1__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[13]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_2__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[12]),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_7_i_1__1
       (.I0(ap_CS_fsm_state8),
        .I1(q0[15]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_7_i_2__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[14]),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_7_i_3
       (.I0(width6_reg_21509_out),
        .I1(width4_0_in_reg_1970),
        .I2(ap_CS_fsm_state8),
        .I3(width_reg_163010_out),
        .I4(ap_CS_fsm_state6),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[7]_0 [1]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_628_reg
       (.A({tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_7,tmp3_reg_628_reg_i_3_n_4,tmp3_reg_628_reg_i_3_n_5,tmp3_reg_628_reg_i_3_n_6,tmp3_reg_628_reg_i_3_n_7,tmp3_reg_628_reg_i_4_n_4,tmp3_reg_628_reg_i_4_n_5,tmp3_reg_628_reg_i_4_n_6,tmp3_reg_628_reg_i_4_n_7,tmp3_reg_628_reg_i_5_n_4,tmp3_reg_628_reg_i_5_n_5,tmp3_reg_628_reg_i_5_n_6,tmp3_reg_628_reg_i_5_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_61_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_628_reg_P_UNCONNECTED[47:14],tmp3_reg_628_reg_n_92,tmp3_reg_628_reg_n_93,tmp3_reg_628_reg_n_94,tmp3_reg_628_reg_n_95,tmp3_reg_628_reg_n_96,tmp3_reg_628_reg_n_97,tmp3_reg_628_reg_n_98,tmp3_reg_628_reg_n_99,tmp3_reg_628_reg_n_100,tmp3_reg_628_reg_n_101,tmp3_reg_628_reg_n_102,tmp3_reg_628_reg_n_103,tmp3_reg_628_reg_n_104,tmp3_reg_628_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp3_reg_628_reg_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .O(tmp_61_reg_6110));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_10
       (.I0(tmp2_cast_fu_354_p1[11]),
        .I1(phi_mul_reg_139[11]),
        .O(tmp3_reg_628_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_11
       (.I0(tmp2_cast_fu_354_p1[10]),
        .I1(phi_mul_reg_139[10]),
        .O(tmp3_reg_628_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_12
       (.I0(tmp2_cast_fu_354_p1[9]),
        .I1(phi_mul_reg_139[9]),
        .O(tmp3_reg_628_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_13
       (.I0(tmp2_cast_fu_354_p1[8]),
        .I1(phi_mul_reg_139[8]),
        .O(tmp3_reg_628_reg_i_13_n_0));
  CARRY4 tmp3_reg_628_reg_i_14
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_14_n_0,tmp3_reg_628_reg_i_14_n_1,tmp3_reg_628_reg_i_14_n_2,tmp3_reg_628_reg_i_14_n_3}),
        .CYINIT(height1_reg_174_reg[0]),
        .DI(height1_reg_174_reg[4:1]),
        .O(tmp2_cast_fu_354_p1[4:1]),
        .S({tmp3_reg_628_reg_i_32_n_0,tmp3_reg_628_reg_i_33_n_0,tmp3_reg_628_reg_i_34_n_0,tmp3_reg_628_reg_i_35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_15
       (.I0(tmp2_cast_fu_354_p1[7]),
        .I1(phi_mul_reg_139[7]),
        .O(tmp3_reg_628_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_16
       (.I0(tmp2_cast_fu_354_p1[6]),
        .I1(phi_mul_reg_139[6]),
        .O(tmp3_reg_628_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_17
       (.I0(tmp2_cast_fu_354_p1[5]),
        .I1(phi_mul_reg_139[5]),
        .O(tmp3_reg_628_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_18
       (.I0(tmp2_cast_fu_354_p1[4]),
        .I1(phi_mul_reg_139[4]),
        .O(tmp3_reg_628_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_19
       (.I0(tmp2_cast_fu_354_p1[3]),
        .I1(phi_mul_reg_139[3]),
        .O(tmp3_reg_628_reg_i_19_n_0));
  CARRY4 tmp3_reg_628_reg_i_2
       (.CI(tmp3_reg_628_reg_i_3_n_0),
        .CO({NLW_tmp3_reg_628_reg_i_2_CO_UNCONNECTED[3:1],tmp3_reg_628_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp2_cast_fu_354_p1[12]}),
        .O({NLW_tmp3_reg_628_reg_i_2_O_UNCONNECTED[3:2],tmp3_reg_628_reg_i_2_n_6,tmp3_reg_628_reg_i_2_n_7}),
        .S({1'b0,1'b0,tmp3_reg_628_reg_i_7_n_0,tmp3_reg_628_reg_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_20
       (.I0(tmp2_cast_fu_354_p1[2]),
        .I1(phi_mul_reg_139[2]),
        .O(tmp3_reg_628_reg_i_20_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_628_reg_i_21
       (.I0(tmp2_cast_fu_354_p1[1]),
        .O(tmp3_reg_628_reg_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_22__2
       (.I0(height1_reg_174_reg[0]),
        .O(tmp3_reg_628_reg_i_22__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_23
       (.I0(height1_reg_174_reg[12]),
        .O(tmp3_reg_628_reg_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_24
       (.I0(height1_reg_174_reg[11]),
        .O(tmp3_reg_628_reg_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_25
       (.I0(height1_reg_174_reg[10]),
        .O(tmp3_reg_628_reg_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_26
       (.I0(height1_reg_174_reg[9]),
        .O(tmp3_reg_628_reg_i_26_n_0));
  CARRY4 tmp3_reg_628_reg_i_27
       (.CI(tmp3_reg_628_reg_i_6_n_0),
        .CO(NLW_tmp3_reg_628_reg_i_27_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp3_reg_628_reg_i_27_O_UNCONNECTED[3:1],tmp2_cast_fu_354_p1[13]}),
        .S({1'b0,1'b0,1'b0,tmp3_reg_628_reg_i_36_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_28
       (.I0(height1_reg_174_reg[8]),
        .O(tmp3_reg_628_reg_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_29
       (.I0(height1_reg_174_reg[7]),
        .O(tmp3_reg_628_reg_i_29_n_0));
  CARRY4 tmp3_reg_628_reg_i_3
       (.CI(tmp3_reg_628_reg_i_4_n_0),
        .CO({tmp3_reg_628_reg_i_3_n_0,tmp3_reg_628_reg_i_3_n_1,tmp3_reg_628_reg_i_3_n_2,tmp3_reg_628_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_354_p1[11:8]),
        .O({tmp3_reg_628_reg_i_3_n_4,tmp3_reg_628_reg_i_3_n_5,tmp3_reg_628_reg_i_3_n_6,tmp3_reg_628_reg_i_3_n_7}),
        .S({tmp3_reg_628_reg_i_10_n_0,tmp3_reg_628_reg_i_11_n_0,tmp3_reg_628_reg_i_12_n_0,tmp3_reg_628_reg_i_13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_30
       (.I0(height1_reg_174_reg[6]),
        .O(tmp3_reg_628_reg_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_31
       (.I0(height1_reg_174_reg[5]),
        .O(tmp3_reg_628_reg_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_32
       (.I0(height1_reg_174_reg[4]),
        .O(tmp3_reg_628_reg_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_33
       (.I0(height1_reg_174_reg[3]),
        .O(tmp3_reg_628_reg_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_34
       (.I0(height1_reg_174_reg[2]),
        .O(tmp3_reg_628_reg_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_35
       (.I0(height1_reg_174_reg[1]),
        .O(tmp3_reg_628_reg_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_36
       (.I0(height1_reg_174_reg[13]),
        .O(tmp3_reg_628_reg_i_36_n_0));
  CARRY4 tmp3_reg_628_reg_i_4
       (.CI(tmp3_reg_628_reg_i_5_n_0),
        .CO({tmp3_reg_628_reg_i_4_n_0,tmp3_reg_628_reg_i_4_n_1,tmp3_reg_628_reg_i_4_n_2,tmp3_reg_628_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_354_p1[7:4]),
        .O({tmp3_reg_628_reg_i_4_n_4,tmp3_reg_628_reg_i_4_n_5,tmp3_reg_628_reg_i_4_n_6,tmp3_reg_628_reg_i_4_n_7}),
        .S({tmp3_reg_628_reg_i_15_n_0,tmp3_reg_628_reg_i_16_n_0,tmp3_reg_628_reg_i_17_n_0,tmp3_reg_628_reg_i_18_n_0}));
  CARRY4 tmp3_reg_628_reg_i_5
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_5_n_0,tmp3_reg_628_reg_i_5_n_1,tmp3_reg_628_reg_i_5_n_2,tmp3_reg_628_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_354_p1[3:1],1'b0}),
        .O({tmp3_reg_628_reg_i_5_n_4,tmp3_reg_628_reg_i_5_n_5,tmp3_reg_628_reg_i_5_n_6,tmp3_reg_628_reg_i_5_n_7}),
        .S({tmp3_reg_628_reg_i_19_n_0,tmp3_reg_628_reg_i_20_n_0,tmp3_reg_628_reg_i_21_n_0,tmp3_reg_628_reg_i_22__2_n_0}));
  CARRY4 tmp3_reg_628_reg_i_6
       (.CI(tmp3_reg_628_reg_i_9_n_0),
        .CO({tmp3_reg_628_reg_i_6_n_0,tmp3_reg_628_reg_i_6_n_1,tmp3_reg_628_reg_i_6_n_2,tmp3_reg_628_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[12:9]),
        .O(tmp2_cast_fu_354_p1[12:9]),
        .S({tmp3_reg_628_reg_i_23_n_0,tmp3_reg_628_reg_i_24_n_0,tmp3_reg_628_reg_i_25_n_0,tmp3_reg_628_reg_i_26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_7
       (.I0(tmp2_cast_fu_354_p1[13]),
        .I1(phi_mul_reg_139[13]),
        .O(tmp3_reg_628_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_8
       (.I0(tmp2_cast_fu_354_p1[12]),
        .I1(phi_mul_reg_139[12]),
        .O(tmp3_reg_628_reg_i_8_n_0));
  CARRY4 tmp3_reg_628_reg_i_9
       (.CI(tmp3_reg_628_reg_i_14_n_0),
        .CO({tmp3_reg_628_reg_i_9_n_0,tmp3_reg_628_reg_i_9_n_1,tmp3_reg_628_reg_i_9_n_2,tmp3_reg_628_reg_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[8:5]),
        .O(tmp2_cast_fu_354_p1[8:5]),
        .S({tmp3_reg_628_reg_i_28_n_0,tmp3_reg_628_reg_i_29_n_0,tmp3_reg_628_reg_i_30_n_0,tmp3_reg_628_reg_i_31_n_0}));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_594_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13:1],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\depth_reg_128[15]_i_2_n_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width_reg_1630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_594_reg_P_UNCONNECTED[47:14],tmp_24_reg_594_reg_n_92,tmp_24_reg_594_reg_n_93,tmp_24_reg_594_reg_n_94,tmp_24_reg_594_reg_n_95,tmp_24_reg_594_reg_n_96,tmp_24_reg_594_reg_n_97,tmp_24_reg_594_reg_n_98,tmp_24_reg_594_reg_n_99,tmp_24_reg_594_reg_n_100,tmp_24_reg_594_reg_n_101,tmp_24_reg_594_reg_n_102,tmp_24_reg_594_reg_n_103,tmp_24_reg_594_reg_n_104,tmp_24_reg_594_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(phi_mul2_reg_151),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_24_reg_594_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .O(width_reg_1630));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_33_fu_364_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_61_fu_342_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_33_fu_364_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_33_fu_364_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_33_fu_364_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_33_fu_364_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_61_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_33_fu_364_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_33_fu_364_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_33_fu_364_p2_n_58,tmp_33_fu_364_p2_n_59,tmp_33_fu_364_p2_n_60,tmp_33_fu_364_p2_n_61,tmp_33_fu_364_p2_n_62,tmp_33_fu_364_p2_n_63,tmp_33_fu_364_p2_n_64,tmp_33_fu_364_p2_n_65,tmp_33_fu_364_p2_n_66,tmp_33_fu_364_p2_n_67,tmp_33_fu_364_p2_n_68,tmp_33_fu_364_p2_n_69,tmp_33_fu_364_p2_n_70,tmp_33_fu_364_p2_n_71,tmp_33_fu_364_p2_n_72,tmp_33_fu_364_p2_n_73,tmp_33_fu_364_p2_n_74,tmp_33_fu_364_p2_n_75,tmp_33_fu_364_p2_n_76,tmp_33_fu_364_p2_n_77,tmp_33_fu_364_p2_n_78,tmp_33_fu_364_p2_n_79,tmp_33_fu_364_p2_n_80,tmp_33_fu_364_p2_n_81,tmp_33_fu_364_p2_n_82,tmp_33_fu_364_p2_n_83,tmp_33_fu_364_p2_n_84,tmp_33_fu_364_p2_n_85,tmp_33_fu_364_p2_n_86,tmp_33_fu_364_p2_n_87,tmp_33_fu_364_p2_n_88,tmp_33_fu_364_p2_n_89,tmp_33_fu_364_p2_n_90,tmp_33_fu_364_p2_n_91,tmp_33_reg_621}),
        .PATTERNBDETECT(NLW_tmp_33_fu_364_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_33_fu_364_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_33_fu_364_p2_n_106,tmp_33_fu_364_p2_n_107,tmp_33_fu_364_p2_n_108,tmp_33_fu_364_p2_n_109,tmp_33_fu_364_p2_n_110,tmp_33_fu_364_p2_n_111,tmp_33_fu_364_p2_n_112,tmp_33_fu_364_p2_n_113,tmp_33_fu_364_p2_n_114,tmp_33_fu_364_p2_n_115,tmp_33_fu_364_p2_n_116,tmp_33_fu_364_p2_n_117,tmp_33_fu_364_p2_n_118,tmp_33_fu_364_p2_n_119,tmp_33_fu_364_p2_n_120,tmp_33_fu_364_p2_n_121,tmp_33_fu_364_p2_n_122,tmp_33_fu_364_p2_n_123,tmp_33_fu_364_p2_n_124,tmp_33_fu_364_p2_n_125,tmp_33_fu_364_p2_n_126,tmp_33_fu_364_p2_n_127,tmp_33_fu_364_p2_n_128,tmp_33_fu_364_p2_n_129,tmp_33_fu_364_p2_n_130,tmp_33_fu_364_p2_n_131,tmp_33_fu_364_p2_n_132,tmp_33_fu_364_p2_n_133,tmp_33_fu_364_p2_n_134,tmp_33_fu_364_p2_n_135,tmp_33_fu_364_p2_n_136,tmp_33_fu_364_p2_n_137,tmp_33_fu_364_p2_n_138,tmp_33_fu_364_p2_n_139,tmp_33_fu_364_p2_n_140,tmp_33_fu_364_p2_n_141,tmp_33_fu_364_p2_n_142,tmp_33_fu_364_p2_n_143,tmp_33_fu_364_p2_n_144,tmp_33_fu_364_p2_n_145,tmp_33_fu_364_p2_n_146,tmp_33_fu_364_p2_n_147,tmp_33_fu_364_p2_n_148,tmp_33_fu_364_p2_n_149,tmp_33_fu_364_p2_n_150,tmp_33_fu_364_p2_n_151,tmp_33_fu_364_p2_n_152,tmp_33_fu_364_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_33_fu_364_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_33_fu_364_p2_i_1
       (.CI(tmp_33_fu_364_p2_i_2_n_0),
        .CO(NLW_tmp_33_fu_364_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_33_fu_364_p2_i_1_O_UNCONNECTED[3:1],tmp_61_fu_342_p2[16]}),
        .S({1'b0,1'b0,1'b0,\phi_mul2_reg_151_reg_n_0_[16] }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_10
       (.I0(height1_reg_174_reg[11]),
        .I1(\phi_mul2_reg_151_reg_n_0_[11] ),
        .O(tmp_33_fu_364_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_11
       (.I0(height1_reg_174_reg[10]),
        .I1(\phi_mul2_reg_151_reg_n_0_[10] ),
        .O(tmp_33_fu_364_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_12
       (.I0(height1_reg_174_reg[9]),
        .I1(\phi_mul2_reg_151_reg_n_0_[9] ),
        .O(tmp_33_fu_364_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_13
       (.I0(height1_reg_174_reg[8]),
        .I1(\phi_mul2_reg_151_reg_n_0_[8] ),
        .O(tmp_33_fu_364_p2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_14
       (.I0(height1_reg_174_reg[7]),
        .I1(\phi_mul2_reg_151_reg_n_0_[7] ),
        .O(tmp_33_fu_364_p2_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_15
       (.I0(height1_reg_174_reg[6]),
        .I1(\phi_mul2_reg_151_reg_n_0_[6] ),
        .O(tmp_33_fu_364_p2_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_16
       (.I0(height1_reg_174_reg[5]),
        .I1(\phi_mul2_reg_151_reg_n_0_[5] ),
        .O(tmp_33_fu_364_p2_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_17
       (.I0(height1_reg_174_reg[4]),
        .I1(\phi_mul2_reg_151_reg_n_0_[4] ),
        .O(tmp_33_fu_364_p2_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_18
       (.I0(height1_reg_174_reg[3]),
        .I1(\phi_mul2_reg_151_reg_n_0_[3] ),
        .O(tmp_33_fu_364_p2_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_19
       (.I0(height1_reg_174_reg[2]),
        .I1(\phi_mul2_reg_151_reg_n_0_[2] ),
        .O(tmp_33_fu_364_p2_i_19_n_0));
  CARRY4 tmp_33_fu_364_p2_i_2
       (.CI(tmp_33_fu_364_p2_i_3_n_0),
        .CO({tmp_33_fu_364_p2_i_2_n_0,tmp_33_fu_364_p2_i_2_n_1,tmp_33_fu_364_p2_i_2_n_2,tmp_33_fu_364_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[15:12]),
        .O(tmp_61_fu_342_p2[15:12]),
        .S({tmp_33_fu_364_p2_i_6_n_0,tmp_33_fu_364_p2_i_7_n_0,tmp_33_fu_364_p2_i_8_n_0,tmp_33_fu_364_p2_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_20
       (.I0(height1_reg_174_reg[1]),
        .I1(\phi_mul2_reg_151_reg_n_0_[1] ),
        .O(tmp_33_fu_364_p2_i_20_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_364_p2_i_21
       (.I0(height1_reg_174_reg[0]),
        .O(tmp_33_fu_364_p2_i_21_n_0));
  CARRY4 tmp_33_fu_364_p2_i_3
       (.CI(tmp_33_fu_364_p2_i_4_n_0),
        .CO({tmp_33_fu_364_p2_i_3_n_0,tmp_33_fu_364_p2_i_3_n_1,tmp_33_fu_364_p2_i_3_n_2,tmp_33_fu_364_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[11:8]),
        .O(tmp_61_fu_342_p2[11:8]),
        .S({tmp_33_fu_364_p2_i_10_n_0,tmp_33_fu_364_p2_i_11_n_0,tmp_33_fu_364_p2_i_12_n_0,tmp_33_fu_364_p2_i_13_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_4
       (.CI(tmp_33_fu_364_p2_i_5_n_0),
        .CO({tmp_33_fu_364_p2_i_4_n_0,tmp_33_fu_364_p2_i_4_n_1,tmp_33_fu_364_p2_i_4_n_2,tmp_33_fu_364_p2_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[7:4]),
        .O(tmp_61_fu_342_p2[7:4]),
        .S({tmp_33_fu_364_p2_i_14_n_0,tmp_33_fu_364_p2_i_15_n_0,tmp_33_fu_364_p2_i_16_n_0,tmp_33_fu_364_p2_i_17_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_5
       (.CI(1'b0),
        .CO({tmp_33_fu_364_p2_i_5_n_0,tmp_33_fu_364_p2_i_5_n_1,tmp_33_fu_364_p2_i_5_n_2,tmp_33_fu_364_p2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[3:0]),
        .O(tmp_61_fu_342_p2[3:0]),
        .S({tmp_33_fu_364_p2_i_18_n_0,tmp_33_fu_364_p2_i_19_n_0,tmp_33_fu_364_p2_i_20_n_0,tmp_33_fu_364_p2_i_21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_6
       (.I0(height1_reg_174_reg[15]),
        .I1(\phi_mul2_reg_151_reg_n_0_[15] ),
        .O(tmp_33_fu_364_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_7
       (.I0(height1_reg_174_reg[14]),
        .I1(\phi_mul2_reg_151_reg_n_0_[14] ),
        .O(tmp_33_fu_364_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_8
       (.I0(height1_reg_174_reg[13]),
        .I1(\phi_mul2_reg_151_reg_n_0_[13] ),
        .O(tmp_33_fu_364_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_9
       (.I0(height1_reg_174_reg[12]),
        .I1(\phi_mul2_reg_151_reg_n_0_[12] ),
        .O(tmp_33_fu_364_p2_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_35_fu_319_p2
       (.A({next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13],next_mul3_reg_576[13:1],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_35_fu_319_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_35_fu_319_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_313_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_35_fu_319_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_35_fu_319_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_128[15]_i_2_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_163010_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(width_reg_1630),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_35_fu_319_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_35_fu_319_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_35_fu_319_p2_P_UNCONNECTED[47:14],tmp_35_fu_319_p2_n_92,tmp_35_fu_319_p2_n_93,tmp_35_fu_319_p2_n_94,tmp_35_fu_319_p2_n_95,tmp_35_fu_319_p2_n_96,tmp_35_fu_319_p2_n_97,tmp_35_fu_319_p2_n_98,tmp_35_fu_319_p2_n_99,tmp_35_fu_319_p2_n_100,tmp_35_fu_319_p2_n_101,tmp_35_fu_319_p2_n_102,tmp_35_fu_319_p2_n_103,tmp_35_fu_319_p2_n_104,tmp_35_fu_319_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_35_fu_319_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_35_fu_319_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_35_fu_319_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul2_reg_151),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(width_reg_1630),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_35_fu_319_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_35_fu_319_p2_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .O(width_reg_163010_out));
  CARRY4 tmp_35_fu_319_p2_i_2
       (.CI(tmp_35_fu_319_p2_i_3_n_0),
        .CO(NLW_tmp_35_fu_319_p2_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_35_fu_319_p2_i_2_O_UNCONNECTED[3:1],width_1_fu_313_p2[13]}),
        .S({1'b0,1'b0,1'b0,width_reg_163_reg[13]}));
  CARRY4 tmp_35_fu_319_p2_i_3
       (.CI(tmp_35_fu_319_p2_i_4_n_0),
        .CO({tmp_35_fu_319_p2_i_3_n_0,tmp_35_fu_319_p2_i_3_n_1,tmp_35_fu_319_p2_i_3_n_2,tmp_35_fu_319_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[12:9]),
        .S(width_reg_163_reg[12:9]));
  CARRY4 tmp_35_fu_319_p2_i_4
       (.CI(tmp_35_fu_319_p2_i_5_n_0),
        .CO({tmp_35_fu_319_p2_i_4_n_0,tmp_35_fu_319_p2_i_4_n_1,tmp_35_fu_319_p2_i_4_n_2,tmp_35_fu_319_p2_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[8:5]),
        .S(width_reg_163_reg[8:5]));
  CARRY4 tmp_35_fu_319_p2_i_5
       (.CI(1'b0),
        .CO({tmp_35_fu_319_p2_i_5_n_0,tmp_35_fu_319_p2_i_5_n_1,tmp_35_fu_319_p2_i_5_n_2,tmp_35_fu_319_p2_i_5_n_3}),
        .CYINIT(width_reg_163_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[4:1]),
        .S(width_reg_163_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_35_fu_319_p2_i_6
       (.I0(width_reg_163_reg[0]),
        .O(width_1_fu_313_p2[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_42_reg_672_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width6_reg_2150),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_42_reg_672_reg_P_UNCONNECTED[47:14],tmp_42_reg_672_reg_n_92,tmp_42_reg_672_reg_n_93,tmp_42_reg_672_reg_n_94,tmp_42_reg_672_reg_n_95,tmp_42_reg_672_reg_n_96,tmp_42_reg_672_reg_n_97,tmp_42_reg_672_reg_n_98,tmp_42_reg_672_reg_n_99,tmp_42_reg_672_reg_n_100,tmp_42_reg_672_reg_n_101,tmp_42_reg_672_reg_n_102,tmp_42_reg_672_reg_n_103,tmp_42_reg_672_reg_n_104,tmp_42_reg_672_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_42_reg_672_reg_i_1
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .O(width6_reg_2150));
  FDRE \tmp_43_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[0] ),
        .Q(tmp_43_reg_633_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[10] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[10] ),
        .Q(tmp_43_reg_633_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[11] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[11] ),
        .Q(tmp_43_reg_633_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[12] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[12] ),
        .Q(tmp_43_reg_633_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[13] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[13] ),
        .Q(tmp_43_reg_633_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[1] ),
        .Q(tmp_43_reg_633_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[2] ),
        .Q(tmp_43_reg_633_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[3] ),
        .Q(tmp_43_reg_633_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[4] ),
        .Q(tmp_43_reg_633_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[5] ),
        .Q(tmp_43_reg_633_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[6] ),
        .Q(tmp_43_reg_633_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[7] ),
        .Q(tmp_43_reg_633_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[8] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[8] ),
        .Q(tmp_43_reg_633_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[9] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[9] ),
        .Q(tmp_43_reg_633_reg__0[9]),
        .R(1'b0));
  FDSE \width3_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[0]),
        .Q(\width3_reg_186_reg_n_0_[0] ),
        .S(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[10]),
        .Q(\width3_reg_186_reg_n_0_[10] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[11]),
        .Q(\width3_reg_186_reg_n_0_[11] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[12]),
        .Q(\width3_reg_186_reg_n_0_[12] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[13]),
        .Q(\width3_reg_186_reg_n_0_[13] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[14]),
        .Q(\width3_reg_186_reg_n_0_[14] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[15]),
        .Q(\width3_reg_186_reg_n_0_[15] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[1]),
        .Q(\width3_reg_186_reg_n_0_[1] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[2]),
        .Q(\width3_reg_186_reg_n_0_[2] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[3]),
        .Q(\width3_reg_186_reg_n_0_[3] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[4]),
        .Q(\width3_reg_186_reg_n_0_[4] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[5]),
        .Q(\width3_reg_186_reg_n_0_[5] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[6]),
        .Q(\width3_reg_186_reg_n_0_[6] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[7]),
        .Q(\width3_reg_186_reg_n_0_[7] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[8]),
        .Q(\width3_reg_186_reg_n_0_[8] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[9]),
        .Q(\width3_reg_186_reg_n_0_[9] ),
        .R(ap_CS_fsm_state6));
  LUT4 #(
    .INIT(16'hF444)) 
    \width4_0_in_reg_197[0]_i_1 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(tmp_57_fu_438_p2),
        .I3(ap_CS_fsm_state9),
        .O(\width4_0_in_reg_197[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[0]_i_3__0 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_4 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[3]),
        .O(\width4_0_in_reg_197[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_5 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[2]),
        .O(\width4_0_in_reg_197[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[0]_i_6__2 
       (.I0(width4_0_in_reg_197_reg[1]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \width4_0_in_reg_197[0]_i_7 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_2 
       (.I0(width4_0_in_reg_197_reg[15]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_3 
       (.I0(width4_0_in_reg_197_reg[14]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_4 
       (.I0(width4_0_in_reg_197_reg[13]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_5 
       (.I0(width4_0_in_reg_197_reg[12]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_2 
       (.I0(width4_0_in_reg_197_reg[7]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_3 
       (.I0(width4_0_in_reg_197_reg[6]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_4 
       (.I0(width4_0_in_reg_197_reg[5]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[4]_i_5 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[4]),
        .O(\width4_0_in_reg_197[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_2 
       (.I0(width4_0_in_reg_197_reg[11]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_3 
       (.I0(width4_0_in_reg_197_reg[10]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_4 
       (.I0(width4_0_in_reg_197_reg[9]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_5 
       (.I0(width4_0_in_reg_197_reg[8]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_5_n_0 ));
  FDRE \width4_0_in_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2_n_7 ),
        .Q(width4_0_in_reg_197_reg[0]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\width4_0_in_reg_197_reg[0]_i_2_n_0 ,\width4_0_in_reg_197_reg[0]_i_2_n_1 ,\width4_0_in_reg_197_reg[0]_i_2_n_2 ,\width4_0_in_reg_197_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\width4_0_in_reg_197[0]_i_3__0_n_0 }),
        .O({\width4_0_in_reg_197_reg[0]_i_2_n_4 ,\width4_0_in_reg_197_reg[0]_i_2_n_5 ,\width4_0_in_reg_197_reg[0]_i_2_n_6 ,\width4_0_in_reg_197_reg[0]_i_2_n_7 }),
        .S({\width4_0_in_reg_197[0]_i_4_n_0 ,\width4_0_in_reg_197[0]_i_5_n_0 ,\width4_0_in_reg_197[0]_i_6__2_n_0 ,\width4_0_in_reg_197[0]_i_7_n_0 }));
  FDRE \width4_0_in_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1_n_5 ),
        .Q(width4_0_in_reg_197_reg[10]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1_n_4 ),
        .Q(width4_0_in_reg_197_reg[11]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1_n_7 ),
        .Q(width4_0_in_reg_197_reg[12]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[12]_i_1 
       (.CI(\width4_0_in_reg_197_reg[8]_i_1_n_0 ),
        .CO({\NLW_width4_0_in_reg_197_reg[12]_i_1_CO_UNCONNECTED [3],\width4_0_in_reg_197_reg[12]_i_1_n_1 ,\width4_0_in_reg_197_reg[12]_i_1_n_2 ,\width4_0_in_reg_197_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[12]_i_1_n_4 ,\width4_0_in_reg_197_reg[12]_i_1_n_5 ,\width4_0_in_reg_197_reg[12]_i_1_n_6 ,\width4_0_in_reg_197_reg[12]_i_1_n_7 }),
        .S({\width4_0_in_reg_197[12]_i_2_n_0 ,\width4_0_in_reg_197[12]_i_3_n_0 ,\width4_0_in_reg_197[12]_i_4_n_0 ,\width4_0_in_reg_197[12]_i_5_n_0 }));
  FDRE \width4_0_in_reg_197_reg[13] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1_n_6 ),
        .Q(width4_0_in_reg_197_reg[13]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[14] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1_n_5 ),
        .Q(width4_0_in_reg_197_reg[14]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[15] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1_n_4 ),
        .Q(width4_0_in_reg_197_reg[15]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2_n_6 ),
        .Q(width4_0_in_reg_197_reg[1]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2_n_5 ),
        .Q(width4_0_in_reg_197_reg[2]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2_n_4 ),
        .Q(width4_0_in_reg_197_reg[3]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1_n_7 ),
        .Q(width4_0_in_reg_197_reg[4]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[4]_i_1 
       (.CI(\width4_0_in_reg_197_reg[0]_i_2_n_0 ),
        .CO({\width4_0_in_reg_197_reg[4]_i_1_n_0 ,\width4_0_in_reg_197_reg[4]_i_1_n_1 ,\width4_0_in_reg_197_reg[4]_i_1_n_2 ,\width4_0_in_reg_197_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[4]_i_1_n_4 ,\width4_0_in_reg_197_reg[4]_i_1_n_5 ,\width4_0_in_reg_197_reg[4]_i_1_n_6 ,\width4_0_in_reg_197_reg[4]_i_1_n_7 }),
        .S({\width4_0_in_reg_197[4]_i_2_n_0 ,\width4_0_in_reg_197[4]_i_3_n_0 ,\width4_0_in_reg_197[4]_i_4_n_0 ,\width4_0_in_reg_197[4]_i_5_n_0 }));
  FDRE \width4_0_in_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1_n_6 ),
        .Q(width4_0_in_reg_197_reg[5]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1_n_5 ),
        .Q(width4_0_in_reg_197_reg[6]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1_n_4 ),
        .Q(width4_0_in_reg_197_reg[7]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1_n_7 ),
        .Q(width4_0_in_reg_197_reg[8]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[8]_i_1 
       (.CI(\width4_0_in_reg_197_reg[4]_i_1_n_0 ),
        .CO({\width4_0_in_reg_197_reg[8]_i_1_n_0 ,\width4_0_in_reg_197_reg[8]_i_1_n_1 ,\width4_0_in_reg_197_reg[8]_i_1_n_2 ,\width4_0_in_reg_197_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[8]_i_1_n_4 ,\width4_0_in_reg_197_reg[8]_i_1_n_5 ,\width4_0_in_reg_197_reg[8]_i_1_n_6 ,\width4_0_in_reg_197_reg[8]_i_1_n_7 }),
        .S({\width4_0_in_reg_197[8]_i_2_n_0 ,\width4_0_in_reg_197[8]_i_3_n_0 ,\width4_0_in_reg_197[8]_i_4_n_0 ,\width4_0_in_reg_197[8]_i_5_n_0 }));
  FDRE \width4_0_in_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1_n_6 ),
        .Q(width4_0_in_reg_197_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \width6_reg_215[0]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(tmp_46_fu_486_p2),
        .O(width6_reg_21509_out));
  LUT1 #(
    .INIT(2'h1)) 
    \width6_reg_215[0]_i_3 
       (.I0(width6_reg_215_reg[0]),
        .O(\width6_reg_215[0]_i_3_n_0 ));
  FDRE \width6_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2_n_7 ),
        .Q(width6_reg_215_reg[0]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\width6_reg_215_reg[0]_i_2_n_0 ,\width6_reg_215_reg[0]_i_2_n_1 ,\width6_reg_215_reg[0]_i_2_n_2 ,\width6_reg_215_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width6_reg_215_reg[0]_i_2_n_4 ,\width6_reg_215_reg[0]_i_2_n_5 ,\width6_reg_215_reg[0]_i_2_n_6 ,\width6_reg_215_reg[0]_i_2_n_7 }),
        .S({width6_reg_215_reg[3:1],\width6_reg_215[0]_i_3_n_0 }));
  FDRE \width6_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1_n_5 ),
        .Q(width6_reg_215_reg[10]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1_n_4 ),
        .Q(width6_reg_215_reg[11]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1_n_7 ),
        .Q(width6_reg_215_reg[12]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[12]_i_1 
       (.CI(\width6_reg_215_reg[8]_i_1_n_0 ),
        .CO({\NLW_width6_reg_215_reg[12]_i_1_CO_UNCONNECTED [3],\width6_reg_215_reg[12]_i_1_n_1 ,\width6_reg_215_reg[12]_i_1_n_2 ,\width6_reg_215_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[12]_i_1_n_4 ,\width6_reg_215_reg[12]_i_1_n_5 ,\width6_reg_215_reg[12]_i_1_n_6 ,\width6_reg_215_reg[12]_i_1_n_7 }),
        .S(width6_reg_215_reg[15:12]));
  FDRE \width6_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1_n_6 ),
        .Q(width6_reg_215_reg[13]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1_n_5 ),
        .Q(width6_reg_215_reg[14]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1_n_4 ),
        .Q(width6_reg_215_reg[15]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2_n_6 ),
        .Q(width6_reg_215_reg[1]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2_n_5 ),
        .Q(width6_reg_215_reg[2]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2_n_4 ),
        .Q(width6_reg_215_reg[3]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1_n_7 ),
        .Q(width6_reg_215_reg[4]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[4]_i_1 
       (.CI(\width6_reg_215_reg[0]_i_2_n_0 ),
        .CO({\width6_reg_215_reg[4]_i_1_n_0 ,\width6_reg_215_reg[4]_i_1_n_1 ,\width6_reg_215_reg[4]_i_1_n_2 ,\width6_reg_215_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[4]_i_1_n_4 ,\width6_reg_215_reg[4]_i_1_n_5 ,\width6_reg_215_reg[4]_i_1_n_6 ,\width6_reg_215_reg[4]_i_1_n_7 }),
        .S(width6_reg_215_reg[7:4]));
  FDRE \width6_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1_n_6 ),
        .Q(width6_reg_215_reg[5]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1_n_5 ),
        .Q(width6_reg_215_reg[6]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1_n_4 ),
        .Q(width6_reg_215_reg[7]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1_n_7 ),
        .Q(width6_reg_215_reg[8]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[8]_i_1 
       (.CI(\width6_reg_215_reg[4]_i_1_n_0 ),
        .CO({\width6_reg_215_reg[8]_i_1_n_0 ,\width6_reg_215_reg[8]_i_1_n_1 ,\width6_reg_215_reg[8]_i_1_n_2 ,\width6_reg_215_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[8]_i_1_n_4 ,\width6_reg_215_reg[8]_i_1_n_5 ,\width6_reg_215_reg[8]_i_1_n_6 ,\width6_reg_215_reg[8]_i_1_n_7 }),
        .S(width6_reg_215_reg[11:8]));
  FDRE \width6_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1_n_6 ),
        .Q(width6_reg_215_reg[9]),
        .R(width6_reg_2150));
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_646[0]_i_1 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .O(width_3_fu_409_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \width_3_reg_646[15]_i_1 
       (.I0(input_r_ce0),
        .I1(tmp_44_fu_384_p2),
        .O(width_3_reg_6460));
  FDRE \width_3_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[0]),
        .Q(width_3_reg_646[0]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[10]),
        .Q(width_3_reg_646[10]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[11]),
        .Q(width_3_reg_646[11]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[12]),
        .Q(width_3_reg_646[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[12]_i_1 
       (.CI(\width_3_reg_646_reg[8]_i_1_n_0 ),
        .CO({\width_3_reg_646_reg[12]_i_1_n_0 ,\width_3_reg_646_reg[12]_i_1_n_1 ,\width_3_reg_646_reg[12]_i_1_n_2 ,\width_3_reg_646_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[12:9]),
        .S({\width3_reg_186_reg_n_0_[12] ,\width3_reg_186_reg_n_0_[11] ,\width3_reg_186_reg_n_0_[10] ,\width3_reg_186_reg_n_0_[9] }));
  FDRE \width_3_reg_646_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[13]),
        .Q(width_3_reg_646[13]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[14]),
        .Q(width_3_reg_646[14]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[15]),
        .Q(width_3_reg_646[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[15]_i_2 
       (.CI(\width_3_reg_646_reg[12]_i_1_n_0 ),
        .CO({\NLW_width_3_reg_646_reg[15]_i_2_CO_UNCONNECTED [3:2],\width_3_reg_646_reg[15]_i_2_n_2 ,\width_3_reg_646_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_646_reg[15]_i_2_O_UNCONNECTED [3],width_3_fu_409_p2[15:13]}),
        .S({1'b0,\width3_reg_186_reg_n_0_[15] ,\width3_reg_186_reg_n_0_[14] ,\width3_reg_186_reg_n_0_[13] }));
  FDRE \width_3_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[1]),
        .Q(width_3_reg_646[1]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[2]),
        .Q(width_3_reg_646[2]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[3]),
        .Q(width_3_reg_646[3]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[4]),
        .Q(width_3_reg_646[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\width_3_reg_646_reg[4]_i_1_n_0 ,\width_3_reg_646_reg[4]_i_1_n_1 ,\width_3_reg_646_reg[4]_i_1_n_2 ,\width_3_reg_646_reg[4]_i_1_n_3 }),
        .CYINIT(\width3_reg_186_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[4:1]),
        .S({\width3_reg_186_reg_n_0_[4] ,\width3_reg_186_reg_n_0_[3] ,\width3_reg_186_reg_n_0_[2] ,\width3_reg_186_reg_n_0_[1] }));
  FDRE \width_3_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[5]),
        .Q(width_3_reg_646[5]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[6]),
        .Q(width_3_reg_646[6]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[7]),
        .Q(width_3_reg_646[7]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[8]),
        .Q(width_3_reg_646[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[8]_i_1 
       (.CI(\width_3_reg_646_reg[4]_i_1_n_0 ),
        .CO({\width_3_reg_646_reg[8]_i_1_n_0 ,\width_3_reg_646_reg[8]_i_1_n_1 ,\width_3_reg_646_reg[8]_i_1_n_2 ,\width_3_reg_646_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[8:5]),
        .S({\width3_reg_186_reg_n_0_[8] ,\width3_reg_186_reg_n_0_[7] ,\width3_reg_186_reg_n_0_[6] ,\width3_reg_186_reg_n_0_[5] }));
  FDRE \width_3_reg_646_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[9]),
        .Q(width_3_reg_646[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_163[0]_i_2 
       (.I0(width_reg_163_reg[0]),
        .O(\width_reg_163[0]_i_2_n_0 ));
  FDRE \width_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1_n_7 ),
        .Q(width_reg_163_reg[0]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\width_reg_163_reg[0]_i_1_n_0 ,\width_reg_163_reg[0]_i_1_n_1 ,\width_reg_163_reg[0]_i_1_n_2 ,\width_reg_163_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_163_reg[0]_i_1_n_4 ,\width_reg_163_reg[0]_i_1_n_5 ,\width_reg_163_reg[0]_i_1_n_6 ,\width_reg_163_reg[0]_i_1_n_7 }),
        .S({width_reg_163_reg[3:1],\width_reg_163[0]_i_2_n_0 }));
  FDRE \width_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1_n_5 ),
        .Q(width_reg_163_reg[10]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1_n_4 ),
        .Q(width_reg_163_reg[11]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1_n_7 ),
        .Q(width_reg_163_reg[12]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[12]_i_1 
       (.CI(\width_reg_163_reg[8]_i_1_n_0 ),
        .CO({\NLW_width_reg_163_reg[12]_i_1_CO_UNCONNECTED [3],\width_reg_163_reg[12]_i_1_n_1 ,\width_reg_163_reg[12]_i_1_n_2 ,\width_reg_163_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[12]_i_1_n_4 ,\width_reg_163_reg[12]_i_1_n_5 ,\width_reg_163_reg[12]_i_1_n_6 ,\width_reg_163_reg[12]_i_1_n_7 }),
        .S(width_reg_163_reg[15:12]));
  FDRE \width_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1_n_6 ),
        .Q(width_reg_163_reg[13]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1_n_5 ),
        .Q(width_reg_163_reg[14]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1_n_4 ),
        .Q(width_reg_163_reg[15]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1_n_6 ),
        .Q(width_reg_163_reg[1]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1_n_5 ),
        .Q(width_reg_163_reg[2]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1_n_4 ),
        .Q(width_reg_163_reg[3]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1_n_7 ),
        .Q(width_reg_163_reg[4]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[4]_i_1 
       (.CI(\width_reg_163_reg[0]_i_1_n_0 ),
        .CO({\width_reg_163_reg[4]_i_1_n_0 ,\width_reg_163_reg[4]_i_1_n_1 ,\width_reg_163_reg[4]_i_1_n_2 ,\width_reg_163_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[4]_i_1_n_4 ,\width_reg_163_reg[4]_i_1_n_5 ,\width_reg_163_reg[4]_i_1_n_6 ,\width_reg_163_reg[4]_i_1_n_7 }),
        .S(width_reg_163_reg[7:4]));
  FDRE \width_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1_n_6 ),
        .Q(width_reg_163_reg[5]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1_n_5 ),
        .Q(width_reg_163_reg[6]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1_n_4 ),
        .Q(width_reg_163_reg[7]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1_n_7 ),
        .Q(width_reg_163_reg[8]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[8]_i_1 
       (.CI(\width_reg_163_reg[4]_i_1_n_0 ),
        .CO({\width_reg_163_reg[8]_i_1_n_0 ,\width_reg_163_reg[8]_i_1_n_1 ,\width_reg_163_reg[8]_i_1_n_2 ,\width_reg_163_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[8]_i_1_n_4 ,\width_reg_163_reg[8]_i_1_n_5 ,\width_reg_163_reg[8]_i_1_n_6 ,\width_reg_163_reg[8]_i_1_n_7 }),
        .S(width_reg_163_reg[11:8]));
  FDRE \width_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1_n_6 ),
        .Q(width_reg_163_reg[9]),
        .R(width_reg_1630));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16_1" *) 
module design_1_network_0_0_padding2d_fix16_1
   (WEA,
    D,
    \ap_CS_fsm_reg[10]_0 ,
    input_r_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    DIADI,
    grp_padding2d_fix16_1_fu_600_output_r_address0,
    input_r_address0,
    Q,
    grp_padding2d_fix16_1_fu_600_ap_start_reg,
    DOADO,
    ap_clk,
    SR);
  output [0:0]WEA;
  output [1:0]D;
  output \ap_CS_fsm_reg[10]_0 ;
  output input_r_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [15:0]DIADI;
  output [10:0]grp_padding2d_fix16_1_fu_600_output_r_address0;
  output [10:0]input_r_address0;
  input [1:0]Q;
  input grp_padding2d_fix16_1_fu_600_ap_start_reg;
  input [15:0]DOADO;
  input ap_clk;
  input [0:0]SR;

  wire [15:0]A;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[10]_i_10__1_n_0 ;
  wire \ap_CS_fsm[10]_i_4__1_n_0 ;
  wire \ap_CS_fsm[10]_i_5__1_n_0 ;
  wire \ap_CS_fsm[10]_i_6__1_n_0 ;
  wire \ap_CS_fsm[10]_i_7__1_n_0 ;
  wire \ap_CS_fsm[10]_i_8__2_n_0 ;
  wire \ap_CS_fsm[10]_i_9__1_n_0 ;
  wire \ap_CS_fsm[2]_i_4__6_n_0 ;
  wire \ap_CS_fsm[2]_i_5__6_n_0 ;
  wire \ap_CS_fsm[2]_i_6__6_n_0 ;
  wire \ap_CS_fsm[2]_i_7__6_n_0 ;
  wire \ap_CS_fsm[2]_i_8__4_n_0 ;
  wire \ap_CS_fsm[2]_i_9__6_n_0 ;
  wire \ap_CS_fsm[3]_i_10__1_n_0 ;
  wire \ap_CS_fsm[3]_i_4__6_n_0 ;
  wire \ap_CS_fsm[3]_i_5__2_n_0 ;
  wire \ap_CS_fsm[3]_i_6__2_n_0 ;
  wire \ap_CS_fsm[3]_i_7__2_n_0 ;
  wire \ap_CS_fsm[3]_i_8__6_n_0 ;
  wire \ap_CS_fsm[3]_i_9__5_n_0 ;
  wire \ap_CS_fsm[4]_i_1__12_n_0 ;
  wire \ap_CS_fsm[7]_i_1__7_n_0 ;
  wire \ap_CS_fsm[8]_i_10__1_n_0 ;
  wire \ap_CS_fsm[8]_i_11__1_n_0 ;
  wire \ap_CS_fsm[8]_i_12__1_n_0 ;
  wire \ap_CS_fsm[8]_i_13__2_n_0 ;
  wire \ap_CS_fsm[8]_i_14__1_n_0 ;
  wire \ap_CS_fsm[8]_i_15__1_n_0 ;
  wire \ap_CS_fsm[8]_i_16__0_n_0 ;
  wire \ap_CS_fsm[8]_i_17__0_n_0 ;
  wire \ap_CS_fsm[8]_i_18__2_n_0 ;
  wire \ap_CS_fsm[8]_i_19__1_n_0 ;
  wire \ap_CS_fsm[8]_i_20__1_n_0 ;
  wire \ap_CS_fsm[8]_i_21__1_n_0 ;
  wire \ap_CS_fsm[8]_i_22__1_n_0 ;
  wire \ap_CS_fsm[8]_i_5__1_n_0 ;
  wire \ap_CS_fsm[8]_i_6__1_n_0 ;
  wire \ap_CS_fsm[8]_i_7__1_n_0 ;
  wire \ap_CS_fsm[8]_i_8__1_n_0 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[10]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[10]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[10]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[10]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_23__0_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_23__0_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_24__0_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_24__0_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_24__0_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_24__0_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_2__1_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_2__1_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_4__1_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_4__1_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_4__1_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_4__1_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_9__1_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_9__1_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_9__1_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_9__1_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire [10:0]data0;
  wire [10:0]data1;
  wire [10:0]data2;
  wire [15:0]depth_1_fu_289_p2;
  wire [15:0]depth_1_reg_589;
  wire \depth_1_reg_589_reg[12]_i_1__1_n_0 ;
  wire \depth_1_reg_589_reg[12]_i_1__1_n_1 ;
  wire \depth_1_reg_589_reg[12]_i_1__1_n_2 ;
  wire \depth_1_reg_589_reg[12]_i_1__1_n_3 ;
  wire \depth_1_reg_589_reg[15]_i_1__1_n_2 ;
  wire \depth_1_reg_589_reg[15]_i_1__1_n_3 ;
  wire \depth_1_reg_589_reg[4]_i_1__1_n_0 ;
  wire \depth_1_reg_589_reg[4]_i_1__1_n_1 ;
  wire \depth_1_reg_589_reg[4]_i_1__1_n_2 ;
  wire \depth_1_reg_589_reg[4]_i_1__1_n_3 ;
  wire \depth_1_reg_589_reg[8]_i_1__1_n_0 ;
  wire \depth_1_reg_589_reg[8]_i_1__1_n_1 ;
  wire \depth_1_reg_589_reg[8]_i_1__1_n_2 ;
  wire \depth_1_reg_589_reg[8]_i_1__1_n_3 ;
  wire [15:0]depth_reg_128;
  wire \depth_reg_128[15]_i_2__1_n_0 ;
  wire exitcond2_fu_284_p2;
  wire grp_padding2d_fix16_1_fu_600_ap_start_reg;
  wire [10:0]grp_padding2d_fix16_1_fu_600_output_r_address0;
  wire \height1_reg_174[0]_i_4__1_n_0 ;
  wire [15:0]height1_reg_174_reg;
  wire \height1_reg_174_reg[0]_i_3__1_n_0 ;
  wire \height1_reg_174_reg[0]_i_3__1_n_1 ;
  wire \height1_reg_174_reg[0]_i_3__1_n_2 ;
  wire \height1_reg_174_reg[0]_i_3__1_n_3 ;
  wire \height1_reg_174_reg[0]_i_3__1_n_4 ;
  wire \height1_reg_174_reg[0]_i_3__1_n_5 ;
  wire \height1_reg_174_reg[0]_i_3__1_n_6 ;
  wire \height1_reg_174_reg[0]_i_3__1_n_7 ;
  wire \height1_reg_174_reg[12]_i_1__1_n_1 ;
  wire \height1_reg_174_reg[12]_i_1__1_n_2 ;
  wire \height1_reg_174_reg[12]_i_1__1_n_3 ;
  wire \height1_reg_174_reg[12]_i_1__1_n_4 ;
  wire \height1_reg_174_reg[12]_i_1__1_n_5 ;
  wire \height1_reg_174_reg[12]_i_1__1_n_6 ;
  wire \height1_reg_174_reg[12]_i_1__1_n_7 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_0 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_1 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_2 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_3 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_4 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_5 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_6 ;
  wire \height1_reg_174_reg[4]_i_1__1_n_7 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_0 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_1 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_2 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_3 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_4 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_5 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_6 ;
  wire \height1_reg_174_reg[8]_i_1__1_n_7 ;
  wire [15:0]height5_0_in_reg_206;
  wire \height5_0_in_reg_206[0]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[10]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[11]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[12]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[13]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[14]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_11__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_12__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_13__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_14__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_15__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_16__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_17__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_18__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_19__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_20__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_21__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_22__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_23__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_2__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_6__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_7__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_8__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_9__1_n_0 ;
  wire \height5_0_in_reg_206[1]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[2]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[3]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[4]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[5]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[6]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[7]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[8]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206[9]_i_1__1_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__1_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__1_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__1_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__1_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__1_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__1_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__1_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_4__1_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__1_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__1_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__1_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__1_n_3 ;
  wire [15:0]height_2_reg_664;
  wire \height_2_reg_664_reg[12]_i_1__0_n_0 ;
  wire \height_2_reg_664_reg[12]_i_1__0_n_1 ;
  wire \height_2_reg_664_reg[12]_i_1__0_n_2 ;
  wire \height_2_reg_664_reg[12]_i_1__0_n_3 ;
  wire \height_2_reg_664_reg[15]_i_1__0_n_2 ;
  wire \height_2_reg_664_reg[15]_i_1__0_n_3 ;
  wire \height_2_reg_664_reg[4]_i_1__0_n_0 ;
  wire \height_2_reg_664_reg[4]_i_1__0_n_1 ;
  wire \height_2_reg_664_reg[4]_i_1__0_n_2 ;
  wire \height_2_reg_664_reg[4]_i_1__0_n_3 ;
  wire \height_2_reg_664_reg[8]_i_1__0_n_0 ;
  wire \height_2_reg_664_reg[8]_i_1__0_n_1 ;
  wire \height_2_reg_664_reg[8]_i_1__0_n_2 ;
  wire \height_2_reg_664_reg[8]_i_1__0_n_3 ;
  wire [10:0]input_r_address0;
  wire input_r_ce0;
  wire [16:4]next_mul3_fu_274_p2;
  wire [16:4]next_mul3_reg_576;
  wire \next_mul3_reg_576_reg[12]_i_1__0_n_0 ;
  wire \next_mul3_reg_576_reg[12]_i_1__0_n_1 ;
  wire \next_mul3_reg_576_reg[12]_i_1__0_n_2 ;
  wire \next_mul3_reg_576_reg[12]_i_1__0_n_3 ;
  wire \next_mul3_reg_576_reg[16]_i_1__1_n_1 ;
  wire \next_mul3_reg_576_reg[16]_i_1__1_n_2 ;
  wire \next_mul3_reg_576_reg[16]_i_1__1_n_3 ;
  wire \next_mul3_reg_576_reg[8]_i_1__0_n_0 ;
  wire \next_mul3_reg_576_reg[8]_i_1__0_n_1 ;
  wire \next_mul3_reg_576_reg[8]_i_1__0_n_2 ;
  wire \next_mul3_reg_576_reg[8]_i_1__0_n_3 ;
  wire [10:1]next_mul_fu_279_p2;
  wire [10:1]next_mul_reg_581;
  wire \next_mul_reg_581[5]_i_2__0_n_0 ;
  wire \next_mul_reg_581[5]_i_3__0_n_0 ;
  wire \next_mul_reg_581_reg[5]_i_1__0_n_0 ;
  wire \next_mul_reg_581_reg[5]_i_1__0_n_1 ;
  wire \next_mul_reg_581_reg[5]_i_1__0_n_2 ;
  wire \next_mul_reg_581_reg[5]_i_1__0_n_3 ;
  wire \next_mul_reg_581_reg[9]_i_1__0_n_0 ;
  wire \next_mul_reg_581_reg[9]_i_1__0_n_1 ;
  wire \next_mul_reg_581_reg[9]_i_1__0_n_2 ;
  wire \next_mul_reg_581_reg[9]_i_1__0_n_3 ;
  wire [15:1]p_0_in;
  wire phi_mul2_reg_151;
  wire \phi_mul2_reg_151_reg_n_0_[10] ;
  wire \phi_mul2_reg_151_reg_n_0_[11] ;
  wire \phi_mul2_reg_151_reg_n_0_[12] ;
  wire \phi_mul2_reg_151_reg_n_0_[13] ;
  wire \phi_mul2_reg_151_reg_n_0_[14] ;
  wire \phi_mul2_reg_151_reg_n_0_[15] ;
  wire \phi_mul2_reg_151_reg_n_0_[16] ;
  wire \phi_mul2_reg_151_reg_n_0_[4] ;
  wire \phi_mul2_reg_151_reg_n_0_[5] ;
  wire \phi_mul2_reg_151_reg_n_0_[6] ;
  wire \phi_mul2_reg_151_reg_n_0_[7] ;
  wire \phi_mul2_reg_151_reg_n_0_[8] ;
  wire \phi_mul2_reg_151_reg_n_0_[9] ;
  wire [10:1]phi_mul_reg_139;
  wire ram_reg_i_116__0_n_2;
  wire ram_reg_i_116__0_n_3;
  wire ram_reg_i_117__0_n_0;
  wire ram_reg_i_118__0_n_0;
  wire ram_reg_i_119__0_n_0;
  wire ram_reg_i_120__0_n_0;
  wire ram_reg_i_121_n_0;
  wire ram_reg_i_122_n_0;
  wire ram_reg_i_123_n_0;
  wire ram_reg_i_124_n_0;
  wire ram_reg_i_133_n_0;
  wire ram_reg_i_133_n_1;
  wire ram_reg_i_133_n_2;
  wire ram_reg_i_133_n_3;
  wire ram_reg_i_134__1_n_0;
  wire ram_reg_i_135__1_n_0;
  wire ram_reg_i_136__0_n_0;
  wire ram_reg_i_137__0_n_0;
  wire ram_reg_i_138__0_n_0;
  wire ram_reg_i_139__0_n_0;
  wire ram_reg_i_140__0_n_0;
  wire ram_reg_i_141__0_n_0;
  wire ram_reg_i_142_n_0;
  wire ram_reg_i_143_n_0;
  wire ram_reg_i_144_n_0;
  wire ram_reg_i_145_n_0;
  wire ram_reg_i_14__5_n_2;
  wire ram_reg_i_14__5_n_3;
  wire ram_reg_i_154__0_n_0;
  wire ram_reg_i_154__0_n_1;
  wire ram_reg_i_154__0_n_2;
  wire ram_reg_i_154__0_n_3;
  wire ram_reg_i_155__0_n_0;
  wire ram_reg_i_156_n_0;
  wire ram_reg_i_157_n_0;
  wire ram_reg_i_158__0_n_0;
  wire ram_reg_i_159_n_0;
  wire ram_reg_i_15__5_n_0;
  wire ram_reg_i_15__5_n_1;
  wire ram_reg_i_15__5_n_2;
  wire ram_reg_i_15__5_n_3;
  wire ram_reg_i_160_n_0;
  wire ram_reg_i_161_n_0;
  wire ram_reg_i_162_n_0;
  wire ram_reg_i_163_n_0;
  wire ram_reg_i_164_n_0;
  wire ram_reg_i_165_n_0;
  wire ram_reg_i_168_n_0;
  wire ram_reg_i_169_n_0;
  wire ram_reg_i_16__5_n_0;
  wire ram_reg_i_16__5_n_1;
  wire ram_reg_i_16__5_n_2;
  wire ram_reg_i_16__5_n_3;
  wire ram_reg_i_170_n_0;
  wire ram_reg_i_171_n_0;
  wire ram_reg_i_171_n_1;
  wire ram_reg_i_171_n_2;
  wire ram_reg_i_171_n_3;
  wire ram_reg_i_172_n_0;
  wire ram_reg_i_173_n_0;
  wire ram_reg_i_174_n_0;
  wire ram_reg_i_175_n_0;
  wire ram_reg_i_176_n_0;
  wire ram_reg_i_176_n_1;
  wire ram_reg_i_176_n_2;
  wire ram_reg_i_176_n_3;
  wire ram_reg_i_177_n_0;
  wire ram_reg_i_178_n_0;
  wire ram_reg_i_179_n_0;
  wire ram_reg_i_17__5_n_0;
  wire ram_reg_i_180_n_0;
  wire ram_reg_i_18__5_n_0;
  wire ram_reg_i_19__7_n_0;
  wire ram_reg_i_20__7_n_0;
  wire ram_reg_i_21__7_n_0;
  wire ram_reg_i_22__5_n_0;
  wire ram_reg_i_23__3_n_0;
  wire ram_reg_i_24__3_n_0;
  wire ram_reg_i_25__2_n_0;
  wire ram_reg_i_26__5_n_0;
  wire ram_reg_i_27__5_n_0;
  wire ram_reg_i_28__5_n_0;
  wire ram_reg_i_29__5_n_0;
  wire ram_reg_i_30__0_n_0;
  wire ram_reg_i_31__1_n_0;
  wire ram_reg_i_32__1_n_0;
  wire ram_reg_i_33__1_n_0;
  wire ram_reg_i_34__5_n_0;
  wire ram_reg_i_35__5_n_0;
  wire ram_reg_i_36__2_n_0;
  wire ram_reg_i_37__0_n_0;
  wire ram_reg_i_71__2_n_0;
  wire ram_reg_i_72__1_n_2;
  wire ram_reg_i_72__1_n_3;
  wire ram_reg_i_73__1_n_2;
  wire ram_reg_i_73__1_n_3;
  wire ram_reg_i_74__1_n_0;
  wire ram_reg_i_75__1_n_0;
  wire ram_reg_i_77__1_n_0;
  wire ram_reg_i_78__3_n_0;
  wire ram_reg_i_78__3_n_1;
  wire ram_reg_i_78__3_n_2;
  wire ram_reg_i_78__3_n_3;
  wire ram_reg_i_79__0_n_0;
  wire ram_reg_i_79__0_n_1;
  wire ram_reg_i_79__0_n_2;
  wire ram_reg_i_79__0_n_3;
  wire ram_reg_i_80__0_n_0;
  wire ram_reg_i_81__0_n_0;
  wire ram_reg_i_82_n_0;
  wire ram_reg_i_84__0_n_0;
  wire ram_reg_i_85__1_n_0;
  wire ram_reg_i_85__1_n_1;
  wire ram_reg_i_85__1_n_2;
  wire ram_reg_i_85__1_n_3;
  wire ram_reg_i_86__1_n_0;
  wire ram_reg_i_86__1_n_1;
  wire ram_reg_i_86__1_n_2;
  wire ram_reg_i_86__1_n_3;
  wire ram_reg_i_87__1_n_0;
  wire ram_reg_i_88__1_n_0;
  wire ram_reg_i_89__1_n_0;
  wire [10:1]tmp2_cast_fu_354_p1;
  wire tmp3_reg_628_reg_i_10__1_n_0;
  wire tmp3_reg_628_reg_i_10__1_n_1;
  wire tmp3_reg_628_reg_i_10__1_n_2;
  wire tmp3_reg_628_reg_i_10__1_n_3;
  wire tmp3_reg_628_reg_i_11__1_n_0;
  wire tmp3_reg_628_reg_i_12__1_n_0;
  wire tmp3_reg_628_reg_i_13__1_n_0;
  wire tmp3_reg_628_reg_i_14__1_n_0;
  wire tmp3_reg_628_reg_i_15__1_n_0;
  wire tmp3_reg_628_reg_i_16__1_n_0;
  wire tmp3_reg_628_reg_i_17__1_n_0;
  wire tmp3_reg_628_reg_i_18__2_n_0;
  wire tmp3_reg_628_reg_i_19__0_n_0;
  wire tmp3_reg_628_reg_i_20__1_n_0;
  wire tmp3_reg_628_reg_i_21__1_n_0;
  wire tmp3_reg_628_reg_i_22__0_n_0;
  wire tmp3_reg_628_reg_i_23__1_n_0;
  wire tmp3_reg_628_reg_i_24__1_n_0;
  wire tmp3_reg_628_reg_i_25__1_n_0;
  wire tmp3_reg_628_reg_i_26__1_n_0;
  wire tmp3_reg_628_reg_i_27__1_n_0;
  wire tmp3_reg_628_reg_i_28__1_n_0;
  wire tmp3_reg_628_reg_i_2__1_n_2;
  wire tmp3_reg_628_reg_i_2__1_n_3;
  wire tmp3_reg_628_reg_i_2__1_n_5;
  wire tmp3_reg_628_reg_i_2__1_n_6;
  wire tmp3_reg_628_reg_i_2__1_n_7;
  wire tmp3_reg_628_reg_i_3__1_n_0;
  wire tmp3_reg_628_reg_i_3__1_n_1;
  wire tmp3_reg_628_reg_i_3__1_n_2;
  wire tmp3_reg_628_reg_i_3__1_n_3;
  wire tmp3_reg_628_reg_i_3__1_n_4;
  wire tmp3_reg_628_reg_i_3__1_n_5;
  wire tmp3_reg_628_reg_i_3__1_n_6;
  wire tmp3_reg_628_reg_i_3__1_n_7;
  wire tmp3_reg_628_reg_i_4__1_n_0;
  wire tmp3_reg_628_reg_i_4__1_n_1;
  wire tmp3_reg_628_reg_i_4__1_n_2;
  wire tmp3_reg_628_reg_i_4__1_n_3;
  wire tmp3_reg_628_reg_i_4__1_n_4;
  wire tmp3_reg_628_reg_i_4__1_n_5;
  wire tmp3_reg_628_reg_i_4__1_n_6;
  wire tmp3_reg_628_reg_i_4__1_n_7;
  wire tmp3_reg_628_reg_i_5__1_n_3;
  wire tmp3_reg_628_reg_i_6__1_n_0;
  wire tmp3_reg_628_reg_i_6__1_n_1;
  wire tmp3_reg_628_reg_i_6__1_n_2;
  wire tmp3_reg_628_reg_i_6__1_n_3;
  wire tmp3_reg_628_reg_i_7__1_n_0;
  wire tmp3_reg_628_reg_i_8__1_n_0;
  wire tmp3_reg_628_reg_i_9__1_n_0;
  wire tmp3_reg_628_reg_n_100;
  wire tmp3_reg_628_reg_n_101;
  wire tmp3_reg_628_reg_n_102;
  wire tmp3_reg_628_reg_n_103;
  wire tmp3_reg_628_reg_n_104;
  wire tmp3_reg_628_reg_n_105;
  wire tmp3_reg_628_reg_n_95;
  wire tmp3_reg_628_reg_n_96;
  wire tmp3_reg_628_reg_n_97;
  wire tmp3_reg_628_reg_n_98;
  wire tmp3_reg_628_reg_n_99;
  wire tmp_24_reg_594_reg_n_100;
  wire tmp_24_reg_594_reg_n_101;
  wire tmp_24_reg_594_reg_n_102;
  wire tmp_24_reg_594_reg_n_103;
  wire tmp_24_reg_594_reg_n_104;
  wire tmp_24_reg_594_reg_n_105;
  wire tmp_24_reg_594_reg_n_95;
  wire tmp_24_reg_594_reg_n_96;
  wire tmp_24_reg_594_reg_n_97;
  wire tmp_24_reg_594_reg_n_98;
  wire tmp_24_reg_594_reg_n_99;
  wire tmp_29_fu_337_p2;
  wire tmp_31_fu_308_p2;
  wire tmp_33_fu_364_p2_i_10__0_n_0;
  wire tmp_33_fu_364_p2_i_11__0_n_0;
  wire tmp_33_fu_364_p2_i_12__0_n_0;
  wire tmp_33_fu_364_p2_i_13__0_n_0;
  wire tmp_33_fu_364_p2_i_14__0_n_0;
  wire tmp_33_fu_364_p2_i_15__0_n_0;
  wire tmp_33_fu_364_p2_i_16__0_n_0;
  wire tmp_33_fu_364_p2_i_17__0_n_0;
  wire tmp_33_fu_364_p2_i_18__0_n_0;
  wire tmp_33_fu_364_p2_i_19__0_n_0;
  wire tmp_33_fu_364_p2_i_20__0_n_0;
  wire tmp_33_fu_364_p2_i_21__0_n_0;
  wire tmp_33_fu_364_p2_i_2__0_n_0;
  wire tmp_33_fu_364_p2_i_2__0_n_1;
  wire tmp_33_fu_364_p2_i_2__0_n_2;
  wire tmp_33_fu_364_p2_i_2__0_n_3;
  wire tmp_33_fu_364_p2_i_3__0_n_0;
  wire tmp_33_fu_364_p2_i_3__0_n_1;
  wire tmp_33_fu_364_p2_i_3__0_n_2;
  wire tmp_33_fu_364_p2_i_3__0_n_3;
  wire tmp_33_fu_364_p2_i_4__0_n_0;
  wire tmp_33_fu_364_p2_i_4__0_n_1;
  wire tmp_33_fu_364_p2_i_4__0_n_2;
  wire tmp_33_fu_364_p2_i_4__0_n_3;
  wire tmp_33_fu_364_p2_i_5__0_n_0;
  wire tmp_33_fu_364_p2_i_5__0_n_1;
  wire tmp_33_fu_364_p2_i_5__0_n_2;
  wire tmp_33_fu_364_p2_i_5__0_n_3;
  wire tmp_33_fu_364_p2_i_6__0_n_0;
  wire tmp_33_fu_364_p2_i_7__0_n_0;
  wire tmp_33_fu_364_p2_i_8__0_n_0;
  wire tmp_33_fu_364_p2_i_9__0_n_0;
  wire tmp_33_fu_364_p2_n_106;
  wire tmp_33_fu_364_p2_n_107;
  wire tmp_33_fu_364_p2_n_108;
  wire tmp_33_fu_364_p2_n_109;
  wire tmp_33_fu_364_p2_n_110;
  wire tmp_33_fu_364_p2_n_111;
  wire tmp_33_fu_364_p2_n_112;
  wire tmp_33_fu_364_p2_n_113;
  wire tmp_33_fu_364_p2_n_114;
  wire tmp_33_fu_364_p2_n_115;
  wire tmp_33_fu_364_p2_n_116;
  wire tmp_33_fu_364_p2_n_117;
  wire tmp_33_fu_364_p2_n_118;
  wire tmp_33_fu_364_p2_n_119;
  wire tmp_33_fu_364_p2_n_120;
  wire tmp_33_fu_364_p2_n_121;
  wire tmp_33_fu_364_p2_n_122;
  wire tmp_33_fu_364_p2_n_123;
  wire tmp_33_fu_364_p2_n_124;
  wire tmp_33_fu_364_p2_n_125;
  wire tmp_33_fu_364_p2_n_126;
  wire tmp_33_fu_364_p2_n_127;
  wire tmp_33_fu_364_p2_n_128;
  wire tmp_33_fu_364_p2_n_129;
  wire tmp_33_fu_364_p2_n_130;
  wire tmp_33_fu_364_p2_n_131;
  wire tmp_33_fu_364_p2_n_132;
  wire tmp_33_fu_364_p2_n_133;
  wire tmp_33_fu_364_p2_n_134;
  wire tmp_33_fu_364_p2_n_135;
  wire tmp_33_fu_364_p2_n_136;
  wire tmp_33_fu_364_p2_n_137;
  wire tmp_33_fu_364_p2_n_138;
  wire tmp_33_fu_364_p2_n_139;
  wire tmp_33_fu_364_p2_n_140;
  wire tmp_33_fu_364_p2_n_141;
  wire tmp_33_fu_364_p2_n_142;
  wire tmp_33_fu_364_p2_n_143;
  wire tmp_33_fu_364_p2_n_144;
  wire tmp_33_fu_364_p2_n_145;
  wire tmp_33_fu_364_p2_n_146;
  wire tmp_33_fu_364_p2_n_147;
  wire tmp_33_fu_364_p2_n_148;
  wire tmp_33_fu_364_p2_n_149;
  wire tmp_33_fu_364_p2_n_150;
  wire tmp_33_fu_364_p2_n_151;
  wire tmp_33_fu_364_p2_n_152;
  wire tmp_33_fu_364_p2_n_153;
  wire tmp_33_fu_364_p2_n_58;
  wire tmp_33_fu_364_p2_n_59;
  wire tmp_33_fu_364_p2_n_60;
  wire tmp_33_fu_364_p2_n_61;
  wire tmp_33_fu_364_p2_n_62;
  wire tmp_33_fu_364_p2_n_63;
  wire tmp_33_fu_364_p2_n_64;
  wire tmp_33_fu_364_p2_n_65;
  wire tmp_33_fu_364_p2_n_66;
  wire tmp_33_fu_364_p2_n_67;
  wire tmp_33_fu_364_p2_n_68;
  wire tmp_33_fu_364_p2_n_69;
  wire tmp_33_fu_364_p2_n_70;
  wire tmp_33_fu_364_p2_n_71;
  wire tmp_33_fu_364_p2_n_72;
  wire tmp_33_fu_364_p2_n_73;
  wire tmp_33_fu_364_p2_n_74;
  wire tmp_33_fu_364_p2_n_75;
  wire tmp_33_fu_364_p2_n_76;
  wire tmp_33_fu_364_p2_n_77;
  wire tmp_33_fu_364_p2_n_78;
  wire tmp_33_fu_364_p2_n_79;
  wire tmp_33_fu_364_p2_n_80;
  wire tmp_33_fu_364_p2_n_81;
  wire tmp_33_fu_364_p2_n_82;
  wire tmp_33_fu_364_p2_n_83;
  wire tmp_33_fu_364_p2_n_84;
  wire tmp_33_fu_364_p2_n_85;
  wire tmp_33_fu_364_p2_n_86;
  wire tmp_33_fu_364_p2_n_87;
  wire tmp_33_fu_364_p2_n_88;
  wire tmp_33_fu_364_p2_n_89;
  wire tmp_33_fu_364_p2_n_90;
  wire tmp_33_fu_364_p2_n_91;
  wire tmp_33_fu_364_p2_n_92;
  wire tmp_33_fu_364_p2_n_93;
  wire tmp_33_fu_364_p2_n_94;
  wire [10:0]tmp_33_reg_621;
  wire tmp_35_fu_319_p2_i_2__0_n_3;
  wire tmp_35_fu_319_p2_i_3__0_n_0;
  wire tmp_35_fu_319_p2_i_3__0_n_1;
  wire tmp_35_fu_319_p2_i_3__0_n_2;
  wire tmp_35_fu_319_p2_i_3__0_n_3;
  wire tmp_35_fu_319_p2_i_4__0_n_0;
  wire tmp_35_fu_319_p2_i_4__0_n_1;
  wire tmp_35_fu_319_p2_i_4__0_n_2;
  wire tmp_35_fu_319_p2_i_4__0_n_3;
  wire tmp_35_fu_319_p2_n_100;
  wire tmp_35_fu_319_p2_n_101;
  wire tmp_35_fu_319_p2_n_102;
  wire tmp_35_fu_319_p2_n_103;
  wire tmp_35_fu_319_p2_n_104;
  wire tmp_35_fu_319_p2_n_105;
  wire tmp_35_fu_319_p2_n_95;
  wire tmp_35_fu_319_p2_n_96;
  wire tmp_35_fu_319_p2_n_97;
  wire tmp_35_fu_319_p2_n_98;
  wire tmp_35_fu_319_p2_n_99;
  wire tmp_38_fu_473_p2;
  wire tmp_42_reg_672_reg_n_100;
  wire tmp_42_reg_672_reg_n_101;
  wire tmp_42_reg_672_reg_n_102;
  wire tmp_42_reg_672_reg_n_103;
  wire tmp_42_reg_672_reg_n_104;
  wire tmp_42_reg_672_reg_n_105;
  wire tmp_42_reg_672_reg_n_95;
  wire tmp_42_reg_672_reg_n_96;
  wire tmp_42_reg_672_reg_n_97;
  wire tmp_42_reg_672_reg_n_98;
  wire tmp_42_reg_672_reg_n_99;
  wire [10:0]tmp_43_reg_633_reg__0__0;
  wire tmp_44_fu_384_p2;
  wire tmp_46_fu_486_p2;
  wire tmp_57_fu_438_p2;
  wire [16:0]tmp_60_fu_342_p2;
  wire tmp_60_reg_6110;
  wire \width3_reg_186_reg_n_0_[0] ;
  wire \width3_reg_186_reg_n_0_[10] ;
  wire \width3_reg_186_reg_n_0_[11] ;
  wire \width3_reg_186_reg_n_0_[12] ;
  wire \width3_reg_186_reg_n_0_[13] ;
  wire \width3_reg_186_reg_n_0_[14] ;
  wire \width3_reg_186_reg_n_0_[15] ;
  wire \width3_reg_186_reg_n_0_[1] ;
  wire \width3_reg_186_reg_n_0_[2] ;
  wire \width3_reg_186_reg_n_0_[3] ;
  wire \width3_reg_186_reg_n_0_[4] ;
  wire \width3_reg_186_reg_n_0_[5] ;
  wire \width3_reg_186_reg_n_0_[6] ;
  wire \width3_reg_186_reg_n_0_[7] ;
  wire \width3_reg_186_reg_n_0_[8] ;
  wire \width3_reg_186_reg_n_0_[9] ;
  wire width4_0_in_reg_1970;
  wire \width4_0_in_reg_197[0]_i_1__1_n_0 ;
  wire \width4_0_in_reg_197[0]_i_3__2_n_0 ;
  wire \width4_0_in_reg_197[0]_i_4__1_n_0 ;
  wire \width4_0_in_reg_197[0]_i_5__1_n_0 ;
  wire \width4_0_in_reg_197[0]_i_6__0_n_0 ;
  wire \width4_0_in_reg_197[0]_i_7__1_n_0 ;
  wire \width4_0_in_reg_197[12]_i_2__1_n_0 ;
  wire \width4_0_in_reg_197[12]_i_3__1_n_0 ;
  wire \width4_0_in_reg_197[12]_i_4__1_n_0 ;
  wire \width4_0_in_reg_197[12]_i_5__1_n_0 ;
  wire \width4_0_in_reg_197[4]_i_2__1_n_0 ;
  wire \width4_0_in_reg_197[4]_i_3__1_n_0 ;
  wire \width4_0_in_reg_197[4]_i_4__1_n_0 ;
  wire \width4_0_in_reg_197[4]_i_5__1_n_0 ;
  wire \width4_0_in_reg_197[8]_i_2__1_n_0 ;
  wire \width4_0_in_reg_197[8]_i_3__1_n_0 ;
  wire \width4_0_in_reg_197[8]_i_4__1_n_0 ;
  wire \width4_0_in_reg_197[8]_i_5__1_n_0 ;
  wire [15:0]width4_0_in_reg_197_reg;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_0 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_1 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_2 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_3 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_4 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_5 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_6 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__1_n_7 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__1_n_1 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__1_n_2 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__1_n_3 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__1_n_4 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__1_n_5 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__1_n_6 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__1_n_7 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_0 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_1 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_2 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_3 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_4 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_5 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_6 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__1_n_7 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_0 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_1 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_2 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_3 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_4 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_5 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_6 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__1_n_7 ;
  wire width6_reg_2150;
  wire width6_reg_21509_out;
  wire \width6_reg_215[0]_i_3__1_n_0 ;
  wire [15:0]width6_reg_215_reg;
  wire \width6_reg_215_reg[0]_i_2__1_n_0 ;
  wire \width6_reg_215_reg[0]_i_2__1_n_1 ;
  wire \width6_reg_215_reg[0]_i_2__1_n_2 ;
  wire \width6_reg_215_reg[0]_i_2__1_n_3 ;
  wire \width6_reg_215_reg[0]_i_2__1_n_4 ;
  wire \width6_reg_215_reg[0]_i_2__1_n_5 ;
  wire \width6_reg_215_reg[0]_i_2__1_n_6 ;
  wire \width6_reg_215_reg[0]_i_2__1_n_7 ;
  wire \width6_reg_215_reg[12]_i_1__1_n_1 ;
  wire \width6_reg_215_reg[12]_i_1__1_n_2 ;
  wire \width6_reg_215_reg[12]_i_1__1_n_3 ;
  wire \width6_reg_215_reg[12]_i_1__1_n_4 ;
  wire \width6_reg_215_reg[12]_i_1__1_n_5 ;
  wire \width6_reg_215_reg[12]_i_1__1_n_6 ;
  wire \width6_reg_215_reg[12]_i_1__1_n_7 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_0 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_1 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_2 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_3 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_4 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_5 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_6 ;
  wire \width6_reg_215_reg[4]_i_1__1_n_7 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_0 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_1 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_2 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_3 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_4 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_5 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_6 ;
  wire \width6_reg_215_reg[8]_i_1__1_n_7 ;
  wire [10:0]width_1_fu_313_p2;
  wire [15:0]width_3_fu_409_p2;
  wire [15:0]width_3_reg_646;
  wire width_3_reg_6460;
  wire \width_3_reg_646_reg[12]_i_1__1_n_0 ;
  wire \width_3_reg_646_reg[12]_i_1__1_n_1 ;
  wire \width_3_reg_646_reg[12]_i_1__1_n_2 ;
  wire \width_3_reg_646_reg[12]_i_1__1_n_3 ;
  wire \width_3_reg_646_reg[15]_i_2__1_n_2 ;
  wire \width_3_reg_646_reg[15]_i_2__1_n_3 ;
  wire \width_3_reg_646_reg[4]_i_1__1_n_0 ;
  wire \width_3_reg_646_reg[4]_i_1__1_n_1 ;
  wire \width_3_reg_646_reg[4]_i_1__1_n_2 ;
  wire \width_3_reg_646_reg[4]_i_1__1_n_3 ;
  wire \width_3_reg_646_reg[8]_i_1__1_n_0 ;
  wire \width_3_reg_646_reg[8]_i_1__1_n_1 ;
  wire \width_3_reg_646_reg[8]_i_1__1_n_2 ;
  wire \width_3_reg_646_reg[8]_i_1__1_n_3 ;
  wire width_reg_1630;
  wire width_reg_163010_out;
  wire \width_reg_163[0]_i_2__1_n_0 ;
  wire [15:0]width_reg_163_reg;
  wire \width_reg_163_reg[0]_i_1__1_n_0 ;
  wire \width_reg_163_reg[0]_i_1__1_n_1 ;
  wire \width_reg_163_reg[0]_i_1__1_n_2 ;
  wire \width_reg_163_reg[0]_i_1__1_n_3 ;
  wire \width_reg_163_reg[0]_i_1__1_n_4 ;
  wire \width_reg_163_reg[0]_i_1__1_n_5 ;
  wire \width_reg_163_reg[0]_i_1__1_n_6 ;
  wire \width_reg_163_reg[0]_i_1__1_n_7 ;
  wire \width_reg_163_reg[12]_i_1__1_n_1 ;
  wire \width_reg_163_reg[12]_i_1__1_n_2 ;
  wire \width_reg_163_reg[12]_i_1__1_n_3 ;
  wire \width_reg_163_reg[12]_i_1__1_n_4 ;
  wire \width_reg_163_reg[12]_i_1__1_n_5 ;
  wire \width_reg_163_reg[12]_i_1__1_n_6 ;
  wire \width_reg_163_reg[12]_i_1__1_n_7 ;
  wire \width_reg_163_reg[4]_i_1__1_n_0 ;
  wire \width_reg_163_reg[4]_i_1__1_n_1 ;
  wire \width_reg_163_reg[4]_i_1__1_n_2 ;
  wire \width_reg_163_reg[4]_i_1__1_n_3 ;
  wire \width_reg_163_reg[4]_i_1__1_n_4 ;
  wire \width_reg_163_reg[4]_i_1__1_n_5 ;
  wire \width_reg_163_reg[4]_i_1__1_n_6 ;
  wire \width_reg_163_reg[4]_i_1__1_n_7 ;
  wire \width_reg_163_reg[8]_i_1__1_n_0 ;
  wire \width_reg_163_reg[8]_i_1__1_n_1 ;
  wire \width_reg_163_reg[8]_i_1__1_n_2 ;
  wire \width_reg_163_reg[8]_i_1__1_n_3 ;
  wire \width_reg_163_reg[8]_i_1__1_n_4 ;
  wire \width_reg_163_reg[8]_i_1__1_n_5 ;
  wire \width_reg_163_reg[8]_i_1__1_n_6 ;
  wire \width_reg_163_reg[8]_i_1__1_n_7 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[10]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__6_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[8]_i_23__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[8]_i_23__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_2__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[8]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_9__1_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_589_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_589_reg[15]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_height1_reg_174_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_10__1_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_height5_0_in_reg_206_reg[15]_i_4__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_5__1_O_UNCONNECTED ;
  wire [3:2]\NLW_height_2_reg_664_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_2_reg_664_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_576_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_mul_reg_581_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_581_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_i_116__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_116__0_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_14__5_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_14__5_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_72__1_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_72__1_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_73__1_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_73__1_O_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp3_reg_628_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_628_reg_i_2__1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_628_reg_i_2__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_628_reg_i_5__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_628_reg_i_5__1_O_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_24_reg_594_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_33_fu_364_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_33_fu_364_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_364_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_364_p2_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_33_fu_364_p2_i_1__0_O_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_35_fu_319_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_35_fu_319_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_319_p2_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_35_fu_319_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_35_fu_319_p2_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_35_fu_319_p2_i_2__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_35_fu_319_p2_i_2__0_O_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_42_reg_672_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_width4_0_in_reg_197_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_width6_reg_215_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_646_reg[15]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_646_reg[15]_i_2__1_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_163_reg[12]_i_1__1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .I2(exitcond2_fu_284_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_10__1 
       (.I0(A[4]),
        .I1(A[5]),
        .O(\ap_CS_fsm[10]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[10]_i_1__1 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[10]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_4__1 
       (.I0(A[14]),
        .I1(A[15]),
        .O(\ap_CS_fsm[10]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_5__1 
       (.I0(A[12]),
        .I1(A[13]),
        .O(\ap_CS_fsm[10]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_6__1 
       (.I0(A[4]),
        .I1(A[5]),
        .O(\ap_CS_fsm[10]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_7__1 
       (.I0(A[10]),
        .I1(A[11]),
        .O(\ap_CS_fsm[10]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_8__2 
       (.I0(A[8]),
        .I1(A[9]),
        .O(\ap_CS_fsm[10]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_9__1 
       (.I0(A[6]),
        .I1(A[7]),
        .O(\ap_CS_fsm[10]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_38_fu_473_p2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond2_fu_284_p2),
        .I3(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(exitcond2_fu_284_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_31_fu_308_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__6 
       (.I0(depth_reg_128[15]),
        .O(\ap_CS_fsm[2]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__6 
       (.I0(depth_reg_128[14]),
        .I1(depth_reg_128[13]),
        .I2(depth_reg_128[12]),
        .O(\ap_CS_fsm[2]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__6 
       (.I0(depth_reg_128[11]),
        .I1(depth_reg_128[10]),
        .I2(depth_reg_128[9]),
        .O(\ap_CS_fsm[2]_i_6__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__6 
       (.I0(depth_reg_128[8]),
        .I1(depth_reg_128[7]),
        .I2(depth_reg_128[6]),
        .O(\ap_CS_fsm[2]_i_7__6_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[2]_i_8__4 
       (.I0(depth_reg_128[3]),
        .I1(depth_reg_128[5]),
        .I2(depth_reg_128[4]),
        .O(\ap_CS_fsm[2]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__6 
       (.I0(depth_reg_128[2]),
        .I1(depth_reg_128[1]),
        .I2(depth_reg_128[0]),
        .O(\ap_CS_fsm[2]_i_9__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_10__1 
       (.I0(width_reg_163_reg[4]),
        .I1(width_reg_163_reg[5]),
        .O(\ap_CS_fsm[3]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_57_fu_438_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_4__6 
       (.I0(width_reg_163_reg[14]),
        .I1(width_reg_163_reg[15]),
        .O(\ap_CS_fsm[3]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_5__2 
       (.I0(width_reg_163_reg[12]),
        .I1(width_reg_163_reg[13]),
        .O(\ap_CS_fsm[3]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_6__2 
       (.I0(width_reg_163_reg[4]),
        .I1(width_reg_163_reg[5]),
        .O(\ap_CS_fsm[3]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_7__2 
       (.I0(width_reg_163_reg[10]),
        .I1(width_reg_163_reg[11]),
        .O(\ap_CS_fsm[3]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8__6 
       (.I0(width_reg_163_reg[8]),
        .I1(width_reg_163_reg[9]),
        .O(\ap_CS_fsm[3]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9__5 
       (.I0(width_reg_163_reg[6]),
        .I1(width_reg_163_reg[7]),
        .O(\ap_CS_fsm[3]_i_9__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__12 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[6]_i_1__5 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__7 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .O(\ap_CS_fsm[7]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_10__1 
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .O(\ap_CS_fsm[8]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_11__1 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .O(\ap_CS_fsm[8]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[8]_i_12__1 
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .O(\ap_CS_fsm[8]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[8]_i_13__2 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(\width3_reg_186_reg_n_0_[1] ),
        .O(\ap_CS_fsm[8]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_14__1 
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .O(\ap_CS_fsm[8]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_15__1 
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .O(\ap_CS_fsm[8]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_16__0 
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .O(\ap_CS_fsm[8]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_17__0 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(\width3_reg_186_reg_n_0_[1] ),
        .O(\ap_CS_fsm[8]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_18__2 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .O(\ap_CS_fsm[8]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_19__1 
       (.I0(p_0_in[10]),
        .I1(p_0_in[11]),
        .O(\ap_CS_fsm[8]_i_19__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(input_r_ce0),
        .I1(tmp_44_fu_384_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_57_fu_438_p2),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_20__1 
       (.I0(p_0_in[8]),
        .I1(p_0_in[9]),
        .O(\ap_CS_fsm[8]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_21__1 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .O(\ap_CS_fsm[8]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_22__1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .O(\ap_CS_fsm[8]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_5__1 
       (.I0(\width3_reg_186_reg_n_0_[14] ),
        .I1(\width3_reg_186_reg_n_0_[15] ),
        .O(\ap_CS_fsm[8]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_6__1 
       (.I0(\width3_reg_186_reg_n_0_[12] ),
        .I1(\width3_reg_186_reg_n_0_[13] ),
        .O(\ap_CS_fsm[8]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_7__1 
       (.I0(\width3_reg_186_reg_n_0_[10] ),
        .I1(\width3_reg_186_reg_n_0_[11] ),
        .O(\ap_CS_fsm[8]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_8__1 
       (.I0(\width3_reg_186_reg_n_0_[8] ),
        .I1(\width3_reg_186_reg_n_0_[9] ),
        .O(\ap_CS_fsm[8]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[10]_i_2__1 
       (.CI(\ap_CS_fsm_reg[10]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[10]_i_2__1_CO_UNCONNECTED [3:2],tmp_38_fu_473_p2,\ap_CS_fsm_reg[10]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[10]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[10]_i_4__1_n_0 ,\ap_CS_fsm[10]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[10]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[10]_i_3__1_n_0 ,\ap_CS_fsm_reg[10]_i_3__1_n_1 ,\ap_CS_fsm_reg[10]_i_3__1_n_2 ,\ap_CS_fsm_reg[10]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[10]_i_6__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[10]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[10]_i_7__1_n_0 ,\ap_CS_fsm[10]_i_8__2_n_0 ,\ap_CS_fsm[10]_i_9__1_n_0 ,\ap_CS_fsm[10]_i_10__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__6 
       (.CI(\ap_CS_fsm_reg[2]_i_3__6_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__6_CO_UNCONNECTED [3:2],exitcond2_fu_284_p2,\ap_CS_fsm_reg[2]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__6_n_0 ,\ap_CS_fsm[2]_i_5__6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__6_n_0 ,\ap_CS_fsm_reg[2]_i_3__6_n_1 ,\ap_CS_fsm_reg[2]_i_3__6_n_2 ,\ap_CS_fsm_reg[2]_i_3__6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__6_n_0 ,\ap_CS_fsm[2]_i_7__6_n_0 ,\ap_CS_fsm[2]_i_8__4_n_0 ,\ap_CS_fsm[2]_i_9__6_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__2 
       (.CI(\ap_CS_fsm_reg[3]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__2_CO_UNCONNECTED [3:2],tmp_31_fu_308_p2,\ap_CS_fsm_reg[3]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__6_n_0 ,\ap_CS_fsm[3]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__2_n_0 ,\ap_CS_fsm_reg[3]_i_3__2_n_1 ,\ap_CS_fsm_reg[3]_i_3__2_n_2 ,\ap_CS_fsm_reg[3]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[3]_i_6__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__2_n_0 ,\ap_CS_fsm[3]_i_8__6_n_0 ,\ap_CS_fsm[3]_i_9__5_n_0 ,\ap_CS_fsm[3]_i_10__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__12_n_0 ),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(input_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__7_n_0 ),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[8]_i_23__0 
       (.CI(\ap_CS_fsm_reg[8]_i_24__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[8]_i_23__0_CO_UNCONNECTED [3:2],\ap_CS_fsm_reg[8]_i_23__0_n_2 ,\ap_CS_fsm_reg[8]_i_23__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ap_CS_fsm_reg[8]_i_23__0_O_UNCONNECTED [3],p_0_in[15:13]}),
        .S({1'b0,width4_0_in_reg_197_reg[15:13]}));
  CARRY4 \ap_CS_fsm_reg[8]_i_24__0 
       (.CI(ram_reg_i_171_n_0),
        .CO({\ap_CS_fsm_reg[8]_i_24__0_n_0 ,\ap_CS_fsm_reg[8]_i_24__0_n_1 ,\ap_CS_fsm_reg[8]_i_24__0_n_2 ,\ap_CS_fsm_reg[8]_i_24__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[12:9]),
        .S(width4_0_in_reg_197_reg[12:9]));
  CARRY4 \ap_CS_fsm_reg[8]_i_2__1 
       (.CI(\ap_CS_fsm_reg[8]_i_4__1_n_0 ),
        .CO({tmp_44_fu_384_p2,\ap_CS_fsm_reg[8]_i_2__1_n_1 ,\ap_CS_fsm_reg[8]_i_2__1_n_2 ,\ap_CS_fsm_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_5__1_n_0 ,\ap_CS_fsm[8]_i_6__1_n_0 ,\ap_CS_fsm[8]_i_7__1_n_0 ,\ap_CS_fsm[8]_i_8__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_3__1 
       (.CI(\ap_CS_fsm_reg[8]_i_9__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[8]_i_3__1_CO_UNCONNECTED [3:2],tmp_57_fu_438_p2,\ap_CS_fsm_reg[8]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[8]_i_10__1_n_0 ,\ap_CS_fsm[8]_i_11__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_4__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_4__1_n_0 ,\ap_CS_fsm_reg[8]_i_4__1_n_1 ,\ap_CS_fsm_reg[8]_i_4__1_n_2 ,\ap_CS_fsm_reg[8]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[8]_i_12__1_n_0 ,\ap_CS_fsm[8]_i_13__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_14__1_n_0 ,\ap_CS_fsm[8]_i_15__1_n_0 ,\ap_CS_fsm[8]_i_16__0_n_0 ,\ap_CS_fsm[8]_i_17__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_9__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_9__1_n_0 ,\ap_CS_fsm_reg[8]_i_9__1_n_1 ,\ap_CS_fsm_reg[8]_i_9__1_n_2 ,\ap_CS_fsm_reg[8]_i_9__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[8]_i_18__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_9__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_19__1_n_0 ,\ap_CS_fsm[8]_i_20__1_n_0 ,\ap_CS_fsm[8]_i_21__1_n_0 ,\ap_CS_fsm[8]_i_22__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_589[0]_i_1__1 
       (.I0(depth_reg_128[0]),
        .O(depth_1_fu_289_p2[0]));
  FDRE \depth_1_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[0]),
        .Q(depth_1_reg_589[0]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[10]),
        .Q(depth_1_reg_589[10]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[11]),
        .Q(depth_1_reg_589[11]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[12]),
        .Q(depth_1_reg_589[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[12]_i_1__1 
       (.CI(\depth_1_reg_589_reg[8]_i_1__1_n_0 ),
        .CO({\depth_1_reg_589_reg[12]_i_1__1_n_0 ,\depth_1_reg_589_reg[12]_i_1__1_n_1 ,\depth_1_reg_589_reg[12]_i_1__1_n_2 ,\depth_1_reg_589_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[12:9]),
        .S(depth_reg_128[12:9]));
  FDRE \depth_1_reg_589_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[13]),
        .Q(depth_1_reg_589[13]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[14]),
        .Q(depth_1_reg_589[14]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[15]),
        .Q(depth_1_reg_589[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[15]_i_1__1 
       (.CI(\depth_1_reg_589_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_depth_1_reg_589_reg[15]_i_1__1_CO_UNCONNECTED [3:2],\depth_1_reg_589_reg[15]_i_1__1_n_2 ,\depth_1_reg_589_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_589_reg[15]_i_1__1_O_UNCONNECTED [3],depth_1_fu_289_p2[15:13]}),
        .S({1'b0,depth_reg_128[15:13]}));
  FDRE \depth_1_reg_589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[1]),
        .Q(depth_1_reg_589[1]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[2]),
        .Q(depth_1_reg_589[2]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[3]),
        .Q(depth_1_reg_589[3]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[4]),
        .Q(depth_1_reg_589[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\depth_1_reg_589_reg[4]_i_1__1_n_0 ,\depth_1_reg_589_reg[4]_i_1__1_n_1 ,\depth_1_reg_589_reg[4]_i_1__1_n_2 ,\depth_1_reg_589_reg[4]_i_1__1_n_3 }),
        .CYINIT(depth_reg_128[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[4:1]),
        .S(depth_reg_128[4:1]));
  FDRE \depth_1_reg_589_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[5]),
        .Q(depth_1_reg_589[5]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[6]),
        .Q(depth_1_reg_589[6]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[7]),
        .Q(depth_1_reg_589[7]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[8]),
        .Q(depth_1_reg_589[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[8]_i_1__1 
       (.CI(\depth_1_reg_589_reg[4]_i_1__1_n_0 ),
        .CO({\depth_1_reg_589_reg[8]_i_1__1_n_0 ,\depth_1_reg_589_reg[8]_i_1__1_n_1 ,\depth_1_reg_589_reg[8]_i_1__1_n_2 ,\depth_1_reg_589_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[8:5]),
        .S(depth_reg_128[8:5]));
  FDRE \depth_1_reg_589_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[9]),
        .Q(depth_1_reg_589[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_128[15]_i_1__1 
       (.I0(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_38_fu_473_p2),
        .I3(ap_CS_fsm_state10),
        .O(phi_mul2_reg_151));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_128[15]_i_2__1 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .O(\depth_reg_128[15]_i_2__1_n_0 ));
  FDRE \depth_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[0]),
        .Q(depth_reg_128[0]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[10]),
        .Q(depth_reg_128[10]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[11]),
        .Q(depth_reg_128[11]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[12]),
        .Q(depth_reg_128[12]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[13]),
        .Q(depth_reg_128[13]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[14]),
        .Q(depth_reg_128[14]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[15]),
        .Q(depth_reg_128[15]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[1]),
        .Q(depth_reg_128[1]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[2]),
        .Q(depth_reg_128[2]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[3]),
        .Q(depth_reg_128[3]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[4]),
        .Q(depth_reg_128[4]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[5]),
        .Q(depth_reg_128[5]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[6]),
        .Q(depth_reg_128[6]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[7]),
        .Q(depth_reg_128[7]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[8]),
        .Q(depth_reg_128[8]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(depth_1_reg_589[9]),
        .Q(depth_reg_128[9]),
        .R(phi_mul2_reg_151));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_padding2d_fix16_1_fu_600_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(Q[0]),
        .I3(grp_padding2d_fix16_1_fu_600_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .O(ap_NS_fsm17_out));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_2__1 
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_57_fu_438_p2),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \height1_reg_174[0]_i_4__1 
       (.I0(height1_reg_174_reg[0]),
        .O(\height1_reg_174[0]_i_4__1_n_0 ));
  FDSE \height1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__1_n_7 ),
        .Q(height1_reg_174_reg[0]),
        .S(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\height1_reg_174_reg[0]_i_3__1_n_0 ,\height1_reg_174_reg[0]_i_3__1_n_1 ,\height1_reg_174_reg[0]_i_3__1_n_2 ,\height1_reg_174_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\height1_reg_174_reg[0]_i_3__1_n_4 ,\height1_reg_174_reg[0]_i_3__1_n_5 ,\height1_reg_174_reg[0]_i_3__1_n_6 ,\height1_reg_174_reg[0]_i_3__1_n_7 }),
        .S({height1_reg_174_reg[3:1],\height1_reg_174[0]_i_4__1_n_0 }));
  FDRE \height1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__1_n_5 ),
        .Q(height1_reg_174_reg[10]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__1_n_4 ),
        .Q(height1_reg_174_reg[11]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__1_n_7 ),
        .Q(height1_reg_174_reg[12]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[12]_i_1__1 
       (.CI(\height1_reg_174_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_height1_reg_174_reg[12]_i_1__1_CO_UNCONNECTED [3],\height1_reg_174_reg[12]_i_1__1_n_1 ,\height1_reg_174_reg[12]_i_1__1_n_2 ,\height1_reg_174_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[12]_i_1__1_n_4 ,\height1_reg_174_reg[12]_i_1__1_n_5 ,\height1_reg_174_reg[12]_i_1__1_n_6 ,\height1_reg_174_reg[12]_i_1__1_n_7 }),
        .S(height1_reg_174_reg[15:12]));
  FDRE \height1_reg_174_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__1_n_6 ),
        .Q(height1_reg_174_reg[13]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__1_n_5 ),
        .Q(height1_reg_174_reg[14]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__1_n_4 ),
        .Q(height1_reg_174_reg[15]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__1_n_6 ),
        .Q(height1_reg_174_reg[1]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__1_n_5 ),
        .Q(height1_reg_174_reg[2]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__1_n_4 ),
        .Q(height1_reg_174_reg[3]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__1_n_7 ),
        .Q(height1_reg_174_reg[4]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[4]_i_1__1 
       (.CI(\height1_reg_174_reg[0]_i_3__1_n_0 ),
        .CO({\height1_reg_174_reg[4]_i_1__1_n_0 ,\height1_reg_174_reg[4]_i_1__1_n_1 ,\height1_reg_174_reg[4]_i_1__1_n_2 ,\height1_reg_174_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[4]_i_1__1_n_4 ,\height1_reg_174_reg[4]_i_1__1_n_5 ,\height1_reg_174_reg[4]_i_1__1_n_6 ,\height1_reg_174_reg[4]_i_1__1_n_7 }),
        .S(height1_reg_174_reg[7:4]));
  FDRE \height1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__1_n_6 ),
        .Q(height1_reg_174_reg[5]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__1_n_5 ),
        .Q(height1_reg_174_reg[6]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__1_n_4 ),
        .Q(height1_reg_174_reg[7]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__1_n_7 ),
        .Q(height1_reg_174_reg[8]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[8]_i_1__1 
       (.CI(\height1_reg_174_reg[4]_i_1__1_n_0 ),
        .CO({\height1_reg_174_reg[8]_i_1__1_n_0 ,\height1_reg_174_reg[8]_i_1__1_n_1 ,\height1_reg_174_reg[8]_i_1__1_n_2 ,\height1_reg_174_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[8]_i_1__1_n_4 ,\height1_reg_174_reg[8]_i_1__1_n_5 ,\height1_reg_174_reg[8]_i_1__1_n_6 ,\height1_reg_174_reg[8]_i_1__1_n_7 }),
        .S(height1_reg_174_reg[11:8]));
  FDRE \height1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__1_n_6 ),
        .Q(height1_reg_174_reg[9]),
        .R(ap_NS_fsm17_out));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[0]_i_1__1 
       (.I0(height_2_reg_664[0]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[10]_i_1__1 
       (.I0(height_2_reg_664[10]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[11]_i_1__1 
       (.I0(height_2_reg_664[11]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[12]_i_1__1 
       (.I0(height_2_reg_664[12]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[13]_i_1__1 
       (.I0(height_2_reg_664[13]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[14]_i_1__1 
       (.I0(height_2_reg_664[14]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[14]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_11__1 
       (.I0(width6_reg_215_reg[14]),
        .I1(width6_reg_215_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_12__1 
       (.I0(width6_reg_215_reg[12]),
        .I1(width6_reg_215_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \height5_0_in_reg_206[15]_i_13__1 
       (.I0(height1_reg_174_reg[2]),
        .I1(height1_reg_174_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \height5_0_in_reg_206[15]_i_14__2 
       (.I0(height1_reg_174_reg[0]),
        .I1(height1_reg_174_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_15__1 
       (.I0(height1_reg_174_reg[6]),
        .I1(height1_reg_174_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_16__1 
       (.I0(height1_reg_174_reg[4]),
        .I1(height1_reg_174_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \height5_0_in_reg_206[15]_i_17__0 
       (.I0(height1_reg_174_reg[2]),
        .I1(height1_reg_174_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \height5_0_in_reg_206[15]_i_18__0 
       (.I0(height1_reg_174_reg[0]),
        .I1(height1_reg_174_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_19__2 
       (.I0(width6_reg_215_reg[4]),
        .I1(width6_reg_215_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \height5_0_in_reg_206[15]_i_1__1 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_46_fu_486_p2),
        .I3(ap_CS_fsm_state11),
        .O(\height5_0_in_reg_206[15]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_20__1 
       (.I0(width6_reg_215_reg[10]),
        .I1(width6_reg_215_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_21__1 
       (.I0(width6_reg_215_reg[8]),
        .I1(width6_reg_215_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_22__1 
       (.I0(width6_reg_215_reg[6]),
        .I1(width6_reg_215_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_23__1 
       (.I0(width6_reg_215_reg[4]),
        .I1(width6_reg_215_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_23__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[15]_i_2__1 
       (.I0(height_2_reg_664[15]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[15]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_6__1 
       (.I0(height1_reg_174_reg[14]),
        .I1(height1_reg_174_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_7__1 
       (.I0(height1_reg_174_reg[12]),
        .I1(height1_reg_174_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_8__1 
       (.I0(height1_reg_174_reg[10]),
        .I1(height1_reg_174_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_9__1 
       (.I0(height1_reg_174_reg[8]),
        .I1(height1_reg_174_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[1]_i_1__1 
       (.I0(height_2_reg_664[1]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[2]_i_1__1 
       (.I0(height_2_reg_664[2]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[3]_i_1__1 
       (.I0(height_2_reg_664[3]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[4]_i_1__1 
       (.I0(height_2_reg_664[4]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[5]_i_1__1 
       (.I0(height_2_reg_664[5]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[6]_i_1__1 
       (.I0(height_2_reg_664[6]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[7]_i_1__1 
       (.I0(height_2_reg_664[7]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[8]_i_1__1 
       (.I0(height_2_reg_664[8]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[9]_i_1__1 
       (.I0(height_2_reg_664[9]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[9]_i_1__1_n_0 ));
  FDRE \height5_0_in_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[0]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[0]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[10]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[10]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[11]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[11]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[12]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[12]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[13]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[13]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[14]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[14]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[15]_i_2__1_n_0 ),
        .Q(height5_0_in_reg_206[15]),
        .R(1'b0));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_10__1 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_10__1_n_0 ,\height5_0_in_reg_206_reg[15]_i_10__1_n_1 ,\height5_0_in_reg_206_reg[15]_i_10__1_n_2 ,\height5_0_in_reg_206_reg[15]_i_10__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\height5_0_in_reg_206[15]_i_19__2_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_10__1_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_20__1_n_0 ,\height5_0_in_reg_206[15]_i_21__1_n_0 ,\height5_0_in_reg_206[15]_i_22__1_n_0 ,\height5_0_in_reg_206[15]_i_23__1_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_3__1 
       (.CI(\height5_0_in_reg_206_reg[15]_i_5__1_n_0 ),
        .CO({tmp_29_fu_337_p2,\height5_0_in_reg_206_reg[15]_i_3__1_n_1 ,\height5_0_in_reg_206_reg[15]_i_3__1_n_2 ,\height5_0_in_reg_206_reg[15]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_6__1_n_0 ,\height5_0_in_reg_206[15]_i_7__1_n_0 ,\height5_0_in_reg_206[15]_i_8__1_n_0 ,\height5_0_in_reg_206[15]_i_9__1_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_4__1 
       (.CI(\height5_0_in_reg_206_reg[15]_i_10__1_n_0 ),
        .CO({\NLW_height5_0_in_reg_206_reg[15]_i_4__1_CO_UNCONNECTED [3:2],tmp_46_fu_486_p2,\height5_0_in_reg_206_reg[15]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_4__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\height5_0_in_reg_206[15]_i_11__1_n_0 ,\height5_0_in_reg_206[15]_i_12__1_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_5__1 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_5__1_n_0 ,\height5_0_in_reg_206_reg[15]_i_5__1_n_1 ,\height5_0_in_reg_206_reg[15]_i_5__1_n_2 ,\height5_0_in_reg_206_reg[15]_i_5__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\height5_0_in_reg_206[15]_i_13__1_n_0 ,\height5_0_in_reg_206[15]_i_14__2_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_5__1_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_15__1_n_0 ,\height5_0_in_reg_206[15]_i_16__1_n_0 ,\height5_0_in_reg_206[15]_i_17__0_n_0 ,\height5_0_in_reg_206[15]_i_18__0_n_0 }));
  FDRE \height5_0_in_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[1]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[1]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[2]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[2]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[3]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[3]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[4]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[4]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[5]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[5]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[6]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[6]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[7]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[7]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[8]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[8]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__1_n_0 ),
        .D(\height5_0_in_reg_206[9]_i_1__1_n_0 ),
        .Q(height5_0_in_reg_206[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \height_2_reg_664[0]_i_1__0 
       (.I0(height5_0_in_reg_206[0]),
        .O(A[0]));
  FDRE \height_2_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[0]),
        .Q(height_2_reg_664[0]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[10]),
        .Q(height_2_reg_664[10]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[11]),
        .Q(height_2_reg_664[11]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[12]),
        .Q(height_2_reg_664[12]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[12]_i_1__0 
       (.CI(\height_2_reg_664_reg[8]_i_1__0_n_0 ),
        .CO({\height_2_reg_664_reg[12]_i_1__0_n_0 ,\height_2_reg_664_reg[12]_i_1__0_n_1 ,\height_2_reg_664_reg[12]_i_1__0_n_2 ,\height_2_reg_664_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[12:9]),
        .S(height5_0_in_reg_206[12:9]));
  FDRE \height_2_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[13]),
        .Q(height_2_reg_664[13]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[14]),
        .Q(height_2_reg_664[14]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[15]),
        .Q(height_2_reg_664[15]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[15]_i_1__0 
       (.CI(\height_2_reg_664_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_height_2_reg_664_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\height_2_reg_664_reg[15]_i_1__0_n_2 ,\height_2_reg_664_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_2_reg_664_reg[15]_i_1__0_O_UNCONNECTED [3],A[15:13]}),
        .S({1'b0,height5_0_in_reg_206[15:13]}));
  FDRE \height_2_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[1]),
        .Q(height_2_reg_664[1]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[2]),
        .Q(height_2_reg_664[2]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[3]),
        .Q(height_2_reg_664[3]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[4]),
        .Q(height_2_reg_664[4]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\height_2_reg_664_reg[4]_i_1__0_n_0 ,\height_2_reg_664_reg[4]_i_1__0_n_1 ,\height_2_reg_664_reg[4]_i_1__0_n_2 ,\height_2_reg_664_reg[4]_i_1__0_n_3 }),
        .CYINIT(height5_0_in_reg_206[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[4:1]),
        .S(height5_0_in_reg_206[4:1]));
  FDRE \height_2_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[5]),
        .Q(height_2_reg_664[5]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[6]),
        .Q(height_2_reg_664[6]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[7]),
        .Q(height_2_reg_664[7]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[8]),
        .Q(height_2_reg_664[8]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[8]_i_1__0 
       (.CI(\height_2_reg_664_reg[4]_i_1__0_n_0 ),
        .CO({\height_2_reg_664_reg[8]_i_1__0_n_0 ,\height_2_reg_664_reg[8]_i_1__0_n_1 ,\height_2_reg_664_reg[8]_i_1__0_n_2 ,\height_2_reg_664_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[8:5]),
        .S(height5_0_in_reg_206[8:5]));
  FDRE \height_2_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[9]),
        .Q(height_2_reg_664[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[4]_i_1__0 
       (.I0(\phi_mul2_reg_151_reg_n_0_[4] ),
        .O(next_mul3_fu_274_p2[4]));
  FDRE \next_mul3_reg_576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[10]),
        .Q(next_mul3_reg_576[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[11]),
        .Q(next_mul3_reg_576[11]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[12]),
        .Q(next_mul3_reg_576[12]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[12]_i_1__0 
       (.CI(\next_mul3_reg_576_reg[8]_i_1__0_n_0 ),
        .CO({\next_mul3_reg_576_reg[12]_i_1__0_n_0 ,\next_mul3_reg_576_reg[12]_i_1__0_n_1 ,\next_mul3_reg_576_reg[12]_i_1__0_n_2 ,\next_mul3_reg_576_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] ,\phi_mul2_reg_151_reg_n_0_[9] }),
        .O(next_mul3_fu_274_p2[12:9]),
        .S({\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] ,\phi_mul2_reg_151_reg_n_0_[9] }));
  FDRE \next_mul3_reg_576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[13]),
        .Q(next_mul3_reg_576[13]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[14]),
        .Q(next_mul3_reg_576[14]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[15]),
        .Q(next_mul3_reg_576[15]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[16]),
        .Q(next_mul3_reg_576[16]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[16]_i_1__1 
       (.CI(\next_mul3_reg_576_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_next_mul3_reg_576_reg[16]_i_1__1_CO_UNCONNECTED [3],\next_mul3_reg_576_reg[16]_i_1__1_n_1 ,\next_mul3_reg_576_reg[16]_i_1__1_n_2 ,\next_mul3_reg_576_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] ,\phi_mul2_reg_151_reg_n_0_[13] }),
        .O(next_mul3_fu_274_p2[16:13]),
        .S({\phi_mul2_reg_151_reg_n_0_[16] ,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] ,\phi_mul2_reg_151_reg_n_0_[13] }));
  FDRE \next_mul3_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_576[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_576[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_576[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_576[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_576[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[8]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul3_reg_576_reg[8]_i_1__0_n_0 ,\next_mul3_reg_576_reg[8]_i_1__0_n_1 ,\next_mul3_reg_576_reg[8]_i_1__0_n_2 ,\next_mul3_reg_576_reg[8]_i_1__0_n_3 }),
        .CYINIT(\phi_mul2_reg_151_reg_n_0_[4] ),
        .DI({\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] ,\phi_mul2_reg_151_reg_n_0_[5] }),
        .O(next_mul3_fu_274_p2[8:5]),
        .S({\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] ,\phi_mul2_reg_151_reg_n_0_[5] }));
  FDRE \next_mul3_reg_576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[9]),
        .Q(next_mul3_reg_576[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[1]_i_1__0 
       (.I0(phi_mul_reg_139[1]),
        .O(next_mul_fu_279_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[5]_i_2__0 
       (.I0(phi_mul_reg_139[3]),
        .O(\next_mul_reg_581[5]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[5]_i_3__0 
       (.I0(phi_mul_reg_139[2]),
        .O(\next_mul_reg_581[5]_i_3__0_n_0 ));
  FDRE \next_mul_reg_581_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[10]),
        .Q(next_mul_reg_581[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[10]_i_1__0 
       (.CI(\next_mul_reg_581_reg[9]_i_1__0_n_0 ),
        .CO(\NLW_next_mul_reg_581_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_581_reg[10]_i_1__0_O_UNCONNECTED [3:1],next_mul_fu_279_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_139[10]}));
  FDRE \next_mul_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[1]),
        .Q(next_mul_reg_581[1]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[2]),
        .Q(next_mul_reg_581[2]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[3]),
        .Q(next_mul_reg_581[3]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[4]),
        .Q(next_mul_reg_581[4]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[5]),
        .Q(next_mul_reg_581[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul_reg_581_reg[5]_i_1__0_n_0 ,\next_mul_reg_581_reg[5]_i_1__0_n_1 ,\next_mul_reg_581_reg[5]_i_1__0_n_2 ,\next_mul_reg_581_reg[5]_i_1__0_n_3 }),
        .CYINIT(phi_mul_reg_139[1]),
        .DI(phi_mul_reg_139[5:2]),
        .O(next_mul_fu_279_p2[5:2]),
        .S({phi_mul_reg_139[5:4],\next_mul_reg_581[5]_i_2__0_n_0 ,\next_mul_reg_581[5]_i_3__0_n_0 }));
  FDRE \next_mul_reg_581_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[6]),
        .Q(next_mul_reg_581[6]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[7]),
        .Q(next_mul_reg_581[7]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[8]),
        .Q(next_mul_reg_581[8]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[9]),
        .Q(next_mul_reg_581[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[9]_i_1__0 
       (.CI(\next_mul_reg_581_reg[5]_i_1__0_n_0 ),
        .CO({\next_mul_reg_581_reg[9]_i_1__0_n_0 ,\next_mul_reg_581_reg[9]_i_1__0_n_1 ,\next_mul_reg_581_reg[9]_i_1__0_n_2 ,\next_mul_reg_581_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_139[9:6]),
        .O(next_mul_fu_279_p2[9:6]),
        .S(phi_mul_reg_139[9:6]));
  FDRE \phi_mul2_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[10]),
        .Q(\phi_mul2_reg_151_reg_n_0_[10] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[11]),
        .Q(\phi_mul2_reg_151_reg_n_0_[11] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[12]),
        .Q(\phi_mul2_reg_151_reg_n_0_[12] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[13]),
        .Q(\phi_mul2_reg_151_reg_n_0_[13] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[14]),
        .Q(\phi_mul2_reg_151_reg_n_0_[14] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[15]),
        .Q(\phi_mul2_reg_151_reg_n_0_[15] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[16]),
        .Q(\phi_mul2_reg_151_reg_n_0_[16] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[4]),
        .Q(\phi_mul2_reg_151_reg_n_0_[4] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[5]),
        .Q(\phi_mul2_reg_151_reg_n_0_[5] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[6]),
        .Q(\phi_mul2_reg_151_reg_n_0_[6] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[7]),
        .Q(\phi_mul2_reg_151_reg_n_0_[7] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[8]),
        .Q(\phi_mul2_reg_151_reg_n_0_[8] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul3_reg_576[9]),
        .Q(\phi_mul2_reg_151_reg_n_0_[9] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[10]),
        .Q(phi_mul_reg_139[10]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[1]),
        .Q(phi_mul_reg_139[1]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[2]),
        .Q(phi_mul_reg_139[2]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[3]),
        .Q(phi_mul_reg_139[3]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[4]),
        .Q(phi_mul_reg_139[4]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[5]),
        .Q(phi_mul_reg_139[5]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[6]),
        .Q(phi_mul_reg_139[6]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[7]),
        .Q(phi_mul_reg_139[7]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[8]),
        .Q(phi_mul_reg_139[8]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__1_n_0 ),
        .D(next_mul_reg_581[9]),
        .Q(phi_mul_reg_139[9]),
        .R(phi_mul2_reg_151));
  CARRY4 ram_reg_i_116__0
       (.CI(ram_reg_i_133_n_0),
        .CO({NLW_ram_reg_i_116__0_CO_UNCONNECTED[3:2],ram_reg_i_116__0_n_2,ram_reg_i_116__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_33_reg_621[9:8]}),
        .O({NLW_ram_reg_i_116__0_O_UNCONNECTED[3],data2[10:8]}),
        .S({1'b0,ram_reg_i_168_n_0,ram_reg_i_169_n_0,ram_reg_i_170_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_117__0
       (.I0(tmp_33_reg_621[10]),
        .I1(p_0_in[10]),
        .O(ram_reg_i_117__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_118__0
       (.I0(tmp_33_reg_621[9]),
        .I1(p_0_in[9]),
        .O(ram_reg_i_118__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_119__0
       (.I0(tmp_33_reg_621[8]),
        .I1(p_0_in[8]),
        .O(ram_reg_i_119__0_n_0));
  (* HLUTNM = "lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_120__0
       (.I0(width6_reg_215_reg[8]),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(tmp_24_reg_594_reg_n_97),
        .O(ram_reg_i_120__0_n_0));
  (* HLUTNM = "lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_121
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .O(ram_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_122
       (.I0(tmp_24_reg_594_reg_n_96),
        .I1(tmp_42_reg_672_reg_n_96),
        .I2(width6_reg_215_reg[9]),
        .I3(tmp_42_reg_672_reg_n_95),
        .I4(width6_reg_215_reg[10]),
        .I5(tmp_24_reg_594_reg_n_95),
        .O(ram_reg_i_122_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_123
       (.I0(ram_reg_i_120__0_n_0),
        .I1(tmp_42_reg_672_reg_n_96),
        .I2(width6_reg_215_reg[9]),
        .I3(tmp_24_reg_594_reg_n_96),
        .O(ram_reg_i_123_n_0));
  (* HLUTNM = "lutpair204" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_124
       (.I0(width6_reg_215_reg[8]),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(tmp_24_reg_594_reg_n_97),
        .I3(ram_reg_i_121_n_0),
        .O(ram_reg_i_124_n_0));
  CARRY4 ram_reg_i_133
       (.CI(ram_reg_i_154__0_n_0),
        .CO({ram_reg_i_133_n_0,ram_reg_i_133_n_1,ram_reg_i_133_n_2,ram_reg_i_133_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[7:4]),
        .O(data2[7:4]),
        .S({ram_reg_i_172_n_0,ram_reg_i_173_n_0,ram_reg_i_174_n_0,ram_reg_i_175_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_134__1
       (.I0(tmp_33_reg_621[7]),
        .I1(p_0_in[7]),
        .O(ram_reg_i_134__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_135__1
       (.I0(tmp_33_reg_621[6]),
        .I1(p_0_in[6]),
        .O(ram_reg_i_135__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_136__0
       (.I0(tmp_33_reg_621[5]),
        .I1(p_0_in[5]),
        .O(ram_reg_i_136__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_137__0
       (.I0(tmp_33_reg_621[4]),
        .I1(p_0_in[4]),
        .O(ram_reg_i_137__0_n_0));
  (* HLUTNM = "lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_138__0
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .O(ram_reg_i_138__0_n_0));
  (* HLUTNM = "lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_139__0
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .O(ram_reg_i_139__0_n_0));
  (* HLUTNM = "lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_140__0
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .O(ram_reg_i_140__0_n_0));
  (* HLUTNM = "lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_141__0
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .O(ram_reg_i_141__0_n_0));
  (* HLUTNM = "lutpair203" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_142
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .I3(ram_reg_i_138__0_n_0),
        .O(ram_reg_i_142_n_0));
  (* HLUTNM = "lutpair202" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_143
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .I3(ram_reg_i_139__0_n_0),
        .O(ram_reg_i_143_n_0));
  (* HLUTNM = "lutpair201" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_144
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .I3(ram_reg_i_140__0_n_0),
        .O(ram_reg_i_144_n_0));
  (* HLUTNM = "lutpair200" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_145
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .I3(ram_reg_i_141__0_n_0),
        .O(ram_reg_i_145_n_0));
  CARRY4 ram_reg_i_14__5
       (.CI(ram_reg_i_15__5_n_0),
        .CO({NLW_ram_reg_i_14__5_CO_UNCONNECTED[3:2],ram_reg_i_14__5_n_2,ram_reg_i_14__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_i_17__5_n_0,ram_reg_i_18__5_n_0}),
        .O({NLW_ram_reg_i_14__5_O_UNCONNECTED[3],input_r_address0[10:8]}),
        .S({1'b0,ram_reg_i_19__7_n_0,ram_reg_i_20__7_n_0,ram_reg_i_21__7_n_0}));
  CARRY4 ram_reg_i_154__0
       (.CI(1'b0),
        .CO({ram_reg_i_154__0_n_0,ram_reg_i_154__0_n_1,ram_reg_i_154__0_n_2,ram_reg_i_154__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[3:0]),
        .O(data2[3:0]),
        .S({ram_reg_i_177_n_0,ram_reg_i_178_n_0,ram_reg_i_179_n_0,ram_reg_i_180_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_155__0
       (.I0(tmp_33_reg_621[3]),
        .I1(p_0_in[3]),
        .O(ram_reg_i_155__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_156
       (.I0(tmp_33_reg_621[2]),
        .I1(p_0_in[2]),
        .O(ram_reg_i_156_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_157
       (.I0(tmp_33_reg_621[1]),
        .I1(p_0_in[1]),
        .O(ram_reg_i_157_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_158__0
       (.I0(tmp_33_reg_621[0]),
        .I1(width4_0_in_reg_197_reg[0]),
        .O(ram_reg_i_158__0_n_0));
  (* HLUTNM = "lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_159
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .O(ram_reg_i_159_n_0));
  CARRY4 ram_reg_i_15__5
       (.CI(ram_reg_i_16__5_n_0),
        .CO({ram_reg_i_15__5_n_0,ram_reg_i_15__5_n_1,ram_reg_i_15__5_n_2,ram_reg_i_15__5_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_22__5_n_0,ram_reg_i_23__3_n_0,ram_reg_i_24__3_n_0,ram_reg_i_25__2_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_i_26__5_n_0,ram_reg_i_27__5_n_0,ram_reg_i_28__5_n_0,ram_reg_i_29__5_n_0}));
  (* HLUTNM = "lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_160
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .O(ram_reg_i_160_n_0));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_161
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_i_161_n_0));
  (* HLUTNM = "lutpair199" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_162
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .I3(ram_reg_i_159_n_0),
        .O(ram_reg_i_162_n_0));
  (* HLUTNM = "lutpair198" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_163
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .I3(ram_reg_i_160_n_0),
        .O(ram_reg_i_163_n_0));
  (* HLUTNM = "lutpair197" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_164
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .I3(ram_reg_i_161_n_0),
        .O(ram_reg_i_164_n_0));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_165
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_i_165_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_168
       (.I0(tmp_33_reg_621[10]),
        .I1(tmp_43_reg_633_reg__0__0[10]),
        .O(ram_reg_i_168_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_169
       (.I0(tmp_33_reg_621[9]),
        .I1(tmp_43_reg_633_reg__0__0[9]),
        .O(ram_reg_i_169_n_0));
  CARRY4 ram_reg_i_16__5
       (.CI(1'b0),
        .CO({ram_reg_i_16__5_n_0,ram_reg_i_16__5_n_1,ram_reg_i_16__5_n_2,ram_reg_i_16__5_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_i_30__0_n_0,ram_reg_i_31__1_n_0,ram_reg_i_32__1_n_0,ram_reg_i_33__1_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_i_34__5_n_0,ram_reg_i_35__5_n_0,ram_reg_i_36__2_n_0,ram_reg_i_37__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_170
       (.I0(tmp_33_reg_621[8]),
        .I1(tmp_43_reg_633_reg__0__0[8]),
        .O(ram_reg_i_170_n_0));
  CARRY4 ram_reg_i_171
       (.CI(ram_reg_i_176_n_0),
        .CO({ram_reg_i_171_n_0,ram_reg_i_171_n_1,ram_reg_i_171_n_2,ram_reg_i_171_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[8:5]),
        .S(width4_0_in_reg_197_reg[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_172
       (.I0(tmp_33_reg_621[7]),
        .I1(tmp_43_reg_633_reg__0__0[7]),
        .O(ram_reg_i_172_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_173
       (.I0(tmp_33_reg_621[6]),
        .I1(tmp_43_reg_633_reg__0__0[6]),
        .O(ram_reg_i_173_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_174
       (.I0(tmp_33_reg_621[5]),
        .I1(tmp_43_reg_633_reg__0__0[5]),
        .O(ram_reg_i_174_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_175
       (.I0(tmp_33_reg_621[4]),
        .I1(tmp_43_reg_633_reg__0__0[4]),
        .O(ram_reg_i_175_n_0));
  CARRY4 ram_reg_i_176
       (.CI(1'b0),
        .CO({ram_reg_i_176_n_0,ram_reg_i_176_n_1,ram_reg_i_176_n_2,ram_reg_i_176_n_3}),
        .CYINIT(width4_0_in_reg_197_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[4:1]),
        .S(width4_0_in_reg_197_reg[4:1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_177
       (.I0(tmp_33_reg_621[3]),
        .I1(tmp_43_reg_633_reg__0__0[3]),
        .O(ram_reg_i_177_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_178
       (.I0(tmp_33_reg_621[2]),
        .I1(tmp_43_reg_633_reg__0__0[2]),
        .O(ram_reg_i_178_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_179
       (.I0(tmp_33_reg_621[1]),
        .I1(tmp_43_reg_633_reg__0__0[1]),
        .O(ram_reg_i_179_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_17__5
       (.I0(\width3_reg_186_reg_n_0_[8] ),
        .I1(tmp3_reg_628_reg_n_97),
        .O(ram_reg_i_17__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_180
       (.I0(tmp_33_reg_621[0]),
        .I1(tmp_43_reg_633_reg__0__0[0]),
        .O(ram_reg_i_180_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_18__5
       (.I0(\width3_reg_186_reg_n_0_[7] ),
        .I1(tmp3_reg_628_reg_n_98),
        .O(ram_reg_i_18__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_19__7
       (.I0(tmp3_reg_628_reg_n_96),
        .I1(\width3_reg_186_reg_n_0_[9] ),
        .I2(tmp3_reg_628_reg_n_95),
        .I3(\width3_reg_186_reg_n_0_[10] ),
        .O(ram_reg_i_19__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_20__7
       (.I0(tmp3_reg_628_reg_n_97),
        .I1(\width3_reg_186_reg_n_0_[8] ),
        .I2(tmp3_reg_628_reg_n_96),
        .I3(\width3_reg_186_reg_n_0_[9] ),
        .O(ram_reg_i_20__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_21__7
       (.I0(tmp3_reg_628_reg_n_98),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .I2(tmp3_reg_628_reg_n_97),
        .I3(\width3_reg_186_reg_n_0_[8] ),
        .O(ram_reg_i_21__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_22__5
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(tmp3_reg_628_reg_n_99),
        .O(ram_reg_i_22__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_23__3
       (.I0(\width3_reg_186_reg_n_0_[5] ),
        .I1(tmp3_reg_628_reg_n_100),
        .O(ram_reg_i_23__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_24__3
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(tmp3_reg_628_reg_n_101),
        .O(ram_reg_i_24__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_25__2
       (.I0(\width3_reg_186_reg_n_0_[3] ),
        .I1(tmp3_reg_628_reg_n_102),
        .O(ram_reg_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[15]),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_26__5
       (.I0(tmp3_reg_628_reg_n_99),
        .I1(\width3_reg_186_reg_n_0_[6] ),
        .I2(tmp3_reg_628_reg_n_98),
        .I3(\width3_reg_186_reg_n_0_[7] ),
        .O(ram_reg_i_26__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[14]),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_27__5
       (.I0(tmp3_reg_628_reg_n_100),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .I2(tmp3_reg_628_reg_n_99),
        .I3(\width3_reg_186_reg_n_0_[6] ),
        .O(ram_reg_i_27__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[13]),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_28__5
       (.I0(tmp3_reg_628_reg_n_101),
        .I1(\width3_reg_186_reg_n_0_[4] ),
        .I2(tmp3_reg_628_reg_n_100),
        .I3(\width3_reg_186_reg_n_0_[5] ),
        .O(ram_reg_i_28__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[12]),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_29__5
       (.I0(tmp3_reg_628_reg_n_102),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .I2(tmp3_reg_628_reg_n_101),
        .I3(\width3_reg_186_reg_n_0_[4] ),
        .O(ram_reg_i_29__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[11]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_30__0
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(tmp3_reg_628_reg_n_103),
        .O(ram_reg_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[10]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_31__1
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .O(ram_reg_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[9]),
        .O(DIADI[9]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_32__1
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[8]),
        .O(DIADI[8]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_33__1
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .O(ram_reg_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_34__5
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(tmp3_reg_628_reg_n_102),
        .I3(\width3_reg_186_reg_n_0_[3] ),
        .O(ram_reg_i_34__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[6]),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_i_35__5
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(\width3_reg_186_reg_n_0_[1] ),
        .I3(tmp3_reg_628_reg_n_104),
        .O(ram_reg_i_35__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[5]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_i_36__2
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .I2(tmp3_reg_628_reg_n_104),
        .I3(\width3_reg_186_reg_n_0_[1] ),
        .O(ram_reg_i_36__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__6
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[4]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37__0
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_i_37__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__5
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[3]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_38__4
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[2]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39__5
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[1]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_40__5
       (.I0(ap_CS_fsm_state8),
        .I1(DOADO[0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_41__4
       (.I0(width6_reg_21509_out),
        .I1(width4_0_in_reg_1970),
        .I2(ap_CS_fsm_state8),
        .I3(width_reg_163010_out),
        .I4(ap_CS_fsm_state6),
        .I5(Q[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_42__3
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state3),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_45__2
       (.I0(ram_reg_i_71__2_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[10]),
        .I4(data0[10]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[10]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_47__2
       (.I0(ram_reg_i_74__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[9]),
        .I4(data0[9]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[9]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_49__2
       (.I0(ram_reg_i_75__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[8]),
        .I4(data0[8]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[8]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_51__2
       (.I0(ram_reg_i_77__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[7]),
        .I4(data0[7]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[7]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_53__2
       (.I0(ram_reg_i_80__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[6]),
        .I4(data0[6]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[6]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_55__2
       (.I0(ram_reg_i_81__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[5]),
        .I4(data0[5]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_57__2
       (.I0(ram_reg_i_82_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[4]),
        .I4(data0[4]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_59__2
       (.I0(ram_reg_i_84__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[3]),
        .I4(data0[3]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_61__2
       (.I0(ram_reg_i_87__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[2]),
        .I4(data0[2]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_63__3
       (.I0(ram_reg_i_88__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[1]),
        .I4(data0[1]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[1]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_65__2
       (.I0(ram_reg_i_89__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[0]),
        .I4(data0[0]),
        .O(grp_padding2d_fix16_1_fu_600_output_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_69__1
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_57_fu_438_p2),
        .O(width4_0_in_reg_1970));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_71__2
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[10]),
        .I2(tmp_35_fu_319_p2_n_95),
        .I3(ap_CS_fsm_state8),
        .I4(data2[10]),
        .O(ram_reg_i_71__2_n_0));
  CARRY4 ram_reg_i_72__1
       (.CI(ram_reg_i_78__3_n_0),
        .CO({NLW_ram_reg_i_72__1_CO_UNCONNECTED[3:2],ram_reg_i_72__1_n_2,ram_reg_i_72__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_33_reg_621[9:8]}),
        .O({NLW_ram_reg_i_72__1_O_UNCONNECTED[3],data1[10:8]}),
        .S({1'b0,ram_reg_i_117__0_n_0,ram_reg_i_118__0_n_0,ram_reg_i_119__0_n_0}));
  CARRY4 ram_reg_i_73__1
       (.CI(ram_reg_i_79__0_n_0),
        .CO({NLW_ram_reg_i_73__1_CO_UNCONNECTED[3:2],ram_reg_i_73__1_n_2,ram_reg_i_73__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_i_120__0_n_0,ram_reg_i_121_n_0}),
        .O({NLW_ram_reg_i_73__1_O_UNCONNECTED[3],data0[10:8]}),
        .S({1'b0,ram_reg_i_122_n_0,ram_reg_i_123_n_0,ram_reg_i_124_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_74__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[9]),
        .I2(tmp_35_fu_319_p2_n_96),
        .I3(ap_CS_fsm_state8),
        .I4(data2[9]),
        .O(ram_reg_i_74__1_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_75__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[8]),
        .I2(tmp_35_fu_319_p2_n_97),
        .I3(ap_CS_fsm_state8),
        .I4(data2[8]),
        .O(ram_reg_i_75__1_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_77__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[7]),
        .I2(tmp_35_fu_319_p2_n_98),
        .I3(ap_CS_fsm_state8),
        .I4(data2[7]),
        .O(ram_reg_i_77__1_n_0));
  CARRY4 ram_reg_i_78__3
       (.CI(ram_reg_i_85__1_n_0),
        .CO({ram_reg_i_78__3_n_0,ram_reg_i_78__3_n_1,ram_reg_i_78__3_n_2,ram_reg_i_78__3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[7:4]),
        .O(data1[7:4]),
        .S({ram_reg_i_134__1_n_0,ram_reg_i_135__1_n_0,ram_reg_i_136__0_n_0,ram_reg_i_137__0_n_0}));
  CARRY4 ram_reg_i_79__0
       (.CI(ram_reg_i_86__1_n_0),
        .CO({ram_reg_i_79__0_n_0,ram_reg_i_79__0_n_1,ram_reg_i_79__0_n_2,ram_reg_i_79__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_138__0_n_0,ram_reg_i_139__0_n_0,ram_reg_i_140__0_n_0,ram_reg_i_141__0_n_0}),
        .O(data0[7:4]),
        .S({ram_reg_i_142_n_0,ram_reg_i_143_n_0,ram_reg_i_144_n_0,ram_reg_i_145_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_80__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[6]),
        .I2(tmp_35_fu_319_p2_n_99),
        .I3(ap_CS_fsm_state8),
        .I4(data2[6]),
        .O(ram_reg_i_80__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_81__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[5]),
        .I2(tmp_35_fu_319_p2_n_100),
        .I3(ap_CS_fsm_state8),
        .I4(data2[5]),
        .O(ram_reg_i_81__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_82
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[4]),
        .I2(tmp_35_fu_319_p2_n_101),
        .I3(ap_CS_fsm_state8),
        .I4(data2[4]),
        .O(ram_reg_i_82_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_84__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[3]),
        .I2(tmp_35_fu_319_p2_n_102),
        .I3(ap_CS_fsm_state8),
        .I4(data2[3]),
        .O(ram_reg_i_84__0_n_0));
  CARRY4 ram_reg_i_85__1
       (.CI(1'b0),
        .CO({ram_reg_i_85__1_n_0,ram_reg_i_85__1_n_1,ram_reg_i_85__1_n_2,ram_reg_i_85__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[3:0]),
        .O(data1[3:0]),
        .S({ram_reg_i_155__0_n_0,ram_reg_i_156_n_0,ram_reg_i_157_n_0,ram_reg_i_158__0_n_0}));
  CARRY4 ram_reg_i_86__1
       (.CI(1'b0),
        .CO({ram_reg_i_86__1_n_0,ram_reg_i_86__1_n_1,ram_reg_i_86__1_n_2,ram_reg_i_86__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_159_n_0,ram_reg_i_160_n_0,ram_reg_i_161_n_0,1'b0}),
        .O(data0[3:0]),
        .S({ram_reg_i_162_n_0,ram_reg_i_163_n_0,ram_reg_i_164_n_0,ram_reg_i_165_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_87__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[2]),
        .I2(tmp_35_fu_319_p2_n_103),
        .I3(ap_CS_fsm_state8),
        .I4(data2[2]),
        .O(ram_reg_i_87__1_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_88__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[1]),
        .I2(tmp_35_fu_319_p2_n_104),
        .I3(ap_CS_fsm_state8),
        .I4(data2[1]),
        .O(ram_reg_i_88__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_89__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[0]),
        .I2(tmp_35_fu_319_p2_n_105),
        .I3(ap_CS_fsm_state8),
        .I4(data2[0]),
        .O(ram_reg_i_89__1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_628_reg
       (.A({tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_6,tmp3_reg_628_reg_i_2__1_n_7,tmp3_reg_628_reg_i_3__1_n_4,tmp3_reg_628_reg_i_3__1_n_5,tmp3_reg_628_reg_i_3__1_n_6,tmp3_reg_628_reg_i_3__1_n_7,tmp3_reg_628_reg_i_4__1_n_4,tmp3_reg_628_reg_i_4__1_n_5,tmp3_reg_628_reg_i_4__1_n_6,tmp3_reg_628_reg_i_4__1_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_60_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_628_reg_P_UNCONNECTED[47:11],tmp3_reg_628_reg_n_95,tmp3_reg_628_reg_n_96,tmp3_reg_628_reg_n_97,tmp3_reg_628_reg_n_98,tmp3_reg_628_reg_n_99,tmp3_reg_628_reg_n_100,tmp3_reg_628_reg_n_101,tmp3_reg_628_reg_n_102,tmp3_reg_628_reg_n_103,tmp3_reg_628_reg_n_104,tmp3_reg_628_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp3_reg_628_reg_i_10__1
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_10__1_n_0,tmp3_reg_628_reg_i_10__1_n_1,tmp3_reg_628_reg_i_10__1_n_2,tmp3_reg_628_reg_i_10__1_n_3}),
        .CYINIT(height1_reg_174_reg[0]),
        .DI(height1_reg_174_reg[4:1]),
        .O(tmp2_cast_fu_354_p1[4:1]),
        .S({tmp3_reg_628_reg_i_25__1_n_0,tmp3_reg_628_reg_i_26__1_n_0,tmp3_reg_628_reg_i_27__1_n_0,tmp3_reg_628_reg_i_28__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_11__1
       (.I0(tmp2_cast_fu_354_p1[7]),
        .I1(phi_mul_reg_139[7]),
        .O(tmp3_reg_628_reg_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_12__1
       (.I0(tmp2_cast_fu_354_p1[6]),
        .I1(phi_mul_reg_139[6]),
        .O(tmp3_reg_628_reg_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_13__1
       (.I0(tmp2_cast_fu_354_p1[5]),
        .I1(phi_mul_reg_139[5]),
        .O(tmp3_reg_628_reg_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_14__1
       (.I0(tmp2_cast_fu_354_p1[4]),
        .I1(phi_mul_reg_139[4]),
        .O(tmp3_reg_628_reg_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_15__1
       (.I0(tmp2_cast_fu_354_p1[3]),
        .I1(phi_mul_reg_139[3]),
        .O(tmp3_reg_628_reg_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_16__1
       (.I0(tmp2_cast_fu_354_p1[2]),
        .I1(phi_mul_reg_139[2]),
        .O(tmp3_reg_628_reg_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_17__1
       (.I0(tmp2_cast_fu_354_p1[1]),
        .I1(phi_mul_reg_139[1]),
        .O(tmp3_reg_628_reg_i_17__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_18__2
       (.I0(height1_reg_174_reg[0]),
        .O(tmp3_reg_628_reg_i_18__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_19__0
       (.I0(height1_reg_174_reg[10]),
        .O(tmp3_reg_628_reg_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp3_reg_628_reg_i_1__1
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .O(tmp_60_reg_6110));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_20__1
       (.I0(height1_reg_174_reg[9]),
        .O(tmp3_reg_628_reg_i_20__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_21__1
       (.I0(height1_reg_174_reg[8]),
        .O(tmp3_reg_628_reg_i_21__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_22__0
       (.I0(height1_reg_174_reg[7]),
        .O(tmp3_reg_628_reg_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_23__1
       (.I0(height1_reg_174_reg[6]),
        .O(tmp3_reg_628_reg_i_23__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_24__1
       (.I0(height1_reg_174_reg[5]),
        .O(tmp3_reg_628_reg_i_24__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_25__1
       (.I0(height1_reg_174_reg[4]),
        .O(tmp3_reg_628_reg_i_25__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_26__1
       (.I0(height1_reg_174_reg[3]),
        .O(tmp3_reg_628_reg_i_26__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_27__1
       (.I0(height1_reg_174_reg[2]),
        .O(tmp3_reg_628_reg_i_27__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_28__1
       (.I0(height1_reg_174_reg[1]),
        .O(tmp3_reg_628_reg_i_28__1_n_0));
  CARRY4 tmp3_reg_628_reg_i_2__1
       (.CI(tmp3_reg_628_reg_i_3__1_n_0),
        .CO({NLW_tmp3_reg_628_reg_i_2__1_CO_UNCONNECTED[3:2],tmp3_reg_628_reg_i_2__1_n_2,tmp3_reg_628_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp2_cast_fu_354_p1[9:8]}),
        .O({NLW_tmp3_reg_628_reg_i_2__1_O_UNCONNECTED[3],tmp3_reg_628_reg_i_2__1_n_5,tmp3_reg_628_reg_i_2__1_n_6,tmp3_reg_628_reg_i_2__1_n_7}),
        .S({1'b0,tmp3_reg_628_reg_i_7__1_n_0,tmp3_reg_628_reg_i_8__1_n_0,tmp3_reg_628_reg_i_9__1_n_0}));
  CARRY4 tmp3_reg_628_reg_i_3__1
       (.CI(tmp3_reg_628_reg_i_4__1_n_0),
        .CO({tmp3_reg_628_reg_i_3__1_n_0,tmp3_reg_628_reg_i_3__1_n_1,tmp3_reg_628_reg_i_3__1_n_2,tmp3_reg_628_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_354_p1[7:4]),
        .O({tmp3_reg_628_reg_i_3__1_n_4,tmp3_reg_628_reg_i_3__1_n_5,tmp3_reg_628_reg_i_3__1_n_6,tmp3_reg_628_reg_i_3__1_n_7}),
        .S({tmp3_reg_628_reg_i_11__1_n_0,tmp3_reg_628_reg_i_12__1_n_0,tmp3_reg_628_reg_i_13__1_n_0,tmp3_reg_628_reg_i_14__1_n_0}));
  CARRY4 tmp3_reg_628_reg_i_4__1
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_4__1_n_0,tmp3_reg_628_reg_i_4__1_n_1,tmp3_reg_628_reg_i_4__1_n_2,tmp3_reg_628_reg_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_354_p1[3:1],1'b0}),
        .O({tmp3_reg_628_reg_i_4__1_n_4,tmp3_reg_628_reg_i_4__1_n_5,tmp3_reg_628_reg_i_4__1_n_6,tmp3_reg_628_reg_i_4__1_n_7}),
        .S({tmp3_reg_628_reg_i_15__1_n_0,tmp3_reg_628_reg_i_16__1_n_0,tmp3_reg_628_reg_i_17__1_n_0,tmp3_reg_628_reg_i_18__2_n_0}));
  CARRY4 tmp3_reg_628_reg_i_5__1
       (.CI(tmp3_reg_628_reg_i_6__1_n_0),
        .CO({NLW_tmp3_reg_628_reg_i_5__1_CO_UNCONNECTED[3:1],tmp3_reg_628_reg_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,height1_reg_174_reg[9]}),
        .O({NLW_tmp3_reg_628_reg_i_5__1_O_UNCONNECTED[3:2],tmp2_cast_fu_354_p1[10:9]}),
        .S({1'b0,1'b0,tmp3_reg_628_reg_i_19__0_n_0,tmp3_reg_628_reg_i_20__1_n_0}));
  CARRY4 tmp3_reg_628_reg_i_6__1
       (.CI(tmp3_reg_628_reg_i_10__1_n_0),
        .CO({tmp3_reg_628_reg_i_6__1_n_0,tmp3_reg_628_reg_i_6__1_n_1,tmp3_reg_628_reg_i_6__1_n_2,tmp3_reg_628_reg_i_6__1_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[8:5]),
        .O(tmp2_cast_fu_354_p1[8:5]),
        .S({tmp3_reg_628_reg_i_21__1_n_0,tmp3_reg_628_reg_i_22__0_n_0,tmp3_reg_628_reg_i_23__1_n_0,tmp3_reg_628_reg_i_24__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_7__1
       (.I0(tmp2_cast_fu_354_p1[10]),
        .I1(phi_mul_reg_139[10]),
        .O(tmp3_reg_628_reg_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_8__1
       (.I0(tmp2_cast_fu_354_p1[9]),
        .I1(phi_mul_reg_139[9]),
        .O(tmp3_reg_628_reg_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_9__1
       (.I0(tmp2_cast_fu_354_p1[8]),
        .I1(phi_mul_reg_139[8]),
        .O(tmp3_reg_628_reg_i_9__1_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_594_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10:4],1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\depth_reg_128[15]_i_2__1_n_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width_reg_1630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_594_reg_P_UNCONNECTED[47:11],tmp_24_reg_594_reg_n_95,tmp_24_reg_594_reg_n_96,tmp_24_reg_594_reg_n_97,tmp_24_reg_594_reg_n_98,tmp_24_reg_594_reg_n_99,tmp_24_reg_594_reg_n_100,tmp_24_reg_594_reg_n_101,tmp_24_reg_594_reg_n_102,tmp_24_reg_594_reg_n_103,tmp_24_reg_594_reg_n_104,tmp_24_reg_594_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(phi_mul2_reg_151),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_24_reg_594_reg_i_1__1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .O(width_reg_1630));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_33_fu_364_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_60_fu_342_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_33_fu_364_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_33_fu_364_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_33_fu_364_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_33_fu_364_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_60_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_33_fu_364_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_33_fu_364_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_33_fu_364_p2_n_58,tmp_33_fu_364_p2_n_59,tmp_33_fu_364_p2_n_60,tmp_33_fu_364_p2_n_61,tmp_33_fu_364_p2_n_62,tmp_33_fu_364_p2_n_63,tmp_33_fu_364_p2_n_64,tmp_33_fu_364_p2_n_65,tmp_33_fu_364_p2_n_66,tmp_33_fu_364_p2_n_67,tmp_33_fu_364_p2_n_68,tmp_33_fu_364_p2_n_69,tmp_33_fu_364_p2_n_70,tmp_33_fu_364_p2_n_71,tmp_33_fu_364_p2_n_72,tmp_33_fu_364_p2_n_73,tmp_33_fu_364_p2_n_74,tmp_33_fu_364_p2_n_75,tmp_33_fu_364_p2_n_76,tmp_33_fu_364_p2_n_77,tmp_33_fu_364_p2_n_78,tmp_33_fu_364_p2_n_79,tmp_33_fu_364_p2_n_80,tmp_33_fu_364_p2_n_81,tmp_33_fu_364_p2_n_82,tmp_33_fu_364_p2_n_83,tmp_33_fu_364_p2_n_84,tmp_33_fu_364_p2_n_85,tmp_33_fu_364_p2_n_86,tmp_33_fu_364_p2_n_87,tmp_33_fu_364_p2_n_88,tmp_33_fu_364_p2_n_89,tmp_33_fu_364_p2_n_90,tmp_33_fu_364_p2_n_91,tmp_33_fu_364_p2_n_92,tmp_33_fu_364_p2_n_93,tmp_33_fu_364_p2_n_94,tmp_33_reg_621}),
        .PATTERNBDETECT(NLW_tmp_33_fu_364_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_33_fu_364_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_33_fu_364_p2_n_106,tmp_33_fu_364_p2_n_107,tmp_33_fu_364_p2_n_108,tmp_33_fu_364_p2_n_109,tmp_33_fu_364_p2_n_110,tmp_33_fu_364_p2_n_111,tmp_33_fu_364_p2_n_112,tmp_33_fu_364_p2_n_113,tmp_33_fu_364_p2_n_114,tmp_33_fu_364_p2_n_115,tmp_33_fu_364_p2_n_116,tmp_33_fu_364_p2_n_117,tmp_33_fu_364_p2_n_118,tmp_33_fu_364_p2_n_119,tmp_33_fu_364_p2_n_120,tmp_33_fu_364_p2_n_121,tmp_33_fu_364_p2_n_122,tmp_33_fu_364_p2_n_123,tmp_33_fu_364_p2_n_124,tmp_33_fu_364_p2_n_125,tmp_33_fu_364_p2_n_126,tmp_33_fu_364_p2_n_127,tmp_33_fu_364_p2_n_128,tmp_33_fu_364_p2_n_129,tmp_33_fu_364_p2_n_130,tmp_33_fu_364_p2_n_131,tmp_33_fu_364_p2_n_132,tmp_33_fu_364_p2_n_133,tmp_33_fu_364_p2_n_134,tmp_33_fu_364_p2_n_135,tmp_33_fu_364_p2_n_136,tmp_33_fu_364_p2_n_137,tmp_33_fu_364_p2_n_138,tmp_33_fu_364_p2_n_139,tmp_33_fu_364_p2_n_140,tmp_33_fu_364_p2_n_141,tmp_33_fu_364_p2_n_142,tmp_33_fu_364_p2_n_143,tmp_33_fu_364_p2_n_144,tmp_33_fu_364_p2_n_145,tmp_33_fu_364_p2_n_146,tmp_33_fu_364_p2_n_147,tmp_33_fu_364_p2_n_148,tmp_33_fu_364_p2_n_149,tmp_33_fu_364_p2_n_150,tmp_33_fu_364_p2_n_151,tmp_33_fu_364_p2_n_152,tmp_33_fu_364_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_33_fu_364_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_10__0
       (.I0(height1_reg_174_reg[11]),
        .I1(\phi_mul2_reg_151_reg_n_0_[11] ),
        .O(tmp_33_fu_364_p2_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_11__0
       (.I0(height1_reg_174_reg[10]),
        .I1(\phi_mul2_reg_151_reg_n_0_[10] ),
        .O(tmp_33_fu_364_p2_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_12__0
       (.I0(height1_reg_174_reg[9]),
        .I1(\phi_mul2_reg_151_reg_n_0_[9] ),
        .O(tmp_33_fu_364_p2_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_13__0
       (.I0(height1_reg_174_reg[8]),
        .I1(\phi_mul2_reg_151_reg_n_0_[8] ),
        .O(tmp_33_fu_364_p2_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_14__0
       (.I0(height1_reg_174_reg[7]),
        .I1(\phi_mul2_reg_151_reg_n_0_[7] ),
        .O(tmp_33_fu_364_p2_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_15__0
       (.I0(height1_reg_174_reg[6]),
        .I1(\phi_mul2_reg_151_reg_n_0_[6] ),
        .O(tmp_33_fu_364_p2_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_16__0
       (.I0(height1_reg_174_reg[5]),
        .I1(\phi_mul2_reg_151_reg_n_0_[5] ),
        .O(tmp_33_fu_364_p2_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_17__0
       (.I0(height1_reg_174_reg[4]),
        .I1(\phi_mul2_reg_151_reg_n_0_[4] ),
        .O(tmp_33_fu_364_p2_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_364_p2_i_18__0
       (.I0(height1_reg_174_reg[3]),
        .O(tmp_33_fu_364_p2_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_364_p2_i_19__0
       (.I0(height1_reg_174_reg[2]),
        .O(tmp_33_fu_364_p2_i_19__0_n_0));
  CARRY4 tmp_33_fu_364_p2_i_1__0
       (.CI(tmp_33_fu_364_p2_i_2__0_n_0),
        .CO(NLW_tmp_33_fu_364_p2_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_33_fu_364_p2_i_1__0_O_UNCONNECTED[3:1],tmp_60_fu_342_p2[16]}),
        .S({1'b0,1'b0,1'b0,\phi_mul2_reg_151_reg_n_0_[16] }));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_364_p2_i_20__0
       (.I0(height1_reg_174_reg[1]),
        .O(tmp_33_fu_364_p2_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_364_p2_i_21__0
       (.I0(height1_reg_174_reg[0]),
        .O(tmp_33_fu_364_p2_i_21__0_n_0));
  CARRY4 tmp_33_fu_364_p2_i_2__0
       (.CI(tmp_33_fu_364_p2_i_3__0_n_0),
        .CO({tmp_33_fu_364_p2_i_2__0_n_0,tmp_33_fu_364_p2_i_2__0_n_1,tmp_33_fu_364_p2_i_2__0_n_2,tmp_33_fu_364_p2_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[15:12]),
        .O(tmp_60_fu_342_p2[15:12]),
        .S({tmp_33_fu_364_p2_i_6__0_n_0,tmp_33_fu_364_p2_i_7__0_n_0,tmp_33_fu_364_p2_i_8__0_n_0,tmp_33_fu_364_p2_i_9__0_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_3__0
       (.CI(tmp_33_fu_364_p2_i_4__0_n_0),
        .CO({tmp_33_fu_364_p2_i_3__0_n_0,tmp_33_fu_364_p2_i_3__0_n_1,tmp_33_fu_364_p2_i_3__0_n_2,tmp_33_fu_364_p2_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[11:8]),
        .O(tmp_60_fu_342_p2[11:8]),
        .S({tmp_33_fu_364_p2_i_10__0_n_0,tmp_33_fu_364_p2_i_11__0_n_0,tmp_33_fu_364_p2_i_12__0_n_0,tmp_33_fu_364_p2_i_13__0_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_4__0
       (.CI(tmp_33_fu_364_p2_i_5__0_n_0),
        .CO({tmp_33_fu_364_p2_i_4__0_n_0,tmp_33_fu_364_p2_i_4__0_n_1,tmp_33_fu_364_p2_i_4__0_n_2,tmp_33_fu_364_p2_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[7:4]),
        .O(tmp_60_fu_342_p2[7:4]),
        .S({tmp_33_fu_364_p2_i_14__0_n_0,tmp_33_fu_364_p2_i_15__0_n_0,tmp_33_fu_364_p2_i_16__0_n_0,tmp_33_fu_364_p2_i_17__0_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_5__0
       (.CI(1'b0),
        .CO({tmp_33_fu_364_p2_i_5__0_n_0,tmp_33_fu_364_p2_i_5__0_n_1,tmp_33_fu_364_p2_i_5__0_n_2,tmp_33_fu_364_p2_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[3:0]),
        .O(tmp_60_fu_342_p2[3:0]),
        .S({tmp_33_fu_364_p2_i_18__0_n_0,tmp_33_fu_364_p2_i_19__0_n_0,tmp_33_fu_364_p2_i_20__0_n_0,tmp_33_fu_364_p2_i_21__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_6__0
       (.I0(height1_reg_174_reg[15]),
        .I1(\phi_mul2_reg_151_reg_n_0_[15] ),
        .O(tmp_33_fu_364_p2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_7__0
       (.I0(height1_reg_174_reg[14]),
        .I1(\phi_mul2_reg_151_reg_n_0_[14] ),
        .O(tmp_33_fu_364_p2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_8__0
       (.I0(height1_reg_174_reg[13]),
        .I1(\phi_mul2_reg_151_reg_n_0_[13] ),
        .O(tmp_33_fu_364_p2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_9__0
       (.I0(height1_reg_174_reg[12]),
        .I1(\phi_mul2_reg_151_reg_n_0_[12] ),
        .O(tmp_33_fu_364_p2_i_9__0_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_35_fu_319_p2
       (.A({next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10],next_mul3_reg_576[10:4],1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_35_fu_319_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_35_fu_319_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_313_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_35_fu_319_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_35_fu_319_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_128[15]_i_2__1_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_163010_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(width_reg_1630),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_35_fu_319_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_35_fu_319_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_35_fu_319_p2_P_UNCONNECTED[47:11],tmp_35_fu_319_p2_n_95,tmp_35_fu_319_p2_n_96,tmp_35_fu_319_p2_n_97,tmp_35_fu_319_p2_n_98,tmp_35_fu_319_p2_n_99,tmp_35_fu_319_p2_n_100,tmp_35_fu_319_p2_n_101,tmp_35_fu_319_p2_n_102,tmp_35_fu_319_p2_n_103,tmp_35_fu_319_p2_n_104,tmp_35_fu_319_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_35_fu_319_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_35_fu_319_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_35_fu_319_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul2_reg_151),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(width_reg_1630),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_35_fu_319_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_35_fu_319_p2_i_1__0
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .O(width_reg_163010_out));
  CARRY4 tmp_35_fu_319_p2_i_2__0
       (.CI(tmp_35_fu_319_p2_i_3__0_n_0),
        .CO({NLW_tmp_35_fu_319_p2_i_2__0_CO_UNCONNECTED[3:1],tmp_35_fu_319_p2_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_35_fu_319_p2_i_2__0_O_UNCONNECTED[3:2],width_1_fu_313_p2[10:9]}),
        .S({1'b0,1'b0,width_reg_163_reg[10:9]}));
  CARRY4 tmp_35_fu_319_p2_i_3__0
       (.CI(tmp_35_fu_319_p2_i_4__0_n_0),
        .CO({tmp_35_fu_319_p2_i_3__0_n_0,tmp_35_fu_319_p2_i_3__0_n_1,tmp_35_fu_319_p2_i_3__0_n_2,tmp_35_fu_319_p2_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[8:5]),
        .S(width_reg_163_reg[8:5]));
  CARRY4 tmp_35_fu_319_p2_i_4__0
       (.CI(1'b0),
        .CO({tmp_35_fu_319_p2_i_4__0_n_0,tmp_35_fu_319_p2_i_4__0_n_1,tmp_35_fu_319_p2_i_4__0_n_2,tmp_35_fu_319_p2_i_4__0_n_3}),
        .CYINIT(width_reg_163_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[4:1]),
        .S(width_reg_163_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_35_fu_319_p2_i_5__0
       (.I0(width_reg_163_reg[0]),
        .O(width_1_fu_313_p2[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_42_reg_672_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[10:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width6_reg_2150),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_42_reg_672_reg_P_UNCONNECTED[47:11],tmp_42_reg_672_reg_n_95,tmp_42_reg_672_reg_n_96,tmp_42_reg_672_reg_n_97,tmp_42_reg_672_reg_n_98,tmp_42_reg_672_reg_n_99,tmp_42_reg_672_reg_n_100,tmp_42_reg_672_reg_n_101,tmp_42_reg_672_reg_n_102,tmp_42_reg_672_reg_n_103,tmp_42_reg_672_reg_n_104,tmp_42_reg_672_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_42_reg_672_reg_i_1__1
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .O(width6_reg_2150));
  FDRE \tmp_43_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[0] ),
        .Q(tmp_43_reg_633_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[10] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[10] ),
        .Q(tmp_43_reg_633_reg__0__0[10]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[1] ),
        .Q(tmp_43_reg_633_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[2] ),
        .Q(tmp_43_reg_633_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[3] ),
        .Q(tmp_43_reg_633_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[4] ),
        .Q(tmp_43_reg_633_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[5] ),
        .Q(tmp_43_reg_633_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[6] ),
        .Q(tmp_43_reg_633_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[7] ),
        .Q(tmp_43_reg_633_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[8] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[8] ),
        .Q(tmp_43_reg_633_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[9] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[9] ),
        .Q(tmp_43_reg_633_reg__0__0[9]),
        .R(1'b0));
  FDSE \width3_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[0]),
        .Q(\width3_reg_186_reg_n_0_[0] ),
        .S(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[10]),
        .Q(\width3_reg_186_reg_n_0_[10] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[11]),
        .Q(\width3_reg_186_reg_n_0_[11] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[12]),
        .Q(\width3_reg_186_reg_n_0_[12] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[13]),
        .Q(\width3_reg_186_reg_n_0_[13] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[14]),
        .Q(\width3_reg_186_reg_n_0_[14] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[15]),
        .Q(\width3_reg_186_reg_n_0_[15] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[1]),
        .Q(\width3_reg_186_reg_n_0_[1] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[2]),
        .Q(\width3_reg_186_reg_n_0_[2] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[3]),
        .Q(\width3_reg_186_reg_n_0_[3] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[4]),
        .Q(\width3_reg_186_reg_n_0_[4] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[5]),
        .Q(\width3_reg_186_reg_n_0_[5] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[6]),
        .Q(\width3_reg_186_reg_n_0_[6] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[7]),
        .Q(\width3_reg_186_reg_n_0_[7] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[8]),
        .Q(\width3_reg_186_reg_n_0_[8] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[9]),
        .Q(\width3_reg_186_reg_n_0_[9] ),
        .R(ap_CS_fsm_state6));
  LUT4 #(
    .INIT(16'hF444)) 
    \width4_0_in_reg_197[0]_i_1__1 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(tmp_57_fu_438_p2),
        .I3(ap_CS_fsm_state9),
        .O(\width4_0_in_reg_197[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[0]_i_3__2 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_4__1 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[3]),
        .O(\width4_0_in_reg_197[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_5__1 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[2]),
        .O(\width4_0_in_reg_197[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_6__0 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[1]),
        .O(\width4_0_in_reg_197[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \width4_0_in_reg_197[0]_i_7__1 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_2__1 
       (.I0(width4_0_in_reg_197_reg[15]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_3__1 
       (.I0(width4_0_in_reg_197_reg[14]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_4__1 
       (.I0(width4_0_in_reg_197_reg[13]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_5__1 
       (.I0(width4_0_in_reg_197_reg[12]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_2__1 
       (.I0(width4_0_in_reg_197_reg[7]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_3__1 
       (.I0(width4_0_in_reg_197_reg[6]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_4__1 
       (.I0(width4_0_in_reg_197_reg[5]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_5__1 
       (.I0(width4_0_in_reg_197_reg[4]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_2__1 
       (.I0(width4_0_in_reg_197_reg[11]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_3__1 
       (.I0(width4_0_in_reg_197_reg[10]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_4__1 
       (.I0(width4_0_in_reg_197_reg[9]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_5__1 
       (.I0(width4_0_in_reg_197_reg[8]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_5__1_n_0 ));
  FDRE \width4_0_in_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__1_n_7 ),
        .Q(width4_0_in_reg_197_reg[0]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\width4_0_in_reg_197_reg[0]_i_2__1_n_0 ,\width4_0_in_reg_197_reg[0]_i_2__1_n_1 ,\width4_0_in_reg_197_reg[0]_i_2__1_n_2 ,\width4_0_in_reg_197_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\width4_0_in_reg_197[0]_i_3__2_n_0 }),
        .O({\width4_0_in_reg_197_reg[0]_i_2__1_n_4 ,\width4_0_in_reg_197_reg[0]_i_2__1_n_5 ,\width4_0_in_reg_197_reg[0]_i_2__1_n_6 ,\width4_0_in_reg_197_reg[0]_i_2__1_n_7 }),
        .S({\width4_0_in_reg_197[0]_i_4__1_n_0 ,\width4_0_in_reg_197[0]_i_5__1_n_0 ,\width4_0_in_reg_197[0]_i_6__0_n_0 ,\width4_0_in_reg_197[0]_i_7__1_n_0 }));
  FDRE \width4_0_in_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__1_n_5 ),
        .Q(width4_0_in_reg_197_reg[10]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__1_n_4 ),
        .Q(width4_0_in_reg_197_reg[11]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__1_n_7 ),
        .Q(width4_0_in_reg_197_reg[12]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[12]_i_1__1 
       (.CI(\width4_0_in_reg_197_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_width4_0_in_reg_197_reg[12]_i_1__1_CO_UNCONNECTED [3],\width4_0_in_reg_197_reg[12]_i_1__1_n_1 ,\width4_0_in_reg_197_reg[12]_i_1__1_n_2 ,\width4_0_in_reg_197_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[12]_i_1__1_n_4 ,\width4_0_in_reg_197_reg[12]_i_1__1_n_5 ,\width4_0_in_reg_197_reg[12]_i_1__1_n_6 ,\width4_0_in_reg_197_reg[12]_i_1__1_n_7 }),
        .S({\width4_0_in_reg_197[12]_i_2__1_n_0 ,\width4_0_in_reg_197[12]_i_3__1_n_0 ,\width4_0_in_reg_197[12]_i_4__1_n_0 ,\width4_0_in_reg_197[12]_i_5__1_n_0 }));
  FDRE \width4_0_in_reg_197_reg[13] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__1_n_6 ),
        .Q(width4_0_in_reg_197_reg[13]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[14] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__1_n_5 ),
        .Q(width4_0_in_reg_197_reg[14]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[15] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__1_n_4 ),
        .Q(width4_0_in_reg_197_reg[15]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__1_n_6 ),
        .Q(width4_0_in_reg_197_reg[1]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__1_n_5 ),
        .Q(width4_0_in_reg_197_reg[2]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__1_n_4 ),
        .Q(width4_0_in_reg_197_reg[3]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__1_n_7 ),
        .Q(width4_0_in_reg_197_reg[4]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[4]_i_1__1 
       (.CI(\width4_0_in_reg_197_reg[0]_i_2__1_n_0 ),
        .CO({\width4_0_in_reg_197_reg[4]_i_1__1_n_0 ,\width4_0_in_reg_197_reg[4]_i_1__1_n_1 ,\width4_0_in_reg_197_reg[4]_i_1__1_n_2 ,\width4_0_in_reg_197_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[4]_i_1__1_n_4 ,\width4_0_in_reg_197_reg[4]_i_1__1_n_5 ,\width4_0_in_reg_197_reg[4]_i_1__1_n_6 ,\width4_0_in_reg_197_reg[4]_i_1__1_n_7 }),
        .S({\width4_0_in_reg_197[4]_i_2__1_n_0 ,\width4_0_in_reg_197[4]_i_3__1_n_0 ,\width4_0_in_reg_197[4]_i_4__1_n_0 ,\width4_0_in_reg_197[4]_i_5__1_n_0 }));
  FDRE \width4_0_in_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__1_n_6 ),
        .Q(width4_0_in_reg_197_reg[5]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__1_n_5 ),
        .Q(width4_0_in_reg_197_reg[6]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__1_n_4 ),
        .Q(width4_0_in_reg_197_reg[7]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__1_n_7 ),
        .Q(width4_0_in_reg_197_reg[8]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[8]_i_1__1 
       (.CI(\width4_0_in_reg_197_reg[4]_i_1__1_n_0 ),
        .CO({\width4_0_in_reg_197_reg[8]_i_1__1_n_0 ,\width4_0_in_reg_197_reg[8]_i_1__1_n_1 ,\width4_0_in_reg_197_reg[8]_i_1__1_n_2 ,\width4_0_in_reg_197_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[8]_i_1__1_n_4 ,\width4_0_in_reg_197_reg[8]_i_1__1_n_5 ,\width4_0_in_reg_197_reg[8]_i_1__1_n_6 ,\width4_0_in_reg_197_reg[8]_i_1__1_n_7 }),
        .S({\width4_0_in_reg_197[8]_i_2__1_n_0 ,\width4_0_in_reg_197[8]_i_3__1_n_0 ,\width4_0_in_reg_197[8]_i_4__1_n_0 ,\width4_0_in_reg_197[8]_i_5__1_n_0 }));
  FDRE \width4_0_in_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__1_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__1_n_6 ),
        .Q(width4_0_in_reg_197_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \width6_reg_215[0]_i_1__1 
       (.I0(ap_CS_fsm_state11),
        .I1(tmp_46_fu_486_p2),
        .O(width6_reg_21509_out));
  LUT1 #(
    .INIT(2'h1)) 
    \width6_reg_215[0]_i_3__1 
       (.I0(width6_reg_215_reg[0]),
        .O(\width6_reg_215[0]_i_3__1_n_0 ));
  FDRE \width6_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__1_n_7 ),
        .Q(width6_reg_215_reg[0]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\width6_reg_215_reg[0]_i_2__1_n_0 ,\width6_reg_215_reg[0]_i_2__1_n_1 ,\width6_reg_215_reg[0]_i_2__1_n_2 ,\width6_reg_215_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width6_reg_215_reg[0]_i_2__1_n_4 ,\width6_reg_215_reg[0]_i_2__1_n_5 ,\width6_reg_215_reg[0]_i_2__1_n_6 ,\width6_reg_215_reg[0]_i_2__1_n_7 }),
        .S({width6_reg_215_reg[3:1],\width6_reg_215[0]_i_3__1_n_0 }));
  FDRE \width6_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__1_n_5 ),
        .Q(width6_reg_215_reg[10]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__1_n_4 ),
        .Q(width6_reg_215_reg[11]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__1_n_7 ),
        .Q(width6_reg_215_reg[12]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[12]_i_1__1 
       (.CI(\width6_reg_215_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_width6_reg_215_reg[12]_i_1__1_CO_UNCONNECTED [3],\width6_reg_215_reg[12]_i_1__1_n_1 ,\width6_reg_215_reg[12]_i_1__1_n_2 ,\width6_reg_215_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[12]_i_1__1_n_4 ,\width6_reg_215_reg[12]_i_1__1_n_5 ,\width6_reg_215_reg[12]_i_1__1_n_6 ,\width6_reg_215_reg[12]_i_1__1_n_7 }),
        .S(width6_reg_215_reg[15:12]));
  FDRE \width6_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__1_n_6 ),
        .Q(width6_reg_215_reg[13]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__1_n_5 ),
        .Q(width6_reg_215_reg[14]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__1_n_4 ),
        .Q(width6_reg_215_reg[15]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__1_n_6 ),
        .Q(width6_reg_215_reg[1]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__1_n_5 ),
        .Q(width6_reg_215_reg[2]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__1_n_4 ),
        .Q(width6_reg_215_reg[3]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__1_n_7 ),
        .Q(width6_reg_215_reg[4]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[4]_i_1__1 
       (.CI(\width6_reg_215_reg[0]_i_2__1_n_0 ),
        .CO({\width6_reg_215_reg[4]_i_1__1_n_0 ,\width6_reg_215_reg[4]_i_1__1_n_1 ,\width6_reg_215_reg[4]_i_1__1_n_2 ,\width6_reg_215_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[4]_i_1__1_n_4 ,\width6_reg_215_reg[4]_i_1__1_n_5 ,\width6_reg_215_reg[4]_i_1__1_n_6 ,\width6_reg_215_reg[4]_i_1__1_n_7 }),
        .S(width6_reg_215_reg[7:4]));
  FDRE \width6_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__1_n_6 ),
        .Q(width6_reg_215_reg[5]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__1_n_5 ),
        .Q(width6_reg_215_reg[6]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__1_n_4 ),
        .Q(width6_reg_215_reg[7]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__1_n_7 ),
        .Q(width6_reg_215_reg[8]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[8]_i_1__1 
       (.CI(\width6_reg_215_reg[4]_i_1__1_n_0 ),
        .CO({\width6_reg_215_reg[8]_i_1__1_n_0 ,\width6_reg_215_reg[8]_i_1__1_n_1 ,\width6_reg_215_reg[8]_i_1__1_n_2 ,\width6_reg_215_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[8]_i_1__1_n_4 ,\width6_reg_215_reg[8]_i_1__1_n_5 ,\width6_reg_215_reg[8]_i_1__1_n_6 ,\width6_reg_215_reg[8]_i_1__1_n_7 }),
        .S(width6_reg_215_reg[11:8]));
  FDRE \width6_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__1_n_6 ),
        .Q(width6_reg_215_reg[9]),
        .R(width6_reg_2150));
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_646[0]_i_1__1 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .O(width_3_fu_409_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \width_3_reg_646[15]_i_1__1 
       (.I0(input_r_ce0),
        .I1(tmp_44_fu_384_p2),
        .O(width_3_reg_6460));
  FDRE \width_3_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[0]),
        .Q(width_3_reg_646[0]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[10]),
        .Q(width_3_reg_646[10]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[11]),
        .Q(width_3_reg_646[11]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[12]),
        .Q(width_3_reg_646[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[12]_i_1__1 
       (.CI(\width_3_reg_646_reg[8]_i_1__1_n_0 ),
        .CO({\width_3_reg_646_reg[12]_i_1__1_n_0 ,\width_3_reg_646_reg[12]_i_1__1_n_1 ,\width_3_reg_646_reg[12]_i_1__1_n_2 ,\width_3_reg_646_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[12:9]),
        .S({\width3_reg_186_reg_n_0_[12] ,\width3_reg_186_reg_n_0_[11] ,\width3_reg_186_reg_n_0_[10] ,\width3_reg_186_reg_n_0_[9] }));
  FDRE \width_3_reg_646_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[13]),
        .Q(width_3_reg_646[13]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[14]),
        .Q(width_3_reg_646[14]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[15]),
        .Q(width_3_reg_646[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[15]_i_2__1 
       (.CI(\width_3_reg_646_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_width_3_reg_646_reg[15]_i_2__1_CO_UNCONNECTED [3:2],\width_3_reg_646_reg[15]_i_2__1_n_2 ,\width_3_reg_646_reg[15]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_646_reg[15]_i_2__1_O_UNCONNECTED [3],width_3_fu_409_p2[15:13]}),
        .S({1'b0,\width3_reg_186_reg_n_0_[15] ,\width3_reg_186_reg_n_0_[14] ,\width3_reg_186_reg_n_0_[13] }));
  FDRE \width_3_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[1]),
        .Q(width_3_reg_646[1]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[2]),
        .Q(width_3_reg_646[2]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[3]),
        .Q(width_3_reg_646[3]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[4]),
        .Q(width_3_reg_646[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\width_3_reg_646_reg[4]_i_1__1_n_0 ,\width_3_reg_646_reg[4]_i_1__1_n_1 ,\width_3_reg_646_reg[4]_i_1__1_n_2 ,\width_3_reg_646_reg[4]_i_1__1_n_3 }),
        .CYINIT(\width3_reg_186_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[4:1]),
        .S({\width3_reg_186_reg_n_0_[4] ,\width3_reg_186_reg_n_0_[3] ,\width3_reg_186_reg_n_0_[2] ,\width3_reg_186_reg_n_0_[1] }));
  FDRE \width_3_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[5]),
        .Q(width_3_reg_646[5]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[6]),
        .Q(width_3_reg_646[6]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[7]),
        .Q(width_3_reg_646[7]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[8]),
        .Q(width_3_reg_646[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[8]_i_1__1 
       (.CI(\width_3_reg_646_reg[4]_i_1__1_n_0 ),
        .CO({\width_3_reg_646_reg[8]_i_1__1_n_0 ,\width_3_reg_646_reg[8]_i_1__1_n_1 ,\width_3_reg_646_reg[8]_i_1__1_n_2 ,\width_3_reg_646_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[8:5]),
        .S({\width3_reg_186_reg_n_0_[8] ,\width3_reg_186_reg_n_0_[7] ,\width3_reg_186_reg_n_0_[6] ,\width3_reg_186_reg_n_0_[5] }));
  FDRE \width_3_reg_646_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[9]),
        .Q(width_3_reg_646[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_163[0]_i_2__1 
       (.I0(width_reg_163_reg[0]),
        .O(\width_reg_163[0]_i_2__1_n_0 ));
  FDRE \width_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__1_n_7 ),
        .Q(width_reg_163_reg[0]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\width_reg_163_reg[0]_i_1__1_n_0 ,\width_reg_163_reg[0]_i_1__1_n_1 ,\width_reg_163_reg[0]_i_1__1_n_2 ,\width_reg_163_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_163_reg[0]_i_1__1_n_4 ,\width_reg_163_reg[0]_i_1__1_n_5 ,\width_reg_163_reg[0]_i_1__1_n_6 ,\width_reg_163_reg[0]_i_1__1_n_7 }),
        .S({width_reg_163_reg[3:1],\width_reg_163[0]_i_2__1_n_0 }));
  FDRE \width_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__1_n_5 ),
        .Q(width_reg_163_reg[10]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__1_n_4 ),
        .Q(width_reg_163_reg[11]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__1_n_7 ),
        .Q(width_reg_163_reg[12]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[12]_i_1__1 
       (.CI(\width_reg_163_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_width_reg_163_reg[12]_i_1__1_CO_UNCONNECTED [3],\width_reg_163_reg[12]_i_1__1_n_1 ,\width_reg_163_reg[12]_i_1__1_n_2 ,\width_reg_163_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[12]_i_1__1_n_4 ,\width_reg_163_reg[12]_i_1__1_n_5 ,\width_reg_163_reg[12]_i_1__1_n_6 ,\width_reg_163_reg[12]_i_1__1_n_7 }),
        .S(width_reg_163_reg[15:12]));
  FDRE \width_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__1_n_6 ),
        .Q(width_reg_163_reg[13]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__1_n_5 ),
        .Q(width_reg_163_reg[14]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__1_n_4 ),
        .Q(width_reg_163_reg[15]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__1_n_6 ),
        .Q(width_reg_163_reg[1]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__1_n_5 ),
        .Q(width_reg_163_reg[2]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__1_n_4 ),
        .Q(width_reg_163_reg[3]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__1_n_7 ),
        .Q(width_reg_163_reg[4]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[4]_i_1__1 
       (.CI(\width_reg_163_reg[0]_i_1__1_n_0 ),
        .CO({\width_reg_163_reg[4]_i_1__1_n_0 ,\width_reg_163_reg[4]_i_1__1_n_1 ,\width_reg_163_reg[4]_i_1__1_n_2 ,\width_reg_163_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[4]_i_1__1_n_4 ,\width_reg_163_reg[4]_i_1__1_n_5 ,\width_reg_163_reg[4]_i_1__1_n_6 ,\width_reg_163_reg[4]_i_1__1_n_7 }),
        .S(width_reg_163_reg[7:4]));
  FDRE \width_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__1_n_6 ),
        .Q(width_reg_163_reg[5]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__1_n_5 ),
        .Q(width_reg_163_reg[6]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__1_n_4 ),
        .Q(width_reg_163_reg[7]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__1_n_7 ),
        .Q(width_reg_163_reg[8]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[8]_i_1__1 
       (.CI(\width_reg_163_reg[4]_i_1__1_n_0 ),
        .CO({\width_reg_163_reg[8]_i_1__1_n_0 ,\width_reg_163_reg[8]_i_1__1_n_1 ,\width_reg_163_reg[8]_i_1__1_n_2 ,\width_reg_163_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[8]_i_1__1_n_4 ,\width_reg_163_reg[8]_i_1__1_n_5 ,\width_reg_163_reg[8]_i_1__1_n_6 ,\width_reg_163_reg[8]_i_1__1_n_7 }),
        .S(width_reg_163_reg[11:8]));
  FDRE \width_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__1_n_6 ),
        .Q(width_reg_163_reg[9]),
        .R(width_reg_1630));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16_2" *) 
module design_1_network_0_0_padding2d_fix16_2
   (Padding2D_2_array_ce0,
    WEA,
    D,
    input_r_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    DIADI,
    grp_padding2d_fix16_2_fu_613_output_r_address0,
    input_r_address0,
    Q,
    ram_reg,
    grp_padding2d_fix16_2_fu_613_ap_start_reg,
    ram_reg_0,
    ap_clk,
    SR);
  output Padding2D_2_array_ce0;
  output [0:0]WEA;
  output [1:0]D;
  output input_r_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [15:0]DIADI;
  output [9:0]grp_padding2d_fix16_2_fu_613_output_r_address0;
  output [8:0]input_r_address0;
  input [1:0]Q;
  input ram_reg;
  input grp_padding2d_fix16_2_fu_613_ap_start_reg;
  input [15:0]ram_reg_0;
  input ap_clk;
  input [0:0]SR;

  wire [15:0]A;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire Padding2D_2_array_ce0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[10]_i_10__2_n_0 ;
  wire \ap_CS_fsm[10]_i_11__0_n_0 ;
  wire \ap_CS_fsm[10]_i_12__0_n_0 ;
  wire \ap_CS_fsm[10]_i_13__0_n_0 ;
  wire \ap_CS_fsm[10]_i_4__2_n_0 ;
  wire \ap_CS_fsm[10]_i_5__2_n_0 ;
  wire \ap_CS_fsm[10]_i_6__2_n_0 ;
  wire \ap_CS_fsm[10]_i_7__2_n_0 ;
  wire \ap_CS_fsm[10]_i_8_n_0 ;
  wire \ap_CS_fsm[10]_i_9__2_n_0 ;
  wire \ap_CS_fsm[2]_i_4__7_n_0 ;
  wire \ap_CS_fsm[2]_i_5__7_n_0 ;
  wire \ap_CS_fsm[2]_i_6__7_n_0 ;
  wire \ap_CS_fsm[2]_i_7__7_n_0 ;
  wire \ap_CS_fsm[2]_i_8__5_n_0 ;
  wire \ap_CS_fsm[2]_i_9__7_n_0 ;
  wire \ap_CS_fsm[3]_i_10__2_n_0 ;
  wire \ap_CS_fsm[3]_i_11__0_n_0 ;
  wire \ap_CS_fsm[3]_i_12__0_n_0 ;
  wire \ap_CS_fsm[3]_i_13__0_n_0 ;
  wire \ap_CS_fsm[3]_i_4__7_n_0 ;
  wire \ap_CS_fsm[3]_i_5__3_n_0 ;
  wire \ap_CS_fsm[3]_i_6__3_n_0 ;
  wire \ap_CS_fsm[3]_i_7__3_n_0 ;
  wire \ap_CS_fsm[3]_i_8__0_n_0 ;
  wire \ap_CS_fsm[3]_i_9__6_n_0 ;
  wire \ap_CS_fsm[4]_i_1__13_n_0 ;
  wire \ap_CS_fsm[7]_i_1__8_n_0 ;
  wire \ap_CS_fsm[8]_i_10__2_n_0 ;
  wire \ap_CS_fsm[8]_i_11__2_n_0 ;
  wire \ap_CS_fsm[8]_i_12__2_n_0 ;
  wire \ap_CS_fsm[8]_i_13_n_0 ;
  wire \ap_CS_fsm[8]_i_14__2_n_0 ;
  wire \ap_CS_fsm[8]_i_15__2_n_0 ;
  wire \ap_CS_fsm[8]_i_16__2_n_0 ;
  wire \ap_CS_fsm[8]_i_17__2_n_0 ;
  wire \ap_CS_fsm[8]_i_18_n_0 ;
  wire \ap_CS_fsm[8]_i_19__2_n_0 ;
  wire \ap_CS_fsm[8]_i_20__2_n_0 ;
  wire \ap_CS_fsm[8]_i_21__2_n_0 ;
  wire \ap_CS_fsm[8]_i_22__2_n_0 ;
  wire \ap_CS_fsm[8]_i_23__0_n_0 ;
  wire \ap_CS_fsm[8]_i_5__2_n_0 ;
  wire \ap_CS_fsm[8]_i_6__2_n_0 ;
  wire \ap_CS_fsm[8]_i_7__2_n_0 ;
  wire \ap_CS_fsm[8]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[10]_i_2__2_n_1 ;
  wire \ap_CS_fsm_reg[10]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[10]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[10]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[10]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[10]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[10]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2__3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_24__1_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_24__1_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_25_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_25_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_25_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_25_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_26_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_26_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_26_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_26_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_4__2_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_4__2_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_4__2_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_4__2_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_8_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire [9:0]data0;
  wire [9:0]data1;
  wire [9:0]data2;
  wire [15:0]depth_1_fu_289_p2;
  wire [15:0]depth_1_reg_589;
  wire \depth_1_reg_589_reg[12]_i_1__2_n_0 ;
  wire \depth_1_reg_589_reg[12]_i_1__2_n_1 ;
  wire \depth_1_reg_589_reg[12]_i_1__2_n_2 ;
  wire \depth_1_reg_589_reg[12]_i_1__2_n_3 ;
  wire \depth_1_reg_589_reg[15]_i_1__2_n_2 ;
  wire \depth_1_reg_589_reg[15]_i_1__2_n_3 ;
  wire \depth_1_reg_589_reg[4]_i_1__2_n_0 ;
  wire \depth_1_reg_589_reg[4]_i_1__2_n_1 ;
  wire \depth_1_reg_589_reg[4]_i_1__2_n_2 ;
  wire \depth_1_reg_589_reg[4]_i_1__2_n_3 ;
  wire \depth_1_reg_589_reg[8]_i_1__2_n_0 ;
  wire \depth_1_reg_589_reg[8]_i_1__2_n_1 ;
  wire \depth_1_reg_589_reg[8]_i_1__2_n_2 ;
  wire \depth_1_reg_589_reg[8]_i_1__2_n_3 ;
  wire [15:0]depth_reg_128;
  wire \depth_reg_128[15]_i_2__2_n_0 ;
  wire exitcond2_fu_284_p2;
  wire grp_padding2d_fix16_2_fu_613_ap_start_reg;
  wire [9:0]grp_padding2d_fix16_2_fu_613_output_r_address0;
  wire \height1_reg_174[0]_i_4__2_n_0 ;
  wire [15:0]height1_reg_174_reg;
  wire \height1_reg_174_reg[0]_i_3__2_n_0 ;
  wire \height1_reg_174_reg[0]_i_3__2_n_1 ;
  wire \height1_reg_174_reg[0]_i_3__2_n_2 ;
  wire \height1_reg_174_reg[0]_i_3__2_n_3 ;
  wire \height1_reg_174_reg[0]_i_3__2_n_4 ;
  wire \height1_reg_174_reg[0]_i_3__2_n_5 ;
  wire \height1_reg_174_reg[0]_i_3__2_n_6 ;
  wire \height1_reg_174_reg[0]_i_3__2_n_7 ;
  wire \height1_reg_174_reg[12]_i_1__2_n_1 ;
  wire \height1_reg_174_reg[12]_i_1__2_n_2 ;
  wire \height1_reg_174_reg[12]_i_1__2_n_3 ;
  wire \height1_reg_174_reg[12]_i_1__2_n_4 ;
  wire \height1_reg_174_reg[12]_i_1__2_n_5 ;
  wire \height1_reg_174_reg[12]_i_1__2_n_6 ;
  wire \height1_reg_174_reg[12]_i_1__2_n_7 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_0 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_1 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_2 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_3 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_4 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_5 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_6 ;
  wire \height1_reg_174_reg[4]_i_1__2_n_7 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_0 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_1 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_2 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_3 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_4 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_5 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_6 ;
  wire \height1_reg_174_reg[8]_i_1__2_n_7 ;
  wire [15:0]height5_0_in_reg_206;
  wire \height5_0_in_reg_206[0]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[10]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[11]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[12]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[13]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[14]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_10_n_0 ;
  wire \height5_0_in_reg_206[15]_i_11__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_12__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_13__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_14_n_0 ;
  wire \height5_0_in_reg_206[15]_i_15__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_16__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_17__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_18__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_19_n_0 ;
  wire \height5_0_in_reg_206[15]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_20__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_21__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_22__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_23__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_24__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_2__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_6__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_7__2_n_0 ;
  wire \height5_0_in_reg_206[15]_i_8__2_n_0 ;
  wire \height5_0_in_reg_206[1]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[2]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[3]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[4]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[5]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[6]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[7]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[8]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206[9]_i_1__2_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__2_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__2_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_4__2_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_4__2_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_4__2_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__2_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__2_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__2_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__2_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_9_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_9_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_9_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_9_n_3 ;
  wire [15:0]height_2_reg_664;
  wire \height_2_reg_664_reg[12]_i_1__1_n_0 ;
  wire \height_2_reg_664_reg[12]_i_1__1_n_1 ;
  wire \height_2_reg_664_reg[12]_i_1__1_n_2 ;
  wire \height_2_reg_664_reg[12]_i_1__1_n_3 ;
  wire \height_2_reg_664_reg[15]_i_1__1_n_2 ;
  wire \height_2_reg_664_reg[15]_i_1__1_n_3 ;
  wire \height_2_reg_664_reg[4]_i_1__1_n_0 ;
  wire \height_2_reg_664_reg[4]_i_1__1_n_1 ;
  wire \height_2_reg_664_reg[4]_i_1__1_n_2 ;
  wire \height_2_reg_664_reg[4]_i_1__1_n_3 ;
  wire \height_2_reg_664_reg[8]_i_1__1_n_0 ;
  wire \height_2_reg_664_reg[8]_i_1__1_n_1 ;
  wire \height_2_reg_664_reg[8]_i_1__1_n_2 ;
  wire \height_2_reg_664_reg[8]_i_1__1_n_3 ;
  wire [8:0]input_r_address0;
  wire input_r_ce0;
  wire [16:0]next_mul3_fu_274_p2;
  wire [16:0]next_mul3_reg_576;
  wire \next_mul3_reg_576[4]_i_2_n_0 ;
  wire \next_mul3_reg_576_reg[12]_i_1__1_n_0 ;
  wire \next_mul3_reg_576_reg[12]_i_1__1_n_1 ;
  wire \next_mul3_reg_576_reg[12]_i_1__1_n_2 ;
  wire \next_mul3_reg_576_reg[12]_i_1__1_n_3 ;
  wire \next_mul3_reg_576_reg[16]_i_1__2_n_1 ;
  wire \next_mul3_reg_576_reg[16]_i_1__2_n_2 ;
  wire \next_mul3_reg_576_reg[16]_i_1__2_n_3 ;
  wire \next_mul3_reg_576_reg[4]_i_1_n_0 ;
  wire \next_mul3_reg_576_reg[4]_i_1_n_1 ;
  wire \next_mul3_reg_576_reg[4]_i_1_n_2 ;
  wire \next_mul3_reg_576_reg[4]_i_1_n_3 ;
  wire \next_mul3_reg_576_reg[8]_i_1__1_n_0 ;
  wire \next_mul3_reg_576_reg[8]_i_1__1_n_1 ;
  wire \next_mul3_reg_576_reg[8]_i_1__1_n_2 ;
  wire \next_mul3_reg_576_reg[8]_i_1__1_n_3 ;
  wire [8:0]next_mul_fu_279_p2;
  wire [8:0]next_mul_reg_581;
  wire \next_mul_reg_581[4]_i_2_n_0 ;
  wire \next_mul_reg_581[4]_i_3_n_0 ;
  wire \next_mul_reg_581_reg[4]_i_1_n_0 ;
  wire \next_mul_reg_581_reg[4]_i_1_n_1 ;
  wire \next_mul_reg_581_reg[4]_i_1_n_2 ;
  wire \next_mul_reg_581_reg[4]_i_1_n_3 ;
  wire \next_mul_reg_581_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_581_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_581_reg[8]_i_1_n_3 ;
  wire [15:1]p_0_in;
  wire phi_mul2_reg_151;
  wire \phi_mul2_reg_151_reg_n_0_[0] ;
  wire \phi_mul2_reg_151_reg_n_0_[10] ;
  wire \phi_mul2_reg_151_reg_n_0_[11] ;
  wire \phi_mul2_reg_151_reg_n_0_[12] ;
  wire \phi_mul2_reg_151_reg_n_0_[13] ;
  wire \phi_mul2_reg_151_reg_n_0_[14] ;
  wire \phi_mul2_reg_151_reg_n_0_[15] ;
  wire \phi_mul2_reg_151_reg_n_0_[16] ;
  wire \phi_mul2_reg_151_reg_n_0_[1] ;
  wire \phi_mul2_reg_151_reg_n_0_[2] ;
  wire \phi_mul2_reg_151_reg_n_0_[3] ;
  wire \phi_mul2_reg_151_reg_n_0_[4] ;
  wire \phi_mul2_reg_151_reg_n_0_[5] ;
  wire \phi_mul2_reg_151_reg_n_0_[6] ;
  wire \phi_mul2_reg_151_reg_n_0_[7] ;
  wire \phi_mul2_reg_151_reg_n_0_[8] ;
  wire \phi_mul2_reg_151_reg_n_0_[9] ;
  wire [8:0]phi_mul_reg_139;
  wire ram_reg;
  wire [15:0]ram_reg_0;
  wire ram_reg_i_107__0_n_3;
  wire ram_reg_i_108__1_n_0;
  wire ram_reg_i_109__1_n_0;
  wire ram_reg_i_110__1_n_0;
  wire ram_reg_i_111__1_n_0;
  wire ram_reg_i_112__1_n_0;
  wire ram_reg_i_121__0_n_0;
  wire ram_reg_i_121__0_n_1;
  wire ram_reg_i_121__0_n_2;
  wire ram_reg_i_121__0_n_3;
  wire ram_reg_i_122__0_n_0;
  wire ram_reg_i_123__0_n_0;
  wire ram_reg_i_124__0_n_0;
  wire ram_reg_i_125__1_n_0;
  wire ram_reg_i_126__1_n_0;
  wire ram_reg_i_127__1_n_0;
  wire ram_reg_i_128__1_n_0;
  wire ram_reg_i_129__1_n_0;
  wire ram_reg_i_130__1_n_0;
  wire ram_reg_i_131__1_n_0;
  wire ram_reg_i_132__1_n_0;
  wire ram_reg_i_133__0_n_0;
  wire ram_reg_i_142__0_n_0;
  wire ram_reg_i_142__0_n_1;
  wire ram_reg_i_142__0_n_2;
  wire ram_reg_i_142__0_n_3;
  wire ram_reg_i_143__0_n_0;
  wire ram_reg_i_144__0_n_0;
  wire ram_reg_i_145__0_n_0;
  wire ram_reg_i_146__1_n_0;
  wire ram_reg_i_147__0_n_0;
  wire ram_reg_i_148__0_n_0;
  wire ram_reg_i_149__0_n_0;
  wire ram_reg_i_14__6_n_0;
  wire ram_reg_i_14__6_n_1;
  wire ram_reg_i_14__6_n_2;
  wire ram_reg_i_14__6_n_3;
  wire ram_reg_i_150__0_n_0;
  wire ram_reg_i_151__0_n_0;
  wire ram_reg_i_152__0_n_0;
  wire ram_reg_i_153__0_n_0;
  wire ram_reg_i_156__0_n_0;
  wire ram_reg_i_157__0_n_0;
  wire ram_reg_i_158_n_0;
  wire ram_reg_i_159__0_n_0;
  wire ram_reg_i_15__6_n_0;
  wire ram_reg_i_15__6_n_1;
  wire ram_reg_i_15__6_n_2;
  wire ram_reg_i_15__6_n_3;
  wire ram_reg_i_160__0_n_0;
  wire ram_reg_i_161__0_n_0;
  wire ram_reg_i_162__0_n_0;
  wire ram_reg_i_162__0_n_1;
  wire ram_reg_i_162__0_n_2;
  wire ram_reg_i_162__0_n_3;
  wire ram_reg_i_163__0_n_0;
  wire ram_reg_i_164__0_n_0;
  wire ram_reg_i_165__0_n_0;
  wire ram_reg_i_166__0_n_0;
  wire ram_reg_i_17__7_n_0;
  wire ram_reg_i_18__6_n_0;
  wire ram_reg_i_19__5_n_0;
  wire ram_reg_i_20__5_n_0;
  wire ram_reg_i_21__5_n_0;
  wire ram_reg_i_22__7_n_0;
  wire ram_reg_i_23__6_n_0;
  wire ram_reg_i_24__6_n_0;
  wire ram_reg_i_25__5_n_0;
  wire ram_reg_i_26__2_n_0;
  wire ram_reg_i_27__1_n_0;
  wire ram_reg_i_28__1_n_0;
  wire ram_reg_i_29__1_n_0;
  wire ram_reg_i_30__4_n_0;
  wire ram_reg_i_31__5_n_0;
  wire ram_reg_i_32__2_n_0;
  wire ram_reg_i_33__2_n_0;
  wire ram_reg_i_40_n_0;
  wire ram_reg_i_67__2_n_0;
  wire ram_reg_i_68__2_n_3;
  wire ram_reg_i_69__2_n_3;
  wire ram_reg_i_70__3_n_0;
  wire ram_reg_i_72__2_n_0;
  wire ram_reg_i_73__2_n_0;
  wire ram_reg_i_73__2_n_1;
  wire ram_reg_i_73__2_n_2;
  wire ram_reg_i_73__2_n_3;
  wire ram_reg_i_74__2_n_0;
  wire ram_reg_i_74__2_n_1;
  wire ram_reg_i_74__2_n_2;
  wire ram_reg_i_74__2_n_3;
  wire ram_reg_i_75__2_n_0;
  wire ram_reg_i_76__2_n_0;
  wire ram_reg_i_77__2_n_0;
  wire ram_reg_i_79__1_n_0;
  wire ram_reg_i_80__1_n_0;
  wire ram_reg_i_80__1_n_1;
  wire ram_reg_i_80__1_n_2;
  wire ram_reg_i_80__1_n_3;
  wire ram_reg_i_81__1_n_0;
  wire ram_reg_i_81__1_n_1;
  wire ram_reg_i_81__1_n_2;
  wire ram_reg_i_81__1_n_3;
  wire ram_reg_i_82__0_n_0;
  wire ram_reg_i_83__1_n_0;
  wire ram_reg_i_84__1_n_0;
  wire [8:1]tmp2_cast_fu_354_p1;
  wire tmp3_reg_628_reg_i_10__2_n_0;
  wire tmp3_reg_628_reg_i_11__2_n_0;
  wire tmp3_reg_628_reg_i_12__2_n_0;
  wire tmp3_reg_628_reg_i_13__2_n_0;
  wire tmp3_reg_628_reg_i_14__2_n_0;
  wire tmp3_reg_628_reg_i_15__2_n_0;
  wire tmp3_reg_628_reg_i_16__2_n_0;
  wire tmp3_reg_628_reg_i_17__2_n_0;
  wire tmp3_reg_628_reg_i_18__1_n_0;
  wire tmp3_reg_628_reg_i_19__1_n_0;
  wire tmp3_reg_628_reg_i_20__2_n_0;
  wire tmp3_reg_628_reg_i_21__2_n_0;
  wire tmp3_reg_628_reg_i_22__1_n_0;
  wire tmp3_reg_628_reg_i_23__2_n_0;
  wire tmp3_reg_628_reg_i_2__2_n_7;
  wire tmp3_reg_628_reg_i_3__2_n_0;
  wire tmp3_reg_628_reg_i_3__2_n_1;
  wire tmp3_reg_628_reg_i_3__2_n_2;
  wire tmp3_reg_628_reg_i_3__2_n_3;
  wire tmp3_reg_628_reg_i_3__2_n_4;
  wire tmp3_reg_628_reg_i_3__2_n_5;
  wire tmp3_reg_628_reg_i_3__2_n_6;
  wire tmp3_reg_628_reg_i_3__2_n_7;
  wire tmp3_reg_628_reg_i_4__2_n_0;
  wire tmp3_reg_628_reg_i_4__2_n_1;
  wire tmp3_reg_628_reg_i_4__2_n_2;
  wire tmp3_reg_628_reg_i_4__2_n_3;
  wire tmp3_reg_628_reg_i_4__2_n_4;
  wire tmp3_reg_628_reg_i_4__2_n_5;
  wire tmp3_reg_628_reg_i_4__2_n_6;
  wire tmp3_reg_628_reg_i_4__2_n_7;
  wire tmp3_reg_628_reg_i_5__2_n_0;
  wire tmp3_reg_628_reg_i_6__2_n_1;
  wire tmp3_reg_628_reg_i_6__2_n_2;
  wire tmp3_reg_628_reg_i_6__2_n_3;
  wire tmp3_reg_628_reg_i_7__2_n_0;
  wire tmp3_reg_628_reg_i_7__2_n_1;
  wire tmp3_reg_628_reg_i_7__2_n_2;
  wire tmp3_reg_628_reg_i_7__2_n_3;
  wire tmp3_reg_628_reg_i_8__2_n_0;
  wire tmp3_reg_628_reg_i_9__2_n_0;
  wire tmp3_reg_628_reg_n_100;
  wire tmp3_reg_628_reg_n_101;
  wire tmp3_reg_628_reg_n_102;
  wire tmp3_reg_628_reg_n_103;
  wire tmp3_reg_628_reg_n_104;
  wire tmp3_reg_628_reg_n_105;
  wire tmp3_reg_628_reg_n_97;
  wire tmp3_reg_628_reg_n_98;
  wire tmp3_reg_628_reg_n_99;
  wire tmp_24_reg_594_reg_n_100;
  wire tmp_24_reg_594_reg_n_101;
  wire tmp_24_reg_594_reg_n_102;
  wire tmp_24_reg_594_reg_n_103;
  wire tmp_24_reg_594_reg_n_104;
  wire tmp_24_reg_594_reg_n_105;
  wire tmp_24_reg_594_reg_n_96;
  wire tmp_24_reg_594_reg_n_97;
  wire tmp_24_reg_594_reg_n_98;
  wire tmp_24_reg_594_reg_n_99;
  wire tmp_29_fu_337_p2;
  wire tmp_31_fu_308_p2;
  wire tmp_33_fu_364_p2_i_10__1_n_0;
  wire tmp_33_fu_364_p2_i_11__1_n_0;
  wire tmp_33_fu_364_p2_i_12__1_n_0;
  wire tmp_33_fu_364_p2_i_13__1_n_0;
  wire tmp_33_fu_364_p2_i_14__1_n_0;
  wire tmp_33_fu_364_p2_i_15__1_n_0;
  wire tmp_33_fu_364_p2_i_16__1_n_0;
  wire tmp_33_fu_364_p2_i_17__1_n_0;
  wire tmp_33_fu_364_p2_i_18__1_n_0;
  wire tmp_33_fu_364_p2_i_19__1_n_0;
  wire tmp_33_fu_364_p2_i_20__1_n_0;
  wire tmp_33_fu_364_p2_i_21__1_n_0;
  wire tmp_33_fu_364_p2_i_2__1_n_0;
  wire tmp_33_fu_364_p2_i_2__1_n_1;
  wire tmp_33_fu_364_p2_i_2__1_n_2;
  wire tmp_33_fu_364_p2_i_2__1_n_3;
  wire tmp_33_fu_364_p2_i_3__1_n_0;
  wire tmp_33_fu_364_p2_i_3__1_n_1;
  wire tmp_33_fu_364_p2_i_3__1_n_2;
  wire tmp_33_fu_364_p2_i_3__1_n_3;
  wire tmp_33_fu_364_p2_i_4__1_n_0;
  wire tmp_33_fu_364_p2_i_4__1_n_1;
  wire tmp_33_fu_364_p2_i_4__1_n_2;
  wire tmp_33_fu_364_p2_i_4__1_n_3;
  wire tmp_33_fu_364_p2_i_5__1_n_0;
  wire tmp_33_fu_364_p2_i_5__1_n_1;
  wire tmp_33_fu_364_p2_i_5__1_n_2;
  wire tmp_33_fu_364_p2_i_5__1_n_3;
  wire tmp_33_fu_364_p2_i_6__1_n_0;
  wire tmp_33_fu_364_p2_i_7__1_n_0;
  wire tmp_33_fu_364_p2_i_8__1_n_0;
  wire tmp_33_fu_364_p2_i_9__1_n_0;
  wire tmp_33_fu_364_p2_n_106;
  wire tmp_33_fu_364_p2_n_107;
  wire tmp_33_fu_364_p2_n_108;
  wire tmp_33_fu_364_p2_n_109;
  wire tmp_33_fu_364_p2_n_110;
  wire tmp_33_fu_364_p2_n_111;
  wire tmp_33_fu_364_p2_n_112;
  wire tmp_33_fu_364_p2_n_113;
  wire tmp_33_fu_364_p2_n_114;
  wire tmp_33_fu_364_p2_n_115;
  wire tmp_33_fu_364_p2_n_116;
  wire tmp_33_fu_364_p2_n_117;
  wire tmp_33_fu_364_p2_n_118;
  wire tmp_33_fu_364_p2_n_119;
  wire tmp_33_fu_364_p2_n_120;
  wire tmp_33_fu_364_p2_n_121;
  wire tmp_33_fu_364_p2_n_122;
  wire tmp_33_fu_364_p2_n_123;
  wire tmp_33_fu_364_p2_n_124;
  wire tmp_33_fu_364_p2_n_125;
  wire tmp_33_fu_364_p2_n_126;
  wire tmp_33_fu_364_p2_n_127;
  wire tmp_33_fu_364_p2_n_128;
  wire tmp_33_fu_364_p2_n_129;
  wire tmp_33_fu_364_p2_n_130;
  wire tmp_33_fu_364_p2_n_131;
  wire tmp_33_fu_364_p2_n_132;
  wire tmp_33_fu_364_p2_n_133;
  wire tmp_33_fu_364_p2_n_134;
  wire tmp_33_fu_364_p2_n_135;
  wire tmp_33_fu_364_p2_n_136;
  wire tmp_33_fu_364_p2_n_137;
  wire tmp_33_fu_364_p2_n_138;
  wire tmp_33_fu_364_p2_n_139;
  wire tmp_33_fu_364_p2_n_140;
  wire tmp_33_fu_364_p2_n_141;
  wire tmp_33_fu_364_p2_n_142;
  wire tmp_33_fu_364_p2_n_143;
  wire tmp_33_fu_364_p2_n_144;
  wire tmp_33_fu_364_p2_n_145;
  wire tmp_33_fu_364_p2_n_146;
  wire tmp_33_fu_364_p2_n_147;
  wire tmp_33_fu_364_p2_n_148;
  wire tmp_33_fu_364_p2_n_149;
  wire tmp_33_fu_364_p2_n_150;
  wire tmp_33_fu_364_p2_n_151;
  wire tmp_33_fu_364_p2_n_152;
  wire tmp_33_fu_364_p2_n_153;
  wire tmp_33_fu_364_p2_n_58;
  wire tmp_33_fu_364_p2_n_59;
  wire tmp_33_fu_364_p2_n_60;
  wire tmp_33_fu_364_p2_n_61;
  wire tmp_33_fu_364_p2_n_62;
  wire tmp_33_fu_364_p2_n_63;
  wire tmp_33_fu_364_p2_n_64;
  wire tmp_33_fu_364_p2_n_65;
  wire tmp_33_fu_364_p2_n_66;
  wire tmp_33_fu_364_p2_n_67;
  wire tmp_33_fu_364_p2_n_68;
  wire tmp_33_fu_364_p2_n_69;
  wire tmp_33_fu_364_p2_n_70;
  wire tmp_33_fu_364_p2_n_71;
  wire tmp_33_fu_364_p2_n_72;
  wire tmp_33_fu_364_p2_n_73;
  wire tmp_33_fu_364_p2_n_74;
  wire tmp_33_fu_364_p2_n_75;
  wire tmp_33_fu_364_p2_n_76;
  wire tmp_33_fu_364_p2_n_77;
  wire tmp_33_fu_364_p2_n_78;
  wire tmp_33_fu_364_p2_n_79;
  wire tmp_33_fu_364_p2_n_80;
  wire tmp_33_fu_364_p2_n_81;
  wire tmp_33_fu_364_p2_n_82;
  wire tmp_33_fu_364_p2_n_83;
  wire tmp_33_fu_364_p2_n_84;
  wire tmp_33_fu_364_p2_n_85;
  wire tmp_33_fu_364_p2_n_86;
  wire tmp_33_fu_364_p2_n_87;
  wire tmp_33_fu_364_p2_n_88;
  wire tmp_33_fu_364_p2_n_89;
  wire tmp_33_fu_364_p2_n_90;
  wire tmp_33_fu_364_p2_n_91;
  wire tmp_33_fu_364_p2_n_92;
  wire tmp_33_fu_364_p2_n_93;
  wire tmp_33_fu_364_p2_n_94;
  wire tmp_33_fu_364_p2_n_95;
  wire [9:0]tmp_33_reg_621;
  wire tmp_35_fu_319_p2_i_3__1_n_0;
  wire tmp_35_fu_319_p2_i_3__1_n_1;
  wire tmp_35_fu_319_p2_i_3__1_n_2;
  wire tmp_35_fu_319_p2_i_3__1_n_3;
  wire tmp_35_fu_319_p2_i_4__1_n_0;
  wire tmp_35_fu_319_p2_i_4__1_n_1;
  wire tmp_35_fu_319_p2_i_4__1_n_2;
  wire tmp_35_fu_319_p2_i_4__1_n_3;
  wire tmp_35_fu_319_p2_n_100;
  wire tmp_35_fu_319_p2_n_101;
  wire tmp_35_fu_319_p2_n_102;
  wire tmp_35_fu_319_p2_n_103;
  wire tmp_35_fu_319_p2_n_104;
  wire tmp_35_fu_319_p2_n_105;
  wire tmp_35_fu_319_p2_n_96;
  wire tmp_35_fu_319_p2_n_97;
  wire tmp_35_fu_319_p2_n_98;
  wire tmp_35_fu_319_p2_n_99;
  wire tmp_38_fu_473_p2;
  wire tmp_42_reg_672_reg_n_100;
  wire tmp_42_reg_672_reg_n_101;
  wire tmp_42_reg_672_reg_n_102;
  wire tmp_42_reg_672_reg_n_103;
  wire tmp_42_reg_672_reg_n_104;
  wire tmp_42_reg_672_reg_n_105;
  wire tmp_42_reg_672_reg_n_96;
  wire tmp_42_reg_672_reg_n_97;
  wire tmp_42_reg_672_reg_n_98;
  wire tmp_42_reg_672_reg_n_99;
  wire [9:0]tmp_43_reg_633_reg__0;
  wire tmp_44_fu_384_p2;
  wire tmp_46_fu_486_p2;
  wire [16:0]tmp_53_fu_342_p2;
  wire tmp_53_reg_6110;
  wire tmp_57_fu_438_p2;
  wire \width3_reg_186_reg_n_0_[0] ;
  wire \width3_reg_186_reg_n_0_[10] ;
  wire \width3_reg_186_reg_n_0_[11] ;
  wire \width3_reg_186_reg_n_0_[12] ;
  wire \width3_reg_186_reg_n_0_[13] ;
  wire \width3_reg_186_reg_n_0_[14] ;
  wire \width3_reg_186_reg_n_0_[15] ;
  wire \width3_reg_186_reg_n_0_[1] ;
  wire \width3_reg_186_reg_n_0_[2] ;
  wire \width3_reg_186_reg_n_0_[3] ;
  wire \width3_reg_186_reg_n_0_[4] ;
  wire \width3_reg_186_reg_n_0_[5] ;
  wire \width3_reg_186_reg_n_0_[6] ;
  wire \width3_reg_186_reg_n_0_[7] ;
  wire \width3_reg_186_reg_n_0_[8] ;
  wire \width3_reg_186_reg_n_0_[9] ;
  wire width4_0_in_reg_1970;
  wire \width4_0_in_reg_197[0]_i_1__2_n_0 ;
  wire \width4_0_in_reg_197[0]_i_3_n_0 ;
  wire \width4_0_in_reg_197[0]_i_4__2_n_0 ;
  wire \width4_0_in_reg_197[0]_i_5__2_n_0 ;
  wire \width4_0_in_reg_197[0]_i_6__1_n_0 ;
  wire \width4_0_in_reg_197[0]_i_7__2_n_0 ;
  wire \width4_0_in_reg_197[12]_i_2__2_n_0 ;
  wire \width4_0_in_reg_197[12]_i_3__2_n_0 ;
  wire \width4_0_in_reg_197[12]_i_4__2_n_0 ;
  wire \width4_0_in_reg_197[12]_i_5__2_n_0 ;
  wire \width4_0_in_reg_197[4]_i_2__2_n_0 ;
  wire \width4_0_in_reg_197[4]_i_3__2_n_0 ;
  wire \width4_0_in_reg_197[4]_i_4__2_n_0 ;
  wire \width4_0_in_reg_197[4]_i_5__2_n_0 ;
  wire \width4_0_in_reg_197[8]_i_2__2_n_0 ;
  wire \width4_0_in_reg_197[8]_i_3__2_n_0 ;
  wire \width4_0_in_reg_197[8]_i_4__2_n_0 ;
  wire \width4_0_in_reg_197[8]_i_5__2_n_0 ;
  wire [15:0]width4_0_in_reg_197_reg;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_0 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_1 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_2 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_3 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_4 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_5 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_6 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__2_n_7 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__2_n_1 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__2_n_2 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__2_n_3 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__2_n_4 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__2_n_5 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__2_n_6 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__2_n_7 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_0 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_1 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_2 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_3 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_4 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_5 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_6 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__2_n_7 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_0 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_1 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_2 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_3 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_4 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_5 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_6 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__2_n_7 ;
  wire width6_reg_2150;
  wire width6_reg_21509_out;
  wire \width6_reg_215[0]_i_3__2_n_0 ;
  wire [15:0]width6_reg_215_reg;
  wire \width6_reg_215_reg[0]_i_2__2_n_0 ;
  wire \width6_reg_215_reg[0]_i_2__2_n_1 ;
  wire \width6_reg_215_reg[0]_i_2__2_n_2 ;
  wire \width6_reg_215_reg[0]_i_2__2_n_3 ;
  wire \width6_reg_215_reg[0]_i_2__2_n_4 ;
  wire \width6_reg_215_reg[0]_i_2__2_n_5 ;
  wire \width6_reg_215_reg[0]_i_2__2_n_6 ;
  wire \width6_reg_215_reg[0]_i_2__2_n_7 ;
  wire \width6_reg_215_reg[12]_i_1__2_n_1 ;
  wire \width6_reg_215_reg[12]_i_1__2_n_2 ;
  wire \width6_reg_215_reg[12]_i_1__2_n_3 ;
  wire \width6_reg_215_reg[12]_i_1__2_n_4 ;
  wire \width6_reg_215_reg[12]_i_1__2_n_5 ;
  wire \width6_reg_215_reg[12]_i_1__2_n_6 ;
  wire \width6_reg_215_reg[12]_i_1__2_n_7 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_0 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_1 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_2 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_3 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_4 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_5 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_6 ;
  wire \width6_reg_215_reg[4]_i_1__2_n_7 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_0 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_1 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_2 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_3 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_4 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_5 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_6 ;
  wire \width6_reg_215_reg[8]_i_1__2_n_7 ;
  wire [9:0]width_1_fu_313_p2;
  wire [15:0]width_3_fu_409_p2;
  wire [15:0]width_3_reg_646;
  wire width_3_reg_6460;
  wire \width_3_reg_646_reg[12]_i_1__2_n_0 ;
  wire \width_3_reg_646_reg[12]_i_1__2_n_1 ;
  wire \width_3_reg_646_reg[12]_i_1__2_n_2 ;
  wire \width_3_reg_646_reg[12]_i_1__2_n_3 ;
  wire \width_3_reg_646_reg[15]_i_2__2_n_2 ;
  wire \width_3_reg_646_reg[15]_i_2__2_n_3 ;
  wire \width_3_reg_646_reg[4]_i_1__2_n_0 ;
  wire \width_3_reg_646_reg[4]_i_1__2_n_1 ;
  wire \width_3_reg_646_reg[4]_i_1__2_n_2 ;
  wire \width_3_reg_646_reg[4]_i_1__2_n_3 ;
  wire \width_3_reg_646_reg[8]_i_1__2_n_0 ;
  wire \width_3_reg_646_reg[8]_i_1__2_n_1 ;
  wire \width_3_reg_646_reg[8]_i_1__2_n_2 ;
  wire \width_3_reg_646_reg[8]_i_1__2_n_3 ;
  wire width_reg_1630;
  wire width_reg_163010_out;
  wire \width_reg_163[0]_i_2__2_n_0 ;
  wire [15:0]width_reg_163_reg;
  wire \width_reg_163_reg[0]_i_1__2_n_0 ;
  wire \width_reg_163_reg[0]_i_1__2_n_1 ;
  wire \width_reg_163_reg[0]_i_1__2_n_2 ;
  wire \width_reg_163_reg[0]_i_1__2_n_3 ;
  wire \width_reg_163_reg[0]_i_1__2_n_4 ;
  wire \width_reg_163_reg[0]_i_1__2_n_5 ;
  wire \width_reg_163_reg[0]_i_1__2_n_6 ;
  wire \width_reg_163_reg[0]_i_1__2_n_7 ;
  wire \width_reg_163_reg[12]_i_1__2_n_1 ;
  wire \width_reg_163_reg[12]_i_1__2_n_2 ;
  wire \width_reg_163_reg[12]_i_1__2_n_3 ;
  wire \width_reg_163_reg[12]_i_1__2_n_4 ;
  wire \width_reg_163_reg[12]_i_1__2_n_5 ;
  wire \width_reg_163_reg[12]_i_1__2_n_6 ;
  wire \width_reg_163_reg[12]_i_1__2_n_7 ;
  wire \width_reg_163_reg[4]_i_1__2_n_0 ;
  wire \width_reg_163_reg[4]_i_1__2_n_1 ;
  wire \width_reg_163_reg[4]_i_1__2_n_2 ;
  wire \width_reg_163_reg[4]_i_1__2_n_3 ;
  wire \width_reg_163_reg[4]_i_1__2_n_4 ;
  wire \width_reg_163_reg[4]_i_1__2_n_5 ;
  wire \width_reg_163_reg[4]_i_1__2_n_6 ;
  wire \width_reg_163_reg[4]_i_1__2_n_7 ;
  wire \width_reg_163_reg[8]_i_1__2_n_0 ;
  wire \width_reg_163_reg[8]_i_1__2_n_1 ;
  wire \width_reg_163_reg[8]_i_1__2_n_2 ;
  wire \width_reg_163_reg[8]_i_1__2_n_3 ;
  wire \width_reg_163_reg[8]_i_1__2_n_4 ;
  wire \width_reg_163_reg[8]_i_1__2_n_5 ;
  wire \width_reg_163_reg[8]_i_1__2_n_6 ;
  wire \width_reg_163_reg[8]_i_1__2_n_7 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[8]_i_24__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[8]_i_24__1_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[8]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_4__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_589_reg[15]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_589_reg[15]_i_1__2_O_UNCONNECTED ;
  wire [3:3]\NLW_height1_reg_174_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_height5_0_in_reg_206_reg[15]_i_3__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_4__2_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_5__2_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_height_2_reg_664_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_2_reg_664_reg[15]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_576_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_581_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_i_107__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_107__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_13__4_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_13__4_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_68__2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_68__2_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_69__2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_69__2_O_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_tmp3_reg_628_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_628_reg_i_2__2_CO_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_628_reg_i_2__2_O_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_628_reg_i_6__2_CO_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_24_reg_594_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_364_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_33_fu_364_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_33_fu_364_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_364_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_364_p2_i_1__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_33_fu_364_p2_i_1__1_O_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_319_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_35_fu_319_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_35_fu_319_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_319_p2_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_35_fu_319_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_35_fu_319_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_319_p2_i_2__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_35_fu_319_p2_i_2__1_O_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_42_reg_672_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_width4_0_in_reg_197_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_width6_reg_215_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_646_reg[15]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_646_reg[15]_i_2__2_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_163_reg[12]_i_1__2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .I2(exitcond2_fu_284_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_10__2 
       (.I0(A[6]),
        .I1(A[7]),
        .O(\ap_CS_fsm[10]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_11__0 
       (.I0(A[4]),
        .I1(A[5]),
        .O(\ap_CS_fsm[10]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_12__0 
       (.I0(A[3]),
        .I1(A[2]),
        .O(\ap_CS_fsm[10]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_13__0 
       (.I0(height5_0_in_reg_206[0]),
        .I1(A[1]),
        .O(\ap_CS_fsm[10]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[10]_i_1__2 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[10]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_4__2 
       (.I0(A[14]),
        .I1(A[15]),
        .O(\ap_CS_fsm[10]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_5__2 
       (.I0(A[12]),
        .I1(A[13]),
        .O(\ap_CS_fsm[10]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_6__2 
       (.I0(A[10]),
        .I1(A[11]),
        .O(\ap_CS_fsm[10]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_7__2 
       (.I0(A[8]),
        .I1(A[9]),
        .O(\ap_CS_fsm[10]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[10]_i_8 
       (.I0(A[3]),
        .O(\ap_CS_fsm[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_9__2 
       (.I0(height5_0_in_reg_206[0]),
        .I1(A[1]),
        .O(\ap_CS_fsm[10]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[16]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond2_fu_284_p2),
        .I3(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_38_fu_473_p2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(exitcond2_fu_284_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_31_fu_308_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__7 
       (.I0(depth_reg_128[15]),
        .O(\ap_CS_fsm[2]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__7 
       (.I0(depth_reg_128[14]),
        .I1(depth_reg_128[13]),
        .I2(depth_reg_128[12]),
        .O(\ap_CS_fsm[2]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__7 
       (.I0(depth_reg_128[11]),
        .I1(depth_reg_128[10]),
        .I2(depth_reg_128[9]),
        .O(\ap_CS_fsm[2]_i_6__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__7 
       (.I0(depth_reg_128[8]),
        .I1(depth_reg_128[7]),
        .I2(depth_reg_128[6]),
        .O(\ap_CS_fsm[2]_i_7__7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[2]_i_8__5 
       (.I0(depth_reg_128[3]),
        .I1(depth_reg_128[5]),
        .I2(depth_reg_128[4]),
        .O(\ap_CS_fsm[2]_i_8__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__7 
       (.I0(depth_reg_128[2]),
        .I1(depth_reg_128[1]),
        .I2(depth_reg_128[0]),
        .O(\ap_CS_fsm[2]_i_9__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10__2 
       (.I0(width_reg_163_reg[6]),
        .I1(width_reg_163_reg[7]),
        .O(\ap_CS_fsm[3]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11__0 
       (.I0(width_reg_163_reg[4]),
        .I1(width_reg_163_reg[5]),
        .O(\ap_CS_fsm[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_12__0 
       (.I0(width_reg_163_reg[3]),
        .I1(width_reg_163_reg[2]),
        .O(\ap_CS_fsm[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_13__0 
       (.I0(width_reg_163_reg[0]),
        .I1(width_reg_163_reg[1]),
        .O(\ap_CS_fsm[3]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_57_fu_438_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_4__7 
       (.I0(width_reg_163_reg[14]),
        .I1(width_reg_163_reg[15]),
        .O(\ap_CS_fsm[3]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_5__3 
       (.I0(width_reg_163_reg[12]),
        .I1(width_reg_163_reg[13]),
        .O(\ap_CS_fsm[3]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_6__3 
       (.I0(width_reg_163_reg[10]),
        .I1(width_reg_163_reg[11]),
        .O(\ap_CS_fsm[3]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_7__3 
       (.I0(width_reg_163_reg[8]),
        .I1(width_reg_163_reg[9]),
        .O(\ap_CS_fsm[3]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_8__0 
       (.I0(width_reg_163_reg[3]),
        .O(\ap_CS_fsm[3]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9__6 
       (.I0(width_reg_163_reg[0]),
        .I1(width_reg_163_reg[1]),
        .O(\ap_CS_fsm[3]_i_9__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__13 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[6]_i_1__6 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__8 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .O(\ap_CS_fsm[7]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_10__2 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .O(\ap_CS_fsm[8]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_11__2 
       (.I0(p_0_in[10]),
        .I1(p_0_in[11]),
        .O(\ap_CS_fsm[8]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_12__2 
       (.I0(p_0_in[8]),
        .I1(p_0_in[9]),
        .O(\ap_CS_fsm[8]_i_12__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[8]_i_13 
       (.I0(\width3_reg_186_reg_n_0_[3] ),
        .O(\ap_CS_fsm[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_14__2 
       (.I0(\width3_reg_186_reg_n_0_[8] ),
        .I1(\width3_reg_186_reg_n_0_[9] ),
        .O(\ap_CS_fsm[8]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_15__2 
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .O(\ap_CS_fsm[8]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_16__2 
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .O(\ap_CS_fsm[8]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_17__2 
       (.I0(\width3_reg_186_reg_n_0_[3] ),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .O(\ap_CS_fsm[8]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[8]_i_18 
       (.I0(p_0_in[3]),
        .O(\ap_CS_fsm[8]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_19__2 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(p_0_in[1]),
        .O(\ap_CS_fsm[8]_i_19__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(input_r_ce0),
        .I1(tmp_44_fu_384_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_57_fu_438_p2),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_20__2 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .O(\ap_CS_fsm[8]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_21__2 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .O(\ap_CS_fsm[8]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_22__2 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .O(\ap_CS_fsm[8]_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_23__0 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(p_0_in[1]),
        .O(\ap_CS_fsm[8]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_5__2 
       (.I0(\width3_reg_186_reg_n_0_[14] ),
        .I1(\width3_reg_186_reg_n_0_[15] ),
        .O(\ap_CS_fsm[8]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_6__2 
       (.I0(\width3_reg_186_reg_n_0_[12] ),
        .I1(\width3_reg_186_reg_n_0_[13] ),
        .O(\ap_CS_fsm[8]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_7__2 
       (.I0(\width3_reg_186_reg_n_0_[10] ),
        .I1(\width3_reg_186_reg_n_0_[11] ),
        .O(\ap_CS_fsm[8]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_9 
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .O(\ap_CS_fsm[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[9]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[10]_i_2__2 
       (.CI(\ap_CS_fsm_reg[10]_i_3__2_n_0 ),
        .CO({tmp_38_fu_473_p2,\ap_CS_fsm_reg[10]_i_2__2_n_1 ,\ap_CS_fsm_reg[10]_i_2__2_n_2 ,\ap_CS_fsm_reg[10]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[10]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[10]_i_4__2_n_0 ,\ap_CS_fsm[10]_i_5__2_n_0 ,\ap_CS_fsm[10]_i_6__2_n_0 ,\ap_CS_fsm[10]_i_7__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[10]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[10]_i_3__2_n_0 ,\ap_CS_fsm_reg[10]_i_3__2_n_1 ,\ap_CS_fsm_reg[10]_i_3__2_n_2 ,\ap_CS_fsm_reg[10]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[10]_i_8_n_0 ,\ap_CS_fsm[10]_i_9__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[10]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[10]_i_10__2_n_0 ,\ap_CS_fsm[10]_i_11__0_n_0 ,\ap_CS_fsm[10]_i_12__0_n_0 ,\ap_CS_fsm[10]_i_13__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__7 
       (.CI(\ap_CS_fsm_reg[2]_i_3__7_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__7_CO_UNCONNECTED [3:2],exitcond2_fu_284_p2,\ap_CS_fsm_reg[2]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__7_n_0 ,\ap_CS_fsm[2]_i_5__7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__7_n_0 ,\ap_CS_fsm_reg[2]_i_3__7_n_1 ,\ap_CS_fsm_reg[2]_i_3__7_n_2 ,\ap_CS_fsm_reg[2]_i_3__7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__7_n_0 ,\ap_CS_fsm[2]_i_7__7_n_0 ,\ap_CS_fsm[2]_i_8__5_n_0 ,\ap_CS_fsm[2]_i_9__7_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__3 
       (.CI(\ap_CS_fsm_reg[3]_i_3__3_n_0 ),
        .CO({tmp_31_fu_308_p2,\ap_CS_fsm_reg[3]_i_2__3_n_1 ,\ap_CS_fsm_reg[3]_i_2__3_n_2 ,\ap_CS_fsm_reg[3]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4__7_n_0 ,\ap_CS_fsm[3]_i_5__3_n_0 ,\ap_CS_fsm[3]_i_6__3_n_0 ,\ap_CS_fsm[3]_i_7__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__3_n_0 ,\ap_CS_fsm_reg[3]_i_3__3_n_1 ,\ap_CS_fsm_reg[3]_i_3__3_n_2 ,\ap_CS_fsm_reg[3]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[3]_i_8__0_n_0 ,\ap_CS_fsm[3]_i_9__6_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_10__2_n_0 ,\ap_CS_fsm[3]_i_11__0_n_0 ,\ap_CS_fsm[3]_i_12__0_n_0 ,\ap_CS_fsm[3]_i_13__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__13_n_0 ),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(input_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__8_n_0 ),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[8]_i_24__1 
       (.CI(\ap_CS_fsm_reg[8]_i_25_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[8]_i_24__1_CO_UNCONNECTED [3:2],\ap_CS_fsm_reg[8]_i_24__1_n_2 ,\ap_CS_fsm_reg[8]_i_24__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ap_CS_fsm_reg[8]_i_24__1_O_UNCONNECTED [3],p_0_in[15:13]}),
        .S({1'b0,width4_0_in_reg_197_reg[15:13]}));
  CARRY4 \ap_CS_fsm_reg[8]_i_25 
       (.CI(\ap_CS_fsm_reg[8]_i_26_n_0 ),
        .CO({\ap_CS_fsm_reg[8]_i_25_n_0 ,\ap_CS_fsm_reg[8]_i_25_n_1 ,\ap_CS_fsm_reg[8]_i_25_n_2 ,\ap_CS_fsm_reg[8]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[12:9]),
        .S(width4_0_in_reg_197_reg[12:9]));
  CARRY4 \ap_CS_fsm_reg[8]_i_26 
       (.CI(ram_reg_i_162__0_n_0),
        .CO({\ap_CS_fsm_reg[8]_i_26_n_0 ,\ap_CS_fsm_reg[8]_i_26_n_1 ,\ap_CS_fsm_reg[8]_i_26_n_2 ,\ap_CS_fsm_reg[8]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[8:5]),
        .S(width4_0_in_reg_197_reg[8:5]));
  CARRY4 \ap_CS_fsm_reg[8]_i_2__2 
       (.CI(\ap_CS_fsm_reg[8]_i_4__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[8]_i_2__2_CO_UNCONNECTED [3],tmp_44_fu_384_p2,\ap_CS_fsm_reg[8]_i_2__2_n_2 ,\ap_CS_fsm_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[8]_i_5__2_n_0 ,\ap_CS_fsm[8]_i_6__2_n_0 ,\ap_CS_fsm[8]_i_7__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_3__2 
       (.CI(\ap_CS_fsm_reg[8]_i_8_n_0 ),
        .CO({tmp_57_fu_438_p2,\ap_CS_fsm_reg[8]_i_3__2_n_1 ,\ap_CS_fsm_reg[8]_i_3__2_n_2 ,\ap_CS_fsm_reg[8]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_9_n_0 ,\ap_CS_fsm[8]_i_10__2_n_0 ,\ap_CS_fsm[8]_i_11__2_n_0 ,\ap_CS_fsm[8]_i_12__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_4__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_4__2_n_0 ,\ap_CS_fsm_reg[8]_i_4__2_n_1 ,\ap_CS_fsm_reg[8]_i_4__2_n_2 ,\ap_CS_fsm_reg[8]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[8]_i_13_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_4__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_14__2_n_0 ,\ap_CS_fsm[8]_i_15__2_n_0 ,\ap_CS_fsm[8]_i_16__2_n_0 ,\ap_CS_fsm[8]_i_17__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_8_n_0 ,\ap_CS_fsm_reg[8]_i_8_n_1 ,\ap_CS_fsm_reg[8]_i_8_n_2 ,\ap_CS_fsm_reg[8]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[8]_i_18_n_0 ,\ap_CS_fsm[8]_i_19__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_20__2_n_0 ,\ap_CS_fsm[8]_i_21__2_n_0 ,\ap_CS_fsm[8]_i_22__2_n_0 ,\ap_CS_fsm[8]_i_23__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_589[0]_i_1__2 
       (.I0(depth_reg_128[0]),
        .O(depth_1_fu_289_p2[0]));
  FDRE \depth_1_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[0]),
        .Q(depth_1_reg_589[0]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[10]),
        .Q(depth_1_reg_589[10]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[11]),
        .Q(depth_1_reg_589[11]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[12]),
        .Q(depth_1_reg_589[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[12]_i_1__2 
       (.CI(\depth_1_reg_589_reg[8]_i_1__2_n_0 ),
        .CO({\depth_1_reg_589_reg[12]_i_1__2_n_0 ,\depth_1_reg_589_reg[12]_i_1__2_n_1 ,\depth_1_reg_589_reg[12]_i_1__2_n_2 ,\depth_1_reg_589_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[12:9]),
        .S(depth_reg_128[12:9]));
  FDRE \depth_1_reg_589_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[13]),
        .Q(depth_1_reg_589[13]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[14]),
        .Q(depth_1_reg_589[14]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[15]),
        .Q(depth_1_reg_589[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[15]_i_1__2 
       (.CI(\depth_1_reg_589_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_depth_1_reg_589_reg[15]_i_1__2_CO_UNCONNECTED [3:2],\depth_1_reg_589_reg[15]_i_1__2_n_2 ,\depth_1_reg_589_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_589_reg[15]_i_1__2_O_UNCONNECTED [3],depth_1_fu_289_p2[15:13]}),
        .S({1'b0,depth_reg_128[15:13]}));
  FDRE \depth_1_reg_589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[1]),
        .Q(depth_1_reg_589[1]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[2]),
        .Q(depth_1_reg_589[2]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[3]),
        .Q(depth_1_reg_589[3]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[4]),
        .Q(depth_1_reg_589[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\depth_1_reg_589_reg[4]_i_1__2_n_0 ,\depth_1_reg_589_reg[4]_i_1__2_n_1 ,\depth_1_reg_589_reg[4]_i_1__2_n_2 ,\depth_1_reg_589_reg[4]_i_1__2_n_3 }),
        .CYINIT(depth_reg_128[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[4:1]),
        .S(depth_reg_128[4:1]));
  FDRE \depth_1_reg_589_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[5]),
        .Q(depth_1_reg_589[5]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[6]),
        .Q(depth_1_reg_589[6]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[7]),
        .Q(depth_1_reg_589[7]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[8]),
        .Q(depth_1_reg_589[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[8]_i_1__2 
       (.CI(\depth_1_reg_589_reg[4]_i_1__2_n_0 ),
        .CO({\depth_1_reg_589_reg[8]_i_1__2_n_0 ,\depth_1_reg_589_reg[8]_i_1__2_n_1 ,\depth_1_reg_589_reg[8]_i_1__2_n_2 ,\depth_1_reg_589_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[8:5]),
        .S(depth_reg_128[8:5]));
  FDRE \depth_1_reg_589_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[9]),
        .Q(depth_1_reg_589[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_128[15]_i_1__2 
       (.I0(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_38_fu_473_p2),
        .I3(ap_CS_fsm_state10),
        .O(phi_mul2_reg_151));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_128[15]_i_2__2 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .O(\depth_reg_128[15]_i_2__2_n_0 ));
  FDRE \depth_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[0]),
        .Q(depth_reg_128[0]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[10]),
        .Q(depth_reg_128[10]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[11]),
        .Q(depth_reg_128[11]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[12]),
        .Q(depth_reg_128[12]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[13]),
        .Q(depth_reg_128[13]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[14]),
        .Q(depth_reg_128[14]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[15]),
        .Q(depth_reg_128[15]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[1]),
        .Q(depth_reg_128[1]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[2]),
        .Q(depth_reg_128[2]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[3]),
        .Q(depth_reg_128[3]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[4]),
        .Q(depth_reg_128[4]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[5]),
        .Q(depth_reg_128[5]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[6]),
        .Q(depth_reg_128[6]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[7]),
        .Q(depth_reg_128[7]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[8]),
        .Q(depth_reg_128[8]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(depth_1_reg_589[9]),
        .Q(depth_reg_128[9]),
        .R(phi_mul2_reg_151));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_padding2d_fix16_2_fu_613_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(Q[0]),
        .I3(grp_padding2d_fix16_2_fu_613_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .O(ap_NS_fsm17_out));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_2__2 
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_57_fu_438_p2),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \height1_reg_174[0]_i_4__2 
       (.I0(height1_reg_174_reg[0]),
        .O(\height1_reg_174[0]_i_4__2_n_0 ));
  FDSE \height1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__2_n_7 ),
        .Q(height1_reg_174_reg[0]),
        .S(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\height1_reg_174_reg[0]_i_3__2_n_0 ,\height1_reg_174_reg[0]_i_3__2_n_1 ,\height1_reg_174_reg[0]_i_3__2_n_2 ,\height1_reg_174_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\height1_reg_174_reg[0]_i_3__2_n_4 ,\height1_reg_174_reg[0]_i_3__2_n_5 ,\height1_reg_174_reg[0]_i_3__2_n_6 ,\height1_reg_174_reg[0]_i_3__2_n_7 }),
        .S({height1_reg_174_reg[3:1],\height1_reg_174[0]_i_4__2_n_0 }));
  FDRE \height1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__2_n_5 ),
        .Q(height1_reg_174_reg[10]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__2_n_4 ),
        .Q(height1_reg_174_reg[11]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__2_n_7 ),
        .Q(height1_reg_174_reg[12]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[12]_i_1__2 
       (.CI(\height1_reg_174_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_height1_reg_174_reg[12]_i_1__2_CO_UNCONNECTED [3],\height1_reg_174_reg[12]_i_1__2_n_1 ,\height1_reg_174_reg[12]_i_1__2_n_2 ,\height1_reg_174_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[12]_i_1__2_n_4 ,\height1_reg_174_reg[12]_i_1__2_n_5 ,\height1_reg_174_reg[12]_i_1__2_n_6 ,\height1_reg_174_reg[12]_i_1__2_n_7 }),
        .S(height1_reg_174_reg[15:12]));
  FDRE \height1_reg_174_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__2_n_6 ),
        .Q(height1_reg_174_reg[13]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__2_n_5 ),
        .Q(height1_reg_174_reg[14]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__2_n_4 ),
        .Q(height1_reg_174_reg[15]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__2_n_6 ),
        .Q(height1_reg_174_reg[1]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__2_n_5 ),
        .Q(height1_reg_174_reg[2]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__2_n_4 ),
        .Q(height1_reg_174_reg[3]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__2_n_7 ),
        .Q(height1_reg_174_reg[4]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[4]_i_1__2 
       (.CI(\height1_reg_174_reg[0]_i_3__2_n_0 ),
        .CO({\height1_reg_174_reg[4]_i_1__2_n_0 ,\height1_reg_174_reg[4]_i_1__2_n_1 ,\height1_reg_174_reg[4]_i_1__2_n_2 ,\height1_reg_174_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[4]_i_1__2_n_4 ,\height1_reg_174_reg[4]_i_1__2_n_5 ,\height1_reg_174_reg[4]_i_1__2_n_6 ,\height1_reg_174_reg[4]_i_1__2_n_7 }),
        .S(height1_reg_174_reg[7:4]));
  FDRE \height1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__2_n_6 ),
        .Q(height1_reg_174_reg[5]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__2_n_5 ),
        .Q(height1_reg_174_reg[6]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__2_n_4 ),
        .Q(height1_reg_174_reg[7]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__2_n_7 ),
        .Q(height1_reg_174_reg[8]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[8]_i_1__2 
       (.CI(\height1_reg_174_reg[4]_i_1__2_n_0 ),
        .CO({\height1_reg_174_reg[8]_i_1__2_n_0 ,\height1_reg_174_reg[8]_i_1__2_n_1 ,\height1_reg_174_reg[8]_i_1__2_n_2 ,\height1_reg_174_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[8]_i_1__2_n_4 ,\height1_reg_174_reg[8]_i_1__2_n_5 ,\height1_reg_174_reg[8]_i_1__2_n_6 ,\height1_reg_174_reg[8]_i_1__2_n_7 }),
        .S(height1_reg_174_reg[11:8]));
  FDRE \height1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__2_n_6 ),
        .Q(height1_reg_174_reg[9]),
        .R(ap_NS_fsm17_out));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[0]_i_1__2 
       (.I0(height_2_reg_664[0]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[10]_i_1__2 
       (.I0(height_2_reg_664[10]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[11]_i_1__2 
       (.I0(height_2_reg_664[11]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[12]_i_1__2 
       (.I0(height_2_reg_664[12]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[13]_i_1__2 
       (.I0(height_2_reg_664[13]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[14]_i_1__2 
       (.I0(height_2_reg_664[14]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[14]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_10 
       (.I0(width6_reg_215_reg[14]),
        .I1(width6_reg_215_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_11__2 
       (.I0(width6_reg_215_reg[12]),
        .I1(width6_reg_215_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_12__2 
       (.I0(width6_reg_215_reg[10]),
        .I1(width6_reg_215_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_13__2 
       (.I0(width6_reg_215_reg[8]),
        .I1(width6_reg_215_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_13__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \height5_0_in_reg_206[15]_i_14 
       (.I0(height1_reg_174_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_15__2 
       (.I0(height1_reg_174_reg[8]),
        .I1(height1_reg_174_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_16__2 
       (.I0(height1_reg_174_reg[6]),
        .I1(height1_reg_174_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_17__2 
       (.I0(height1_reg_174_reg[4]),
        .I1(height1_reg_174_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_18__2 
       (.I0(height1_reg_174_reg[3]),
        .I1(height1_reg_174_reg[2]),
        .O(\height5_0_in_reg_206[15]_i_18__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \height5_0_in_reg_206[15]_i_19 
       (.I0(width6_reg_215_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \height5_0_in_reg_206[15]_i_1__2 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_46_fu_486_p2),
        .I3(ap_CS_fsm_state11),
        .O(\height5_0_in_reg_206[15]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_20__2 
       (.I0(width6_reg_215_reg[0]),
        .I1(width6_reg_215_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_21__2 
       (.I0(width6_reg_215_reg[6]),
        .I1(width6_reg_215_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_22__2 
       (.I0(width6_reg_215_reg[4]),
        .I1(width6_reg_215_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_23__2 
       (.I0(width6_reg_215_reg[3]),
        .I1(width6_reg_215_reg[2]),
        .O(\height5_0_in_reg_206[15]_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_24__0 
       (.I0(width6_reg_215_reg[0]),
        .I1(width6_reg_215_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_24__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[15]_i_2__2 
       (.I0(height_2_reg_664[15]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[15]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_6__2 
       (.I0(height1_reg_174_reg[14]),
        .I1(height1_reg_174_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_7__2 
       (.I0(height1_reg_174_reg[12]),
        .I1(height1_reg_174_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_8__2 
       (.I0(height1_reg_174_reg[10]),
        .I1(height1_reg_174_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[1]_i_1__2 
       (.I0(height_2_reg_664[1]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[2]_i_1__2 
       (.I0(height_2_reg_664[2]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[3]_i_1__2 
       (.I0(height_2_reg_664[3]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[4]_i_1__2 
       (.I0(height_2_reg_664[4]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[5]_i_1__2 
       (.I0(height_2_reg_664[5]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[6]_i_1__2 
       (.I0(height_2_reg_664[6]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[7]_i_1__2 
       (.I0(height_2_reg_664[7]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[8]_i_1__2 
       (.I0(height_2_reg_664[8]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[9]_i_1__2 
       (.I0(height_2_reg_664[9]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[9]_i_1__2_n_0 ));
  FDRE \height5_0_in_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[0]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[0]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[10]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[10]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[11]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[11]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[12]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[12]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[13]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[13]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[14]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[14]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[15]_i_2__2_n_0 ),
        .Q(height5_0_in_reg_206[15]),
        .R(1'b0));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_3__2 
       (.CI(\height5_0_in_reg_206_reg[15]_i_5__2_n_0 ),
        .CO({\NLW_height5_0_in_reg_206_reg[15]_i_3__2_CO_UNCONNECTED [3],tmp_29_fu_337_p2,\height5_0_in_reg_206_reg[15]_i_3__2_n_2 ,\height5_0_in_reg_206_reg[15]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_3__2_O_UNCONNECTED [3:0]),
        .S({1'b0,\height5_0_in_reg_206[15]_i_6__2_n_0 ,\height5_0_in_reg_206[15]_i_7__2_n_0 ,\height5_0_in_reg_206[15]_i_8__2_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_4__2 
       (.CI(\height5_0_in_reg_206_reg[15]_i_9_n_0 ),
        .CO({tmp_46_fu_486_p2,\height5_0_in_reg_206_reg[15]_i_4__2_n_1 ,\height5_0_in_reg_206_reg[15]_i_4__2_n_2 ,\height5_0_in_reg_206_reg[15]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_4__2_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_10_n_0 ,\height5_0_in_reg_206[15]_i_11__2_n_0 ,\height5_0_in_reg_206[15]_i_12__2_n_0 ,\height5_0_in_reg_206[15]_i_13__2_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_5__2 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_5__2_n_0 ,\height5_0_in_reg_206_reg[15]_i_5__2_n_1 ,\height5_0_in_reg_206_reg[15]_i_5__2_n_2 ,\height5_0_in_reg_206_reg[15]_i_5__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\height5_0_in_reg_206[15]_i_14_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_5__2_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_15__2_n_0 ,\height5_0_in_reg_206[15]_i_16__2_n_0 ,\height5_0_in_reg_206[15]_i_17__2_n_0 ,\height5_0_in_reg_206[15]_i_18__2_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_9 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_9_n_0 ,\height5_0_in_reg_206_reg[15]_i_9_n_1 ,\height5_0_in_reg_206_reg[15]_i_9_n_2 ,\height5_0_in_reg_206_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\height5_0_in_reg_206[15]_i_19_n_0 ,\height5_0_in_reg_206[15]_i_20__2_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_9_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_21__2_n_0 ,\height5_0_in_reg_206[15]_i_22__2_n_0 ,\height5_0_in_reg_206[15]_i_23__2_n_0 ,\height5_0_in_reg_206[15]_i_24__0_n_0 }));
  FDRE \height5_0_in_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[1]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[1]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[2]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[2]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[3]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[3]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[4]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[4]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[5]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[5]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[6]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[6]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[7]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[7]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[8]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[8]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__2_n_0 ),
        .D(\height5_0_in_reg_206[9]_i_1__2_n_0 ),
        .Q(height5_0_in_reg_206[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \height_2_reg_664[0]_i_1__1 
       (.I0(height5_0_in_reg_206[0]),
        .O(A[0]));
  FDRE \height_2_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[0]),
        .Q(height_2_reg_664[0]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[10]),
        .Q(height_2_reg_664[10]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[11]),
        .Q(height_2_reg_664[11]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[12]),
        .Q(height_2_reg_664[12]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[12]_i_1__1 
       (.CI(\height_2_reg_664_reg[8]_i_1__1_n_0 ),
        .CO({\height_2_reg_664_reg[12]_i_1__1_n_0 ,\height_2_reg_664_reg[12]_i_1__1_n_1 ,\height_2_reg_664_reg[12]_i_1__1_n_2 ,\height_2_reg_664_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[12:9]),
        .S(height5_0_in_reg_206[12:9]));
  FDRE \height_2_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[13]),
        .Q(height_2_reg_664[13]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[14]),
        .Q(height_2_reg_664[14]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[15]),
        .Q(height_2_reg_664[15]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[15]_i_1__1 
       (.CI(\height_2_reg_664_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_height_2_reg_664_reg[15]_i_1__1_CO_UNCONNECTED [3:2],\height_2_reg_664_reg[15]_i_1__1_n_2 ,\height_2_reg_664_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_2_reg_664_reg[15]_i_1__1_O_UNCONNECTED [3],A[15:13]}),
        .S({1'b0,height5_0_in_reg_206[15:13]}));
  FDRE \height_2_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[1]),
        .Q(height_2_reg_664[1]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[2]),
        .Q(height_2_reg_664[2]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[3]),
        .Q(height_2_reg_664[3]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[4]),
        .Q(height_2_reg_664[4]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\height_2_reg_664_reg[4]_i_1__1_n_0 ,\height_2_reg_664_reg[4]_i_1__1_n_1 ,\height_2_reg_664_reg[4]_i_1__1_n_2 ,\height_2_reg_664_reg[4]_i_1__1_n_3 }),
        .CYINIT(height5_0_in_reg_206[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[4:1]),
        .S(height5_0_in_reg_206[4:1]));
  FDRE \height_2_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[5]),
        .Q(height_2_reg_664[5]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[6]),
        .Q(height_2_reg_664[6]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[7]),
        .Q(height_2_reg_664[7]),
        .R(1'b0));
  FDRE \height_2_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[8]),
        .Q(height_2_reg_664[8]),
        .R(1'b0));
  CARRY4 \height_2_reg_664_reg[8]_i_1__1 
       (.CI(\height_2_reg_664_reg[4]_i_1__1_n_0 ),
        .CO({\height_2_reg_664_reg[8]_i_1__1_n_0 ,\height_2_reg_664_reg[8]_i_1__1_n_1 ,\height_2_reg_664_reg[8]_i_1__1_n_2 ,\height_2_reg_664_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[8:5]),
        .S(height5_0_in_reg_206[8:5]));
  FDRE \height_2_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[9]),
        .Q(height_2_reg_664[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[0]_i_1 
       (.I0(\phi_mul2_reg_151_reg_n_0_[0] ),
        .O(next_mul3_fu_274_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[4]_i_2 
       (.I0(\phi_mul2_reg_151_reg_n_0_[3] ),
        .O(\next_mul3_reg_576[4]_i_2_n_0 ));
  FDRE \next_mul3_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[0]),
        .Q(next_mul3_reg_576[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[10]),
        .Q(next_mul3_reg_576[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[11]),
        .Q(next_mul3_reg_576[11]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[12]),
        .Q(next_mul3_reg_576[12]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[12]_i_1__1 
       (.CI(\next_mul3_reg_576_reg[8]_i_1__1_n_0 ),
        .CO({\next_mul3_reg_576_reg[12]_i_1__1_n_0 ,\next_mul3_reg_576_reg[12]_i_1__1_n_1 ,\next_mul3_reg_576_reg[12]_i_1__1_n_2 ,\next_mul3_reg_576_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] ,\phi_mul2_reg_151_reg_n_0_[9] }),
        .O(next_mul3_fu_274_p2[12:9]),
        .S({\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] ,\phi_mul2_reg_151_reg_n_0_[9] }));
  FDRE \next_mul3_reg_576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[13]),
        .Q(next_mul3_reg_576[13]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[14]),
        .Q(next_mul3_reg_576[14]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[15]),
        .Q(next_mul3_reg_576[15]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[16]),
        .Q(next_mul3_reg_576[16]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[16]_i_1__2 
       (.CI(\next_mul3_reg_576_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_next_mul3_reg_576_reg[16]_i_1__2_CO_UNCONNECTED [3],\next_mul3_reg_576_reg[16]_i_1__2_n_1 ,\next_mul3_reg_576_reg[16]_i_1__2_n_2 ,\next_mul3_reg_576_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] ,\phi_mul2_reg_151_reg_n_0_[13] }),
        .O(next_mul3_fu_274_p2[16:13]),
        .S({\phi_mul2_reg_151_reg_n_0_[16] ,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] ,\phi_mul2_reg_151_reg_n_0_[13] }));
  FDRE \next_mul3_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[1]),
        .Q(next_mul3_reg_576[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[2]),
        .Q(next_mul3_reg_576[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[3]),
        .Q(next_mul3_reg_576[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_576[4]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_576_reg[4]_i_1_n_0 ,\next_mul3_reg_576_reg[4]_i_1_n_1 ,\next_mul3_reg_576_reg[4]_i_1_n_2 ,\next_mul3_reg_576_reg[4]_i_1_n_3 }),
        .CYINIT(\phi_mul2_reg_151_reg_n_0_[0] ),
        .DI({\phi_mul2_reg_151_reg_n_0_[4] ,\phi_mul2_reg_151_reg_n_0_[3] ,\phi_mul2_reg_151_reg_n_0_[2] ,\phi_mul2_reg_151_reg_n_0_[1] }),
        .O(next_mul3_fu_274_p2[4:1]),
        .S({\phi_mul2_reg_151_reg_n_0_[4] ,\next_mul3_reg_576[4]_i_2_n_0 ,\phi_mul2_reg_151_reg_n_0_[2] ,\phi_mul2_reg_151_reg_n_0_[1] }));
  FDRE \next_mul3_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_576[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_576[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_576[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_576[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[8]_i_1__1 
       (.CI(\next_mul3_reg_576_reg[4]_i_1_n_0 ),
        .CO({\next_mul3_reg_576_reg[8]_i_1__1_n_0 ,\next_mul3_reg_576_reg[8]_i_1__1_n_1 ,\next_mul3_reg_576_reg[8]_i_1__1_n_2 ,\next_mul3_reg_576_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] ,\phi_mul2_reg_151_reg_n_0_[5] }),
        .O(next_mul3_fu_274_p2[8:5]),
        .S({\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] ,\phi_mul2_reg_151_reg_n_0_[5] }));
  FDRE \next_mul3_reg_576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[9]),
        .Q(next_mul3_reg_576[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[0]_i_1 
       (.I0(phi_mul_reg_139[0]),
        .O(next_mul_fu_279_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[4]_i_2 
       (.I0(phi_mul_reg_139[2]),
        .O(\next_mul_reg_581[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[4]_i_3 
       (.I0(phi_mul_reg_139[1]),
        .O(\next_mul_reg_581[4]_i_3_n_0 ));
  FDRE \next_mul_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[0]),
        .Q(next_mul_reg_581[0]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[1]),
        .Q(next_mul_reg_581[1]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[2]),
        .Q(next_mul_reg_581[2]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[3]),
        .Q(next_mul_reg_581[3]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[4]),
        .Q(next_mul_reg_581[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_581_reg[4]_i_1_n_0 ,\next_mul_reg_581_reg[4]_i_1_n_1 ,\next_mul_reg_581_reg[4]_i_1_n_2 ,\next_mul_reg_581_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_139[0]),
        .DI(phi_mul_reg_139[4:1]),
        .O(next_mul_fu_279_p2[4:1]),
        .S({phi_mul_reg_139[4:3],\next_mul_reg_581[4]_i_2_n_0 ,\next_mul_reg_581[4]_i_3_n_0 }));
  FDRE \next_mul_reg_581_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[5]),
        .Q(next_mul_reg_581[5]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[6]),
        .Q(next_mul_reg_581[6]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[7]),
        .Q(next_mul_reg_581[7]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[8]),
        .Q(next_mul_reg_581[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[8]_i_1 
       (.CI(\next_mul_reg_581_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_581_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul_reg_581_reg[8]_i_1_n_1 ,\next_mul_reg_581_reg[8]_i_1_n_2 ,\next_mul_reg_581_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_139[7:5]}),
        .O(next_mul_fu_279_p2[8:5]),
        .S(phi_mul_reg_139[8:5]));
  FDRE \phi_mul2_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[0]),
        .Q(\phi_mul2_reg_151_reg_n_0_[0] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[10]),
        .Q(\phi_mul2_reg_151_reg_n_0_[10] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[11]),
        .Q(\phi_mul2_reg_151_reg_n_0_[11] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[12]),
        .Q(\phi_mul2_reg_151_reg_n_0_[12] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[13]),
        .Q(\phi_mul2_reg_151_reg_n_0_[13] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[14]),
        .Q(\phi_mul2_reg_151_reg_n_0_[14] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[15]),
        .Q(\phi_mul2_reg_151_reg_n_0_[15] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[16]),
        .Q(\phi_mul2_reg_151_reg_n_0_[16] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[1]),
        .Q(\phi_mul2_reg_151_reg_n_0_[1] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[2]),
        .Q(\phi_mul2_reg_151_reg_n_0_[2] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[3]),
        .Q(\phi_mul2_reg_151_reg_n_0_[3] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[4]),
        .Q(\phi_mul2_reg_151_reg_n_0_[4] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[5]),
        .Q(\phi_mul2_reg_151_reg_n_0_[5] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[6]),
        .Q(\phi_mul2_reg_151_reg_n_0_[6] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[7]),
        .Q(\phi_mul2_reg_151_reg_n_0_[7] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[8]),
        .Q(\phi_mul2_reg_151_reg_n_0_[8] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul3_reg_576[9]),
        .Q(\phi_mul2_reg_151_reg_n_0_[9] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[0]),
        .Q(phi_mul_reg_139[0]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[1]),
        .Q(phi_mul_reg_139[1]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[2]),
        .Q(phi_mul_reg_139[2]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[3]),
        .Q(phi_mul_reg_139[3]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[4]),
        .Q(phi_mul_reg_139[4]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[5]),
        .Q(phi_mul_reg_139[5]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[6]),
        .Q(phi_mul_reg_139[6]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[7]),
        .Q(phi_mul_reg_139[7]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__2_n_0 ),
        .D(next_mul_reg_581[8]),
        .Q(phi_mul_reg_139[8]),
        .R(phi_mul2_reg_151));
  CARRY4 ram_reg_i_107__0
       (.CI(ram_reg_i_121__0_n_0),
        .CO({NLW_ram_reg_i_107__0_CO_UNCONNECTED[3:1],ram_reg_i_107__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_33_reg_621[8]}),
        .O({NLW_ram_reg_i_107__0_O_UNCONNECTED[3:2],data2[9:8]}),
        .S({1'b0,1'b0,ram_reg_i_156__0_n_0,ram_reg_i_157__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_108__1
       (.I0(tmp_33_reg_621[9]),
        .I1(p_0_in[9]),
        .O(ram_reg_i_108__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_109__1
       (.I0(tmp_33_reg_621[8]),
        .I1(p_0_in[8]),
        .O(ram_reg_i_109__1_n_0));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_110__1
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .O(ram_reg_i_110__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_111__1
       (.I0(tmp_24_reg_594_reg_n_97),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(width6_reg_215_reg[8]),
        .I3(tmp_42_reg_672_reg_n_96),
        .I4(width6_reg_215_reg[9]),
        .I5(tmp_24_reg_594_reg_n_96),
        .O(ram_reg_i_111__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_112__1
       (.I0(ram_reg_i_110__1_n_0),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(width6_reg_215_reg[8]),
        .I3(tmp_24_reg_594_reg_n_97),
        .O(ram_reg_i_112__1_n_0));
  CARRY4 ram_reg_i_121__0
       (.CI(ram_reg_i_142__0_n_0),
        .CO({ram_reg_i_121__0_n_0,ram_reg_i_121__0_n_1,ram_reg_i_121__0_n_2,ram_reg_i_121__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[7:4]),
        .O(data2[7:4]),
        .S({ram_reg_i_158_n_0,ram_reg_i_159__0_n_0,ram_reg_i_160__0_n_0,ram_reg_i_161__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_122__0
       (.I0(tmp_33_reg_621[7]),
        .I1(p_0_in[7]),
        .O(ram_reg_i_122__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_123__0
       (.I0(tmp_33_reg_621[6]),
        .I1(p_0_in[6]),
        .O(ram_reg_i_123__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_124__0
       (.I0(tmp_33_reg_621[5]),
        .I1(p_0_in[5]),
        .O(ram_reg_i_124__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_125__1
       (.I0(tmp_33_reg_621[4]),
        .I1(p_0_in[4]),
        .O(ram_reg_i_125__1_n_0));
  (* HLUTNM = "lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_126__1
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .O(ram_reg_i_126__1_n_0));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_127__1
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .O(ram_reg_i_127__1_n_0));
  (* HLUTNM = "lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_128__1
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .O(ram_reg_i_128__1_n_0));
  (* HLUTNM = "lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_129__1
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .O(ram_reg_i_129__1_n_0));
  (* HLUTNM = "lutpair212" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_130__1
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .I3(ram_reg_i_126__1_n_0),
        .O(ram_reg_i_130__1_n_0));
  (* HLUTNM = "lutpair211" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_131__1
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .I3(ram_reg_i_127__1_n_0),
        .O(ram_reg_i_131__1_n_0));
  (* HLUTNM = "lutpair210" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_132__1
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .I3(ram_reg_i_128__1_n_0),
        .O(ram_reg_i_132__1_n_0));
  (* HLUTNM = "lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_133__0
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .I3(ram_reg_i_129__1_n_0),
        .O(ram_reg_i_133__0_n_0));
  CARRY4 ram_reg_i_13__4
       (.CI(ram_reg_i_14__6_n_0),
        .CO(NLW_ram_reg_i_13__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_13__4_O_UNCONNECTED[3:1],input_r_address0[8]}),
        .S({1'b0,1'b0,1'b0,ram_reg_i_17__7_n_0}));
  CARRY4 ram_reg_i_142__0
       (.CI(1'b0),
        .CO({ram_reg_i_142__0_n_0,ram_reg_i_142__0_n_1,ram_reg_i_142__0_n_2,ram_reg_i_142__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[3:0]),
        .O(data2[3:0]),
        .S({ram_reg_i_163__0_n_0,ram_reg_i_164__0_n_0,ram_reg_i_165__0_n_0,ram_reg_i_166__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_143__0
       (.I0(tmp_33_reg_621[3]),
        .I1(p_0_in[3]),
        .O(ram_reg_i_143__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_144__0
       (.I0(tmp_33_reg_621[2]),
        .I1(p_0_in[2]),
        .O(ram_reg_i_144__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_145__0
       (.I0(tmp_33_reg_621[1]),
        .I1(p_0_in[1]),
        .O(ram_reg_i_145__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_146__1
       (.I0(tmp_33_reg_621[0]),
        .I1(width4_0_in_reg_197_reg[0]),
        .O(ram_reg_i_146__1_n_0));
  (* HLUTNM = "lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_147__0
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .O(ram_reg_i_147__0_n_0));
  (* HLUTNM = "lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_148__0
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .O(ram_reg_i_148__0_n_0));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_149__0
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_i_149__0_n_0));
  CARRY4 ram_reg_i_14__6
       (.CI(ram_reg_i_15__6_n_0),
        .CO({ram_reg_i_14__6_n_0,ram_reg_i_14__6_n_1,ram_reg_i_14__6_n_2,ram_reg_i_14__6_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_18__6_n_0,ram_reg_i_19__5_n_0,ram_reg_i_20__5_n_0,ram_reg_i_21__5_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_i_22__7_n_0,ram_reg_i_23__6_n_0,ram_reg_i_24__6_n_0,ram_reg_i_25__5_n_0}));
  (* HLUTNM = "lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_150__0
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .I3(ram_reg_i_147__0_n_0),
        .O(ram_reg_i_150__0_n_0));
  (* HLUTNM = "lutpair207" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_151__0
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .I3(ram_reg_i_148__0_n_0),
        .O(ram_reg_i_151__0_n_0));
  (* HLUTNM = "lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_152__0
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .I3(ram_reg_i_149__0_n_0),
        .O(ram_reg_i_152__0_n_0));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_153__0
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_i_153__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_156__0
       (.I0(tmp_33_reg_621[9]),
        .I1(tmp_43_reg_633_reg__0[9]),
        .O(ram_reg_i_156__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_157__0
       (.I0(tmp_33_reg_621[8]),
        .I1(tmp_43_reg_633_reg__0[8]),
        .O(ram_reg_i_157__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_158
       (.I0(tmp_33_reg_621[7]),
        .I1(tmp_43_reg_633_reg__0[7]),
        .O(ram_reg_i_158_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_159__0
       (.I0(tmp_33_reg_621[6]),
        .I1(tmp_43_reg_633_reg__0[6]),
        .O(ram_reg_i_159__0_n_0));
  CARRY4 ram_reg_i_15__6
       (.CI(1'b0),
        .CO({ram_reg_i_15__6_n_0,ram_reg_i_15__6_n_1,ram_reg_i_15__6_n_2,ram_reg_i_15__6_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_i_26__2_n_0,ram_reg_i_27__1_n_0,ram_reg_i_28__1_n_0,ram_reg_i_29__1_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_i_30__4_n_0,ram_reg_i_31__5_n_0,ram_reg_i_32__2_n_0,ram_reg_i_33__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_160__0
       (.I0(tmp_33_reg_621[5]),
        .I1(tmp_43_reg_633_reg__0[5]),
        .O(ram_reg_i_160__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_161__0
       (.I0(tmp_33_reg_621[4]),
        .I1(tmp_43_reg_633_reg__0[4]),
        .O(ram_reg_i_161__0_n_0));
  CARRY4 ram_reg_i_162__0
       (.CI(1'b0),
        .CO({ram_reg_i_162__0_n_0,ram_reg_i_162__0_n_1,ram_reg_i_162__0_n_2,ram_reg_i_162__0_n_3}),
        .CYINIT(width4_0_in_reg_197_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[4:1]),
        .S(width4_0_in_reg_197_reg[4:1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_163__0
       (.I0(tmp_33_reg_621[3]),
        .I1(tmp_43_reg_633_reg__0[3]),
        .O(ram_reg_i_163__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_164__0
       (.I0(tmp_33_reg_621[2]),
        .I1(tmp_43_reg_633_reg__0[2]),
        .O(ram_reg_i_164__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_165__0
       (.I0(tmp_33_reg_621[1]),
        .I1(tmp_43_reg_633_reg__0[1]),
        .O(ram_reg_i_165__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_166__0
       (.I0(tmp_33_reg_621[0]),
        .I1(tmp_43_reg_633_reg__0[0]),
        .O(ram_reg_i_166__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_17__7
       (.I0(tmp3_reg_628_reg_n_98),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .I2(tmp3_reg_628_reg_n_97),
        .I3(\width3_reg_186_reg_n_0_[8] ),
        .O(ram_reg_i_17__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_18__6
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(tmp3_reg_628_reg_n_99),
        .O(ram_reg_i_18__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_19__5
       (.I0(\width3_reg_186_reg_n_0_[5] ),
        .I1(tmp3_reg_628_reg_n_100),
        .O(ram_reg_i_19__5_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    ram_reg_i_1__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_40_n_0),
        .I4(Q[1]),
        .I5(ram_reg),
        .O(Padding2D_2_array_ce0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_20__5
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(tmp3_reg_628_reg_n_101),
        .O(ram_reg_i_20__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_21__5
       (.I0(\width3_reg_186_reg_n_0_[3] ),
        .I1(tmp3_reg_628_reg_n_102),
        .O(ram_reg_i_21__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_22__7
       (.I0(tmp3_reg_628_reg_n_99),
        .I1(\width3_reg_186_reg_n_0_[6] ),
        .I2(tmp3_reg_628_reg_n_98),
        .I3(\width3_reg_186_reg_n_0_[7] ),
        .O(ram_reg_i_22__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_23__6
       (.I0(tmp3_reg_628_reg_n_100),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .I2(tmp3_reg_628_reg_n_99),
        .I3(\width3_reg_186_reg_n_0_[6] ),
        .O(ram_reg_i_23__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[15]),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_24__6
       (.I0(tmp3_reg_628_reg_n_101),
        .I1(\width3_reg_186_reg_n_0_[4] ),
        .I2(tmp3_reg_628_reg_n_100),
        .I3(\width3_reg_186_reg_n_0_[5] ),
        .O(ram_reg_i_24__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[14]),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_25__5
       (.I0(tmp3_reg_628_reg_n_102),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .I2(tmp3_reg_628_reg_n_101),
        .I3(\width3_reg_186_reg_n_0_[4] ),
        .O(ram_reg_i_25__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[13]),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_26__2
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(tmp3_reg_628_reg_n_103),
        .O(ram_reg_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[12]),
        .O(DIADI[12]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_27__1
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .O(ram_reg_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[11]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_28__1
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[10]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_29__1
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .O(ram_reg_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[9]),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_30__4
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(tmp3_reg_628_reg_n_102),
        .I3(\width3_reg_186_reg_n_0_[3] ),
        .O(ram_reg_i_30__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[8]),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_i_31__5
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(\width3_reg_186_reg_n_0_[1] ),
        .I3(tmp3_reg_628_reg_n_104),
        .O(ram_reg_i_31__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_i_32__2
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .I2(tmp3_reg_628_reg_n_104),
        .I3(\width3_reg_186_reg_n_0_[1] ),
        .O(ram_reg_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[6]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_33__2
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[5]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[4]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[3]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__7
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[2]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__6
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[1]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_38__5
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_0[0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_39__2
       (.I0(width6_reg_21509_out),
        .I1(width4_0_in_reg_1970),
        .I2(ap_CS_fsm_state8),
        .I3(width_reg_163010_out),
        .I4(ap_CS_fsm_state6),
        .I5(Q[1]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_40
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state11),
        .O(ram_reg_i_40_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_43__2
       (.I0(ram_reg_i_67__2_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[9]),
        .I4(data0[9]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[9]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_45__3
       (.I0(ram_reg_i_70__3_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[8]),
        .I4(data0[8]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[8]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_47__3
       (.I0(ram_reg_i_72__2_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[7]),
        .I4(data0[7]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[7]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_49__3
       (.I0(ram_reg_i_75__2_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[6]),
        .I4(data0[6]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[6]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_51__3
       (.I0(ram_reg_i_76__2_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[5]),
        .I4(data0[5]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_53__3
       (.I0(ram_reg_i_77__2_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[4]),
        .I4(data0[4]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_55__3
       (.I0(ram_reg_i_79__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[3]),
        .I4(data0[3]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_57__3
       (.I0(ram_reg_i_82__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[2]),
        .I4(data0[2]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_59__3
       (.I0(ram_reg_i_83__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[1]),
        .I4(data0[1]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[1]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_i_61__3
       (.I0(ram_reg_i_84__1_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[0]),
        .I4(data0[0]),
        .O(grp_padding2d_fix16_2_fu_613_output_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_65__3
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_57_fu_438_p2),
        .O(width4_0_in_reg_1970));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_67__2
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[9]),
        .I2(tmp_35_fu_319_p2_n_96),
        .I3(ap_CS_fsm_state8),
        .I4(data2[9]),
        .O(ram_reg_i_67__2_n_0));
  CARRY4 ram_reg_i_68__2
       (.CI(ram_reg_i_73__2_n_0),
        .CO({NLW_ram_reg_i_68__2_CO_UNCONNECTED[3:1],ram_reg_i_68__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_33_reg_621[8]}),
        .O({NLW_ram_reg_i_68__2_O_UNCONNECTED[3:2],data1[9:8]}),
        .S({1'b0,1'b0,ram_reg_i_108__1_n_0,ram_reg_i_109__1_n_0}));
  CARRY4 ram_reg_i_69__2
       (.CI(ram_reg_i_74__2_n_0),
        .CO({NLW_ram_reg_i_69__2_CO_UNCONNECTED[3:1],ram_reg_i_69__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_110__1_n_0}),
        .O({NLW_ram_reg_i_69__2_O_UNCONNECTED[3:2],data0[9:8]}),
        .S({1'b0,1'b0,ram_reg_i_111__1_n_0,ram_reg_i_112__1_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_70__3
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[8]),
        .I2(tmp_35_fu_319_p2_n_97),
        .I3(ap_CS_fsm_state8),
        .I4(data2[8]),
        .O(ram_reg_i_70__3_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_72__2
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[7]),
        .I2(tmp_35_fu_319_p2_n_98),
        .I3(ap_CS_fsm_state8),
        .I4(data2[7]),
        .O(ram_reg_i_72__2_n_0));
  CARRY4 ram_reg_i_73__2
       (.CI(ram_reg_i_80__1_n_0),
        .CO({ram_reg_i_73__2_n_0,ram_reg_i_73__2_n_1,ram_reg_i_73__2_n_2,ram_reg_i_73__2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[7:4]),
        .O(data1[7:4]),
        .S({ram_reg_i_122__0_n_0,ram_reg_i_123__0_n_0,ram_reg_i_124__0_n_0,ram_reg_i_125__1_n_0}));
  CARRY4 ram_reg_i_74__2
       (.CI(ram_reg_i_81__1_n_0),
        .CO({ram_reg_i_74__2_n_0,ram_reg_i_74__2_n_1,ram_reg_i_74__2_n_2,ram_reg_i_74__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_126__1_n_0,ram_reg_i_127__1_n_0,ram_reg_i_128__1_n_0,ram_reg_i_129__1_n_0}),
        .O(data0[7:4]),
        .S({ram_reg_i_130__1_n_0,ram_reg_i_131__1_n_0,ram_reg_i_132__1_n_0,ram_reg_i_133__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_75__2
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[6]),
        .I2(tmp_35_fu_319_p2_n_99),
        .I3(ap_CS_fsm_state8),
        .I4(data2[6]),
        .O(ram_reg_i_75__2_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_76__2
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[5]),
        .I2(tmp_35_fu_319_p2_n_100),
        .I3(ap_CS_fsm_state8),
        .I4(data2[5]),
        .O(ram_reg_i_76__2_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_77__2
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[4]),
        .I2(tmp_35_fu_319_p2_n_101),
        .I3(ap_CS_fsm_state8),
        .I4(data2[4]),
        .O(ram_reg_i_77__2_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_79__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[3]),
        .I2(tmp_35_fu_319_p2_n_102),
        .I3(ap_CS_fsm_state8),
        .I4(data2[3]),
        .O(ram_reg_i_79__1_n_0));
  CARRY4 ram_reg_i_80__1
       (.CI(1'b0),
        .CO({ram_reg_i_80__1_n_0,ram_reg_i_80__1_n_1,ram_reg_i_80__1_n_2,ram_reg_i_80__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_621[3:0]),
        .O(data1[3:0]),
        .S({ram_reg_i_143__0_n_0,ram_reg_i_144__0_n_0,ram_reg_i_145__0_n_0,ram_reg_i_146__1_n_0}));
  CARRY4 ram_reg_i_81__1
       (.CI(1'b0),
        .CO({ram_reg_i_81__1_n_0,ram_reg_i_81__1_n_1,ram_reg_i_81__1_n_2,ram_reg_i_81__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_147__0_n_0,ram_reg_i_148__0_n_0,ram_reg_i_149__0_n_0,1'b0}),
        .O(data0[3:0]),
        .S({ram_reg_i_150__0_n_0,ram_reg_i_151__0_n_0,ram_reg_i_152__0_n_0,ram_reg_i_153__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_82__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[2]),
        .I2(tmp_35_fu_319_p2_n_103),
        .I3(ap_CS_fsm_state8),
        .I4(data2[2]),
        .O(ram_reg_i_82__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_83__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[1]),
        .I2(tmp_35_fu_319_p2_n_104),
        .I3(ap_CS_fsm_state8),
        .I4(data2[1]),
        .O(ram_reg_i_83__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_i_84__1
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_33_reg_621[0]),
        .I2(tmp_35_fu_319_p2_n_105),
        .I3(ap_CS_fsm_state8),
        .I4(data2[0]),
        .O(ram_reg_i_84__1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_628_reg
       (.A({tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_2__2_n_7,tmp3_reg_628_reg_i_3__2_n_4,tmp3_reg_628_reg_i_3__2_n_5,tmp3_reg_628_reg_i_3__2_n_6,tmp3_reg_628_reg_i_3__2_n_7,tmp3_reg_628_reg_i_4__2_n_4,tmp3_reg_628_reg_i_4__2_n_5,tmp3_reg_628_reg_i_4__2_n_6,tmp3_reg_628_reg_i_4__2_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_53_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_628_reg_P_UNCONNECTED[47:9],tmp3_reg_628_reg_n_97,tmp3_reg_628_reg_n_98,tmp3_reg_628_reg_n_99,tmp3_reg_628_reg_n_100,tmp3_reg_628_reg_n_101,tmp3_reg_628_reg_n_102,tmp3_reg_628_reg_n_103,tmp3_reg_628_reg_n_104,tmp3_reg_628_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_10__2
       (.I0(tmp2_cast_fu_354_p1[5]),
        .I1(phi_mul_reg_139[5]),
        .O(tmp3_reg_628_reg_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_11__2
       (.I0(tmp2_cast_fu_354_p1[4]),
        .I1(phi_mul_reg_139[4]),
        .O(tmp3_reg_628_reg_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_12__2
       (.I0(tmp2_cast_fu_354_p1[3]),
        .I1(phi_mul_reg_139[3]),
        .O(tmp3_reg_628_reg_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_13__2
       (.I0(tmp2_cast_fu_354_p1[2]),
        .I1(phi_mul_reg_139[2]),
        .O(tmp3_reg_628_reg_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_14__2
       (.I0(tmp2_cast_fu_354_p1[1]),
        .I1(phi_mul_reg_139[1]),
        .O(tmp3_reg_628_reg_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp3_reg_628_reg_i_15__2
       (.I0(height1_reg_174_reg[0]),
        .I1(phi_mul_reg_139[0]),
        .O(tmp3_reg_628_reg_i_15__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_16__2
       (.I0(height1_reg_174_reg[8]),
        .O(tmp3_reg_628_reg_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_17__2
       (.I0(height1_reg_174_reg[7]),
        .O(tmp3_reg_628_reg_i_17__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_18__1
       (.I0(height1_reg_174_reg[6]),
        .O(tmp3_reg_628_reg_i_18__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_19__1
       (.I0(height1_reg_174_reg[5]),
        .O(tmp3_reg_628_reg_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp3_reg_628_reg_i_1__2
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .O(tmp_53_reg_6110));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_20__2
       (.I0(height1_reg_174_reg[4]),
        .O(tmp3_reg_628_reg_i_20__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_21__2
       (.I0(height1_reg_174_reg[3]),
        .O(tmp3_reg_628_reg_i_21__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_22__1
       (.I0(height1_reg_174_reg[2]),
        .O(tmp3_reg_628_reg_i_22__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_23__2
       (.I0(height1_reg_174_reg[1]),
        .O(tmp3_reg_628_reg_i_23__2_n_0));
  CARRY4 tmp3_reg_628_reg_i_2__2
       (.CI(tmp3_reg_628_reg_i_3__2_n_0),
        .CO(NLW_tmp3_reg_628_reg_i_2__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp3_reg_628_reg_i_2__2_O_UNCONNECTED[3:1],tmp3_reg_628_reg_i_2__2_n_7}),
        .S({1'b0,1'b0,1'b0,tmp3_reg_628_reg_i_5__2_n_0}));
  CARRY4 tmp3_reg_628_reg_i_3__2
       (.CI(tmp3_reg_628_reg_i_4__2_n_0),
        .CO({tmp3_reg_628_reg_i_3__2_n_0,tmp3_reg_628_reg_i_3__2_n_1,tmp3_reg_628_reg_i_3__2_n_2,tmp3_reg_628_reg_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_354_p1[7:4]),
        .O({tmp3_reg_628_reg_i_3__2_n_4,tmp3_reg_628_reg_i_3__2_n_5,tmp3_reg_628_reg_i_3__2_n_6,tmp3_reg_628_reg_i_3__2_n_7}),
        .S({tmp3_reg_628_reg_i_8__2_n_0,tmp3_reg_628_reg_i_9__2_n_0,tmp3_reg_628_reg_i_10__2_n_0,tmp3_reg_628_reg_i_11__2_n_0}));
  CARRY4 tmp3_reg_628_reg_i_4__2
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_4__2_n_0,tmp3_reg_628_reg_i_4__2_n_1,tmp3_reg_628_reg_i_4__2_n_2,tmp3_reg_628_reg_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_354_p1[3:1],phi_mul_reg_139[0]}),
        .O({tmp3_reg_628_reg_i_4__2_n_4,tmp3_reg_628_reg_i_4__2_n_5,tmp3_reg_628_reg_i_4__2_n_6,tmp3_reg_628_reg_i_4__2_n_7}),
        .S({tmp3_reg_628_reg_i_12__2_n_0,tmp3_reg_628_reg_i_13__2_n_0,tmp3_reg_628_reg_i_14__2_n_0,tmp3_reg_628_reg_i_15__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_5__2
       (.I0(tmp2_cast_fu_354_p1[8]),
        .I1(phi_mul_reg_139[8]),
        .O(tmp3_reg_628_reg_i_5__2_n_0));
  CARRY4 tmp3_reg_628_reg_i_6__2
       (.CI(tmp3_reg_628_reg_i_7__2_n_0),
        .CO({NLW_tmp3_reg_628_reg_i_6__2_CO_UNCONNECTED[3],tmp3_reg_628_reg_i_6__2_n_1,tmp3_reg_628_reg_i_6__2_n_2,tmp3_reg_628_reg_i_6__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,height1_reg_174_reg[7:5]}),
        .O(tmp2_cast_fu_354_p1[8:5]),
        .S({tmp3_reg_628_reg_i_16__2_n_0,tmp3_reg_628_reg_i_17__2_n_0,tmp3_reg_628_reg_i_18__1_n_0,tmp3_reg_628_reg_i_19__1_n_0}));
  CARRY4 tmp3_reg_628_reg_i_7__2
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_7__2_n_0,tmp3_reg_628_reg_i_7__2_n_1,tmp3_reg_628_reg_i_7__2_n_2,tmp3_reg_628_reg_i_7__2_n_3}),
        .CYINIT(height1_reg_174_reg[0]),
        .DI(height1_reg_174_reg[4:1]),
        .O(tmp2_cast_fu_354_p1[4:1]),
        .S({tmp3_reg_628_reg_i_20__2_n_0,tmp3_reg_628_reg_i_21__2_n_0,tmp3_reg_628_reg_i_22__1_n_0,tmp3_reg_628_reg_i_23__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_8__2
       (.I0(tmp2_cast_fu_354_p1[7]),
        .I1(phi_mul_reg_139[7]),
        .O(tmp3_reg_628_reg_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_9__2
       (.I0(tmp2_cast_fu_354_p1[6]),
        .I1(phi_mul_reg_139[6]),
        .O(tmp3_reg_628_reg_i_9__2_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_594_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\depth_reg_128[15]_i_2__2_n_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width_reg_1630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_594_reg_P_UNCONNECTED[47:10],tmp_24_reg_594_reg_n_96,tmp_24_reg_594_reg_n_97,tmp_24_reg_594_reg_n_98,tmp_24_reg_594_reg_n_99,tmp_24_reg_594_reg_n_100,tmp_24_reg_594_reg_n_101,tmp_24_reg_594_reg_n_102,tmp_24_reg_594_reg_n_103,tmp_24_reg_594_reg_n_104,tmp_24_reg_594_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(phi_mul2_reg_151),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_24_reg_594_reg_i_1__2
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .O(width_reg_1630));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_33_fu_364_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_53_fu_342_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_33_fu_364_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_33_fu_364_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_33_fu_364_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_33_fu_364_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_53_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_33_fu_364_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_33_fu_364_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_33_fu_364_p2_n_58,tmp_33_fu_364_p2_n_59,tmp_33_fu_364_p2_n_60,tmp_33_fu_364_p2_n_61,tmp_33_fu_364_p2_n_62,tmp_33_fu_364_p2_n_63,tmp_33_fu_364_p2_n_64,tmp_33_fu_364_p2_n_65,tmp_33_fu_364_p2_n_66,tmp_33_fu_364_p2_n_67,tmp_33_fu_364_p2_n_68,tmp_33_fu_364_p2_n_69,tmp_33_fu_364_p2_n_70,tmp_33_fu_364_p2_n_71,tmp_33_fu_364_p2_n_72,tmp_33_fu_364_p2_n_73,tmp_33_fu_364_p2_n_74,tmp_33_fu_364_p2_n_75,tmp_33_fu_364_p2_n_76,tmp_33_fu_364_p2_n_77,tmp_33_fu_364_p2_n_78,tmp_33_fu_364_p2_n_79,tmp_33_fu_364_p2_n_80,tmp_33_fu_364_p2_n_81,tmp_33_fu_364_p2_n_82,tmp_33_fu_364_p2_n_83,tmp_33_fu_364_p2_n_84,tmp_33_fu_364_p2_n_85,tmp_33_fu_364_p2_n_86,tmp_33_fu_364_p2_n_87,tmp_33_fu_364_p2_n_88,tmp_33_fu_364_p2_n_89,tmp_33_fu_364_p2_n_90,tmp_33_fu_364_p2_n_91,tmp_33_fu_364_p2_n_92,tmp_33_fu_364_p2_n_93,tmp_33_fu_364_p2_n_94,tmp_33_fu_364_p2_n_95,tmp_33_reg_621}),
        .PATTERNBDETECT(NLW_tmp_33_fu_364_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_33_fu_364_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_33_fu_364_p2_n_106,tmp_33_fu_364_p2_n_107,tmp_33_fu_364_p2_n_108,tmp_33_fu_364_p2_n_109,tmp_33_fu_364_p2_n_110,tmp_33_fu_364_p2_n_111,tmp_33_fu_364_p2_n_112,tmp_33_fu_364_p2_n_113,tmp_33_fu_364_p2_n_114,tmp_33_fu_364_p2_n_115,tmp_33_fu_364_p2_n_116,tmp_33_fu_364_p2_n_117,tmp_33_fu_364_p2_n_118,tmp_33_fu_364_p2_n_119,tmp_33_fu_364_p2_n_120,tmp_33_fu_364_p2_n_121,tmp_33_fu_364_p2_n_122,tmp_33_fu_364_p2_n_123,tmp_33_fu_364_p2_n_124,tmp_33_fu_364_p2_n_125,tmp_33_fu_364_p2_n_126,tmp_33_fu_364_p2_n_127,tmp_33_fu_364_p2_n_128,tmp_33_fu_364_p2_n_129,tmp_33_fu_364_p2_n_130,tmp_33_fu_364_p2_n_131,tmp_33_fu_364_p2_n_132,tmp_33_fu_364_p2_n_133,tmp_33_fu_364_p2_n_134,tmp_33_fu_364_p2_n_135,tmp_33_fu_364_p2_n_136,tmp_33_fu_364_p2_n_137,tmp_33_fu_364_p2_n_138,tmp_33_fu_364_p2_n_139,tmp_33_fu_364_p2_n_140,tmp_33_fu_364_p2_n_141,tmp_33_fu_364_p2_n_142,tmp_33_fu_364_p2_n_143,tmp_33_fu_364_p2_n_144,tmp_33_fu_364_p2_n_145,tmp_33_fu_364_p2_n_146,tmp_33_fu_364_p2_n_147,tmp_33_fu_364_p2_n_148,tmp_33_fu_364_p2_n_149,tmp_33_fu_364_p2_n_150,tmp_33_fu_364_p2_n_151,tmp_33_fu_364_p2_n_152,tmp_33_fu_364_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_33_fu_364_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_10__1
       (.I0(height1_reg_174_reg[11]),
        .I1(\phi_mul2_reg_151_reg_n_0_[11] ),
        .O(tmp_33_fu_364_p2_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_11__1
       (.I0(height1_reg_174_reg[10]),
        .I1(\phi_mul2_reg_151_reg_n_0_[10] ),
        .O(tmp_33_fu_364_p2_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_12__1
       (.I0(height1_reg_174_reg[9]),
        .I1(\phi_mul2_reg_151_reg_n_0_[9] ),
        .O(tmp_33_fu_364_p2_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_13__1
       (.I0(height1_reg_174_reg[8]),
        .I1(\phi_mul2_reg_151_reg_n_0_[8] ),
        .O(tmp_33_fu_364_p2_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_14__1
       (.I0(height1_reg_174_reg[7]),
        .I1(\phi_mul2_reg_151_reg_n_0_[7] ),
        .O(tmp_33_fu_364_p2_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_15__1
       (.I0(height1_reg_174_reg[6]),
        .I1(\phi_mul2_reg_151_reg_n_0_[6] ),
        .O(tmp_33_fu_364_p2_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_16__1
       (.I0(height1_reg_174_reg[5]),
        .I1(\phi_mul2_reg_151_reg_n_0_[5] ),
        .O(tmp_33_fu_364_p2_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_17__1
       (.I0(height1_reg_174_reg[4]),
        .I1(\phi_mul2_reg_151_reg_n_0_[4] ),
        .O(tmp_33_fu_364_p2_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_18__1
       (.I0(height1_reg_174_reg[3]),
        .I1(\phi_mul2_reg_151_reg_n_0_[3] ),
        .O(tmp_33_fu_364_p2_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_19__1
       (.I0(height1_reg_174_reg[2]),
        .I1(\phi_mul2_reg_151_reg_n_0_[2] ),
        .O(tmp_33_fu_364_p2_i_19__1_n_0));
  CARRY4 tmp_33_fu_364_p2_i_1__1
       (.CI(tmp_33_fu_364_p2_i_2__1_n_0),
        .CO(NLW_tmp_33_fu_364_p2_i_1__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_33_fu_364_p2_i_1__1_O_UNCONNECTED[3:1],tmp_53_fu_342_p2[16]}),
        .S({1'b0,1'b0,1'b0,\phi_mul2_reg_151_reg_n_0_[16] }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_20__1
       (.I0(height1_reg_174_reg[1]),
        .I1(\phi_mul2_reg_151_reg_n_0_[1] ),
        .O(tmp_33_fu_364_p2_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_21__1
       (.I0(height1_reg_174_reg[0]),
        .I1(\phi_mul2_reg_151_reg_n_0_[0] ),
        .O(tmp_33_fu_364_p2_i_21__1_n_0));
  CARRY4 tmp_33_fu_364_p2_i_2__1
       (.CI(tmp_33_fu_364_p2_i_3__1_n_0),
        .CO({tmp_33_fu_364_p2_i_2__1_n_0,tmp_33_fu_364_p2_i_2__1_n_1,tmp_33_fu_364_p2_i_2__1_n_2,tmp_33_fu_364_p2_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[15:12]),
        .O(tmp_53_fu_342_p2[15:12]),
        .S({tmp_33_fu_364_p2_i_6__1_n_0,tmp_33_fu_364_p2_i_7__1_n_0,tmp_33_fu_364_p2_i_8__1_n_0,tmp_33_fu_364_p2_i_9__1_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_3__1
       (.CI(tmp_33_fu_364_p2_i_4__1_n_0),
        .CO({tmp_33_fu_364_p2_i_3__1_n_0,tmp_33_fu_364_p2_i_3__1_n_1,tmp_33_fu_364_p2_i_3__1_n_2,tmp_33_fu_364_p2_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[11:8]),
        .O(tmp_53_fu_342_p2[11:8]),
        .S({tmp_33_fu_364_p2_i_10__1_n_0,tmp_33_fu_364_p2_i_11__1_n_0,tmp_33_fu_364_p2_i_12__1_n_0,tmp_33_fu_364_p2_i_13__1_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_4__1
       (.CI(tmp_33_fu_364_p2_i_5__1_n_0),
        .CO({tmp_33_fu_364_p2_i_4__1_n_0,tmp_33_fu_364_p2_i_4__1_n_1,tmp_33_fu_364_p2_i_4__1_n_2,tmp_33_fu_364_p2_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[7:4]),
        .O(tmp_53_fu_342_p2[7:4]),
        .S({tmp_33_fu_364_p2_i_14__1_n_0,tmp_33_fu_364_p2_i_15__1_n_0,tmp_33_fu_364_p2_i_16__1_n_0,tmp_33_fu_364_p2_i_17__1_n_0}));
  CARRY4 tmp_33_fu_364_p2_i_5__1
       (.CI(1'b0),
        .CO({tmp_33_fu_364_p2_i_5__1_n_0,tmp_33_fu_364_p2_i_5__1_n_1,tmp_33_fu_364_p2_i_5__1_n_2,tmp_33_fu_364_p2_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[3:0]),
        .O(tmp_53_fu_342_p2[3:0]),
        .S({tmp_33_fu_364_p2_i_18__1_n_0,tmp_33_fu_364_p2_i_19__1_n_0,tmp_33_fu_364_p2_i_20__1_n_0,tmp_33_fu_364_p2_i_21__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_6__1
       (.I0(height1_reg_174_reg[15]),
        .I1(\phi_mul2_reg_151_reg_n_0_[15] ),
        .O(tmp_33_fu_364_p2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_7__1
       (.I0(height1_reg_174_reg[14]),
        .I1(\phi_mul2_reg_151_reg_n_0_[14] ),
        .O(tmp_33_fu_364_p2_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_8__1
       (.I0(height1_reg_174_reg[13]),
        .I1(\phi_mul2_reg_151_reg_n_0_[13] ),
        .O(tmp_33_fu_364_p2_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_364_p2_i_9__1
       (.I0(height1_reg_174_reg[12]),
        .I1(\phi_mul2_reg_151_reg_n_0_[12] ),
        .O(tmp_33_fu_364_p2_i_9__1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_35_fu_319_p2
       (.A({next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9],next_mul3_reg_576[9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_35_fu_319_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_35_fu_319_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_313_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_35_fu_319_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_35_fu_319_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_128[15]_i_2__2_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_163010_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(width_reg_1630),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_35_fu_319_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_35_fu_319_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_35_fu_319_p2_P_UNCONNECTED[47:10],tmp_35_fu_319_p2_n_96,tmp_35_fu_319_p2_n_97,tmp_35_fu_319_p2_n_98,tmp_35_fu_319_p2_n_99,tmp_35_fu_319_p2_n_100,tmp_35_fu_319_p2_n_101,tmp_35_fu_319_p2_n_102,tmp_35_fu_319_p2_n_103,tmp_35_fu_319_p2_n_104,tmp_35_fu_319_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_35_fu_319_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_35_fu_319_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_35_fu_319_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul2_reg_151),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(width_reg_1630),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_35_fu_319_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_35_fu_319_p2_i_1__1
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_31_fu_308_p2),
        .O(width_reg_163010_out));
  CARRY4 tmp_35_fu_319_p2_i_2__1
       (.CI(tmp_35_fu_319_p2_i_3__1_n_0),
        .CO(NLW_tmp_35_fu_319_p2_i_2__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_35_fu_319_p2_i_2__1_O_UNCONNECTED[3:1],width_1_fu_313_p2[9]}),
        .S({1'b0,1'b0,1'b0,width_reg_163_reg[9]}));
  CARRY4 tmp_35_fu_319_p2_i_3__1
       (.CI(tmp_35_fu_319_p2_i_4__1_n_0),
        .CO({tmp_35_fu_319_p2_i_3__1_n_0,tmp_35_fu_319_p2_i_3__1_n_1,tmp_35_fu_319_p2_i_3__1_n_2,tmp_35_fu_319_p2_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[8:5]),
        .S(width_reg_163_reg[8:5]));
  CARRY4 tmp_35_fu_319_p2_i_4__1
       (.CI(1'b0),
        .CO({tmp_35_fu_319_p2_i_4__1_n_0,tmp_35_fu_319_p2_i_4__1_n_1,tmp_35_fu_319_p2_i_4__1_n_2,tmp_35_fu_319_p2_i_4__1_n_3}),
        .CYINIT(width_reg_163_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[4:1]),
        .S(width_reg_163_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_35_fu_319_p2_i_5__1
       (.I0(width_reg_163_reg[0]),
        .O(width_1_fu_313_p2[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_42_reg_672_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width6_reg_2150),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_42_reg_672_reg_P_UNCONNECTED[47:10],tmp_42_reg_672_reg_n_96,tmp_42_reg_672_reg_n_97,tmp_42_reg_672_reg_n_98,tmp_42_reg_672_reg_n_99,tmp_42_reg_672_reg_n_100,tmp_42_reg_672_reg_n_101,tmp_42_reg_672_reg_n_102,tmp_42_reg_672_reg_n_103,tmp_42_reg_672_reg_n_104,tmp_42_reg_672_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_42_reg_672_reg_i_1__2
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_38_fu_473_p2),
        .O(width6_reg_2150));
  FDRE \tmp_43_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[0] ),
        .Q(tmp_43_reg_633_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[1] ),
        .Q(tmp_43_reg_633_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[2] ),
        .Q(tmp_43_reg_633_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[3] ),
        .Q(tmp_43_reg_633_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[4] ),
        .Q(tmp_43_reg_633_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[5] ),
        .Q(tmp_43_reg_633_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[6] ),
        .Q(tmp_43_reg_633_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[7] ),
        .Q(tmp_43_reg_633_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[8] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[8] ),
        .Q(tmp_43_reg_633_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_633_reg[9] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[9] ),
        .Q(tmp_43_reg_633_reg__0[9]),
        .R(1'b0));
  FDSE \width3_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[0]),
        .Q(\width3_reg_186_reg_n_0_[0] ),
        .S(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[10]),
        .Q(\width3_reg_186_reg_n_0_[10] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[11]),
        .Q(\width3_reg_186_reg_n_0_[11] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[12]),
        .Q(\width3_reg_186_reg_n_0_[12] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[13]),
        .Q(\width3_reg_186_reg_n_0_[13] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[14]),
        .Q(\width3_reg_186_reg_n_0_[14] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[15]),
        .Q(\width3_reg_186_reg_n_0_[15] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[1]),
        .Q(\width3_reg_186_reg_n_0_[1] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[2]),
        .Q(\width3_reg_186_reg_n_0_[2] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[3]),
        .Q(\width3_reg_186_reg_n_0_[3] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[4]),
        .Q(\width3_reg_186_reg_n_0_[4] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[5]),
        .Q(\width3_reg_186_reg_n_0_[5] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[6]),
        .Q(\width3_reg_186_reg_n_0_[6] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[7]),
        .Q(\width3_reg_186_reg_n_0_[7] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[8]),
        .Q(\width3_reg_186_reg_n_0_[8] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[9]),
        .Q(\width3_reg_186_reg_n_0_[9] ),
        .R(ap_CS_fsm_state6));
  LUT4 #(
    .INIT(16'hF444)) 
    \width4_0_in_reg_197[0]_i_1__2 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(tmp_57_fu_438_p2),
        .I3(ap_CS_fsm_state9),
        .O(\width4_0_in_reg_197[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_3 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[0]),
        .O(\width4_0_in_reg_197[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[0]_i_4__2 
       (.I0(width4_0_in_reg_197_reg[3]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_5__2 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[2]),
        .O(\width4_0_in_reg_197[0]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_6__1 
       (.I0(tmp_44_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[1]),
        .O(\width4_0_in_reg_197[0]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h75)) 
    \width4_0_in_reg_197[0]_i_7__2 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_2__2 
       (.I0(width4_0_in_reg_197_reg[15]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_3__2 
       (.I0(width4_0_in_reg_197_reg[14]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_4__2 
       (.I0(width4_0_in_reg_197_reg[13]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_5__2 
       (.I0(width4_0_in_reg_197_reg[12]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_2__2 
       (.I0(width4_0_in_reg_197_reg[7]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_3__2 
       (.I0(width4_0_in_reg_197_reg[6]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_4__2 
       (.I0(width4_0_in_reg_197_reg[5]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_5__2 
       (.I0(width4_0_in_reg_197_reg[4]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_2__2 
       (.I0(width4_0_in_reg_197_reg[11]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_3__2 
       (.I0(width4_0_in_reg_197_reg[10]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_4__2 
       (.I0(width4_0_in_reg_197_reg[9]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_5__2 
       (.I0(width4_0_in_reg_197_reg[8]),
        .I1(tmp_44_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_5__2_n_0 ));
  FDRE \width4_0_in_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__2_n_7 ),
        .Q(width4_0_in_reg_197_reg[0]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\width4_0_in_reg_197_reg[0]_i_2__2_n_0 ,\width4_0_in_reg_197_reg[0]_i_2__2_n_1 ,\width4_0_in_reg_197_reg[0]_i_2__2_n_2 ,\width4_0_in_reg_197_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\width4_0_in_reg_197[0]_i_3_n_0 }),
        .O({\width4_0_in_reg_197_reg[0]_i_2__2_n_4 ,\width4_0_in_reg_197_reg[0]_i_2__2_n_5 ,\width4_0_in_reg_197_reg[0]_i_2__2_n_6 ,\width4_0_in_reg_197_reg[0]_i_2__2_n_7 }),
        .S({\width4_0_in_reg_197[0]_i_4__2_n_0 ,\width4_0_in_reg_197[0]_i_5__2_n_0 ,\width4_0_in_reg_197[0]_i_6__1_n_0 ,\width4_0_in_reg_197[0]_i_7__2_n_0 }));
  FDRE \width4_0_in_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__2_n_5 ),
        .Q(width4_0_in_reg_197_reg[10]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__2_n_4 ),
        .Q(width4_0_in_reg_197_reg[11]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__2_n_7 ),
        .Q(width4_0_in_reg_197_reg[12]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[12]_i_1__2 
       (.CI(\width4_0_in_reg_197_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_width4_0_in_reg_197_reg[12]_i_1__2_CO_UNCONNECTED [3],\width4_0_in_reg_197_reg[12]_i_1__2_n_1 ,\width4_0_in_reg_197_reg[12]_i_1__2_n_2 ,\width4_0_in_reg_197_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[12]_i_1__2_n_4 ,\width4_0_in_reg_197_reg[12]_i_1__2_n_5 ,\width4_0_in_reg_197_reg[12]_i_1__2_n_6 ,\width4_0_in_reg_197_reg[12]_i_1__2_n_7 }),
        .S({\width4_0_in_reg_197[12]_i_2__2_n_0 ,\width4_0_in_reg_197[12]_i_3__2_n_0 ,\width4_0_in_reg_197[12]_i_4__2_n_0 ,\width4_0_in_reg_197[12]_i_5__2_n_0 }));
  FDRE \width4_0_in_reg_197_reg[13] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__2_n_6 ),
        .Q(width4_0_in_reg_197_reg[13]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[14] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__2_n_5 ),
        .Q(width4_0_in_reg_197_reg[14]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[15] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__2_n_4 ),
        .Q(width4_0_in_reg_197_reg[15]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__2_n_6 ),
        .Q(width4_0_in_reg_197_reg[1]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__2_n_5 ),
        .Q(width4_0_in_reg_197_reg[2]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__2_n_4 ),
        .Q(width4_0_in_reg_197_reg[3]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__2_n_7 ),
        .Q(width4_0_in_reg_197_reg[4]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[4]_i_1__2 
       (.CI(\width4_0_in_reg_197_reg[0]_i_2__2_n_0 ),
        .CO({\width4_0_in_reg_197_reg[4]_i_1__2_n_0 ,\width4_0_in_reg_197_reg[4]_i_1__2_n_1 ,\width4_0_in_reg_197_reg[4]_i_1__2_n_2 ,\width4_0_in_reg_197_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[4]_i_1__2_n_4 ,\width4_0_in_reg_197_reg[4]_i_1__2_n_5 ,\width4_0_in_reg_197_reg[4]_i_1__2_n_6 ,\width4_0_in_reg_197_reg[4]_i_1__2_n_7 }),
        .S({\width4_0_in_reg_197[4]_i_2__2_n_0 ,\width4_0_in_reg_197[4]_i_3__2_n_0 ,\width4_0_in_reg_197[4]_i_4__2_n_0 ,\width4_0_in_reg_197[4]_i_5__2_n_0 }));
  FDRE \width4_0_in_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__2_n_6 ),
        .Q(width4_0_in_reg_197_reg[5]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__2_n_5 ),
        .Q(width4_0_in_reg_197_reg[6]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__2_n_4 ),
        .Q(width4_0_in_reg_197_reg[7]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__2_n_7 ),
        .Q(width4_0_in_reg_197_reg[8]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[8]_i_1__2 
       (.CI(\width4_0_in_reg_197_reg[4]_i_1__2_n_0 ),
        .CO({\width4_0_in_reg_197_reg[8]_i_1__2_n_0 ,\width4_0_in_reg_197_reg[8]_i_1__2_n_1 ,\width4_0_in_reg_197_reg[8]_i_1__2_n_2 ,\width4_0_in_reg_197_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[8]_i_1__2_n_4 ,\width4_0_in_reg_197_reg[8]_i_1__2_n_5 ,\width4_0_in_reg_197_reg[8]_i_1__2_n_6 ,\width4_0_in_reg_197_reg[8]_i_1__2_n_7 }),
        .S({\width4_0_in_reg_197[8]_i_2__2_n_0 ,\width4_0_in_reg_197[8]_i_3__2_n_0 ,\width4_0_in_reg_197[8]_i_4__2_n_0 ,\width4_0_in_reg_197[8]_i_5__2_n_0 }));
  FDRE \width4_0_in_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__2_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__2_n_6 ),
        .Q(width4_0_in_reg_197_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \width6_reg_215[0]_i_1__2 
       (.I0(ap_CS_fsm_state11),
        .I1(tmp_46_fu_486_p2),
        .O(width6_reg_21509_out));
  LUT1 #(
    .INIT(2'h1)) 
    \width6_reg_215[0]_i_3__2 
       (.I0(width6_reg_215_reg[0]),
        .O(\width6_reg_215[0]_i_3__2_n_0 ));
  FDRE \width6_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__2_n_7 ),
        .Q(width6_reg_215_reg[0]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\width6_reg_215_reg[0]_i_2__2_n_0 ,\width6_reg_215_reg[0]_i_2__2_n_1 ,\width6_reg_215_reg[0]_i_2__2_n_2 ,\width6_reg_215_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width6_reg_215_reg[0]_i_2__2_n_4 ,\width6_reg_215_reg[0]_i_2__2_n_5 ,\width6_reg_215_reg[0]_i_2__2_n_6 ,\width6_reg_215_reg[0]_i_2__2_n_7 }),
        .S({width6_reg_215_reg[3:1],\width6_reg_215[0]_i_3__2_n_0 }));
  FDRE \width6_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__2_n_5 ),
        .Q(width6_reg_215_reg[10]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__2_n_4 ),
        .Q(width6_reg_215_reg[11]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__2_n_7 ),
        .Q(width6_reg_215_reg[12]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[12]_i_1__2 
       (.CI(\width6_reg_215_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_width6_reg_215_reg[12]_i_1__2_CO_UNCONNECTED [3],\width6_reg_215_reg[12]_i_1__2_n_1 ,\width6_reg_215_reg[12]_i_1__2_n_2 ,\width6_reg_215_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[12]_i_1__2_n_4 ,\width6_reg_215_reg[12]_i_1__2_n_5 ,\width6_reg_215_reg[12]_i_1__2_n_6 ,\width6_reg_215_reg[12]_i_1__2_n_7 }),
        .S(width6_reg_215_reg[15:12]));
  FDRE \width6_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__2_n_6 ),
        .Q(width6_reg_215_reg[13]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__2_n_5 ),
        .Q(width6_reg_215_reg[14]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__2_n_4 ),
        .Q(width6_reg_215_reg[15]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__2_n_6 ),
        .Q(width6_reg_215_reg[1]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__2_n_5 ),
        .Q(width6_reg_215_reg[2]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__2_n_4 ),
        .Q(width6_reg_215_reg[3]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__2_n_7 ),
        .Q(width6_reg_215_reg[4]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[4]_i_1__2 
       (.CI(\width6_reg_215_reg[0]_i_2__2_n_0 ),
        .CO({\width6_reg_215_reg[4]_i_1__2_n_0 ,\width6_reg_215_reg[4]_i_1__2_n_1 ,\width6_reg_215_reg[4]_i_1__2_n_2 ,\width6_reg_215_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[4]_i_1__2_n_4 ,\width6_reg_215_reg[4]_i_1__2_n_5 ,\width6_reg_215_reg[4]_i_1__2_n_6 ,\width6_reg_215_reg[4]_i_1__2_n_7 }),
        .S(width6_reg_215_reg[7:4]));
  FDRE \width6_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__2_n_6 ),
        .Q(width6_reg_215_reg[5]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__2_n_5 ),
        .Q(width6_reg_215_reg[6]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__2_n_4 ),
        .Q(width6_reg_215_reg[7]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__2_n_7 ),
        .Q(width6_reg_215_reg[8]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[8]_i_1__2 
       (.CI(\width6_reg_215_reg[4]_i_1__2_n_0 ),
        .CO({\width6_reg_215_reg[8]_i_1__2_n_0 ,\width6_reg_215_reg[8]_i_1__2_n_1 ,\width6_reg_215_reg[8]_i_1__2_n_2 ,\width6_reg_215_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[8]_i_1__2_n_4 ,\width6_reg_215_reg[8]_i_1__2_n_5 ,\width6_reg_215_reg[8]_i_1__2_n_6 ,\width6_reg_215_reg[8]_i_1__2_n_7 }),
        .S(width6_reg_215_reg[11:8]));
  FDRE \width6_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__2_n_6 ),
        .Q(width6_reg_215_reg[9]),
        .R(width6_reg_2150));
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_646[0]_i_1__2 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .O(width_3_fu_409_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \width_3_reg_646[15]_i_1__2 
       (.I0(input_r_ce0),
        .I1(tmp_44_fu_384_p2),
        .O(width_3_reg_6460));
  FDRE \width_3_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[0]),
        .Q(width_3_reg_646[0]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[10]),
        .Q(width_3_reg_646[10]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[11]),
        .Q(width_3_reg_646[11]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[12]),
        .Q(width_3_reg_646[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[12]_i_1__2 
       (.CI(\width_3_reg_646_reg[8]_i_1__2_n_0 ),
        .CO({\width_3_reg_646_reg[12]_i_1__2_n_0 ,\width_3_reg_646_reg[12]_i_1__2_n_1 ,\width_3_reg_646_reg[12]_i_1__2_n_2 ,\width_3_reg_646_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[12:9]),
        .S({\width3_reg_186_reg_n_0_[12] ,\width3_reg_186_reg_n_0_[11] ,\width3_reg_186_reg_n_0_[10] ,\width3_reg_186_reg_n_0_[9] }));
  FDRE \width_3_reg_646_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[13]),
        .Q(width_3_reg_646[13]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[14]),
        .Q(width_3_reg_646[14]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[15]),
        .Q(width_3_reg_646[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[15]_i_2__2 
       (.CI(\width_3_reg_646_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_width_3_reg_646_reg[15]_i_2__2_CO_UNCONNECTED [3:2],\width_3_reg_646_reg[15]_i_2__2_n_2 ,\width_3_reg_646_reg[15]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_646_reg[15]_i_2__2_O_UNCONNECTED [3],width_3_fu_409_p2[15:13]}),
        .S({1'b0,\width3_reg_186_reg_n_0_[15] ,\width3_reg_186_reg_n_0_[14] ,\width3_reg_186_reg_n_0_[13] }));
  FDRE \width_3_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[1]),
        .Q(width_3_reg_646[1]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[2]),
        .Q(width_3_reg_646[2]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[3]),
        .Q(width_3_reg_646[3]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[4]),
        .Q(width_3_reg_646[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\width_3_reg_646_reg[4]_i_1__2_n_0 ,\width_3_reg_646_reg[4]_i_1__2_n_1 ,\width_3_reg_646_reg[4]_i_1__2_n_2 ,\width_3_reg_646_reg[4]_i_1__2_n_3 }),
        .CYINIT(\width3_reg_186_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[4:1]),
        .S({\width3_reg_186_reg_n_0_[4] ,\width3_reg_186_reg_n_0_[3] ,\width3_reg_186_reg_n_0_[2] ,\width3_reg_186_reg_n_0_[1] }));
  FDRE \width_3_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[5]),
        .Q(width_3_reg_646[5]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[6]),
        .Q(width_3_reg_646[6]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[7]),
        .Q(width_3_reg_646[7]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[8]),
        .Q(width_3_reg_646[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[8]_i_1__2 
       (.CI(\width_3_reg_646_reg[4]_i_1__2_n_0 ),
        .CO({\width_3_reg_646_reg[8]_i_1__2_n_0 ,\width_3_reg_646_reg[8]_i_1__2_n_1 ,\width_3_reg_646_reg[8]_i_1__2_n_2 ,\width_3_reg_646_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[8:5]),
        .S({\width3_reg_186_reg_n_0_[8] ,\width3_reg_186_reg_n_0_[7] ,\width3_reg_186_reg_n_0_[6] ,\width3_reg_186_reg_n_0_[5] }));
  FDRE \width_3_reg_646_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[9]),
        .Q(width_3_reg_646[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_163[0]_i_2__2 
       (.I0(width_reg_163_reg[0]),
        .O(\width_reg_163[0]_i_2__2_n_0 ));
  FDRE \width_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__2_n_7 ),
        .Q(width_reg_163_reg[0]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\width_reg_163_reg[0]_i_1__2_n_0 ,\width_reg_163_reg[0]_i_1__2_n_1 ,\width_reg_163_reg[0]_i_1__2_n_2 ,\width_reg_163_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_163_reg[0]_i_1__2_n_4 ,\width_reg_163_reg[0]_i_1__2_n_5 ,\width_reg_163_reg[0]_i_1__2_n_6 ,\width_reg_163_reg[0]_i_1__2_n_7 }),
        .S({width_reg_163_reg[3:1],\width_reg_163[0]_i_2__2_n_0 }));
  FDRE \width_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__2_n_5 ),
        .Q(width_reg_163_reg[10]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__2_n_4 ),
        .Q(width_reg_163_reg[11]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__2_n_7 ),
        .Q(width_reg_163_reg[12]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[12]_i_1__2 
       (.CI(\width_reg_163_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_width_reg_163_reg[12]_i_1__2_CO_UNCONNECTED [3],\width_reg_163_reg[12]_i_1__2_n_1 ,\width_reg_163_reg[12]_i_1__2_n_2 ,\width_reg_163_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[12]_i_1__2_n_4 ,\width_reg_163_reg[12]_i_1__2_n_5 ,\width_reg_163_reg[12]_i_1__2_n_6 ,\width_reg_163_reg[12]_i_1__2_n_7 }),
        .S(width_reg_163_reg[15:12]));
  FDRE \width_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__2_n_6 ),
        .Q(width_reg_163_reg[13]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__2_n_5 ),
        .Q(width_reg_163_reg[14]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__2_n_4 ),
        .Q(width_reg_163_reg[15]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__2_n_6 ),
        .Q(width_reg_163_reg[1]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__2_n_5 ),
        .Q(width_reg_163_reg[2]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__2_n_4 ),
        .Q(width_reg_163_reg[3]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__2_n_7 ),
        .Q(width_reg_163_reg[4]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[4]_i_1__2 
       (.CI(\width_reg_163_reg[0]_i_1__2_n_0 ),
        .CO({\width_reg_163_reg[4]_i_1__2_n_0 ,\width_reg_163_reg[4]_i_1__2_n_1 ,\width_reg_163_reg[4]_i_1__2_n_2 ,\width_reg_163_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[4]_i_1__2_n_4 ,\width_reg_163_reg[4]_i_1__2_n_5 ,\width_reg_163_reg[4]_i_1__2_n_6 ,\width_reg_163_reg[4]_i_1__2_n_7 }),
        .S(width_reg_163_reg[7:4]));
  FDRE \width_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__2_n_6 ),
        .Q(width_reg_163_reg[5]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__2_n_5 ),
        .Q(width_reg_163_reg[6]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__2_n_4 ),
        .Q(width_reg_163_reg[7]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__2_n_7 ),
        .Q(width_reg_163_reg[8]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[8]_i_1__2 
       (.CI(\width_reg_163_reg[4]_i_1__2_n_0 ),
        .CO({\width_reg_163_reg[8]_i_1__2_n_0 ,\width_reg_163_reg[8]_i_1__2_n_1 ,\width_reg_163_reg[8]_i_1__2_n_2 ,\width_reg_163_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[8]_i_1__2_n_4 ,\width_reg_163_reg[8]_i_1__2_n_5 ,\width_reg_163_reg[8]_i_1__2_n_6 ,\width_reg_163_reg[8]_i_1__2_n_7 }),
        .S(width_reg_163_reg[11:8]));
  FDRE \width_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__2_n_6 ),
        .Q(width_reg_163_reg[9]),
        .R(width_reg_1630));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16_3" *) 
module design_1_network_0_0_padding2d_fix16_3
   (WEA,
    D,
    \ap_CS_fsm_reg[10]_0 ,
    input_r_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    d0,
    grp_padding2d_fix16_3_fu_587_output_r_address0,
    input_r_address0,
    Q,
    grp_padding2d_fix16_3_fu_587_ap_start_reg,
    q0,
    ap_clk,
    SR);
  output [0:0]WEA;
  output [1:0]D;
  output \ap_CS_fsm_reg[10]_0 ;
  output input_r_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [15:0]d0;
  output [11:0]grp_padding2d_fix16_3_fu_587_output_r_address0;
  output [11:0]input_r_address0;
  input [1:0]Q;
  input grp_padding2d_fix16_3_fu_587_ap_start_reg;
  input [15:0]q0;
  input ap_clk;
  input [0:0]SR;

  wire [15:0]A;
  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[10]_i_10__0_n_0 ;
  wire \ap_CS_fsm[10]_i_4__0_n_0 ;
  wire \ap_CS_fsm[10]_i_5__0_n_0 ;
  wire \ap_CS_fsm[10]_i_6__0_n_0 ;
  wire \ap_CS_fsm[10]_i_7__0_n_0 ;
  wire \ap_CS_fsm[10]_i_8__1_n_0 ;
  wire \ap_CS_fsm[10]_i_9__0_n_0 ;
  wire \ap_CS_fsm[2]_i_4__5_n_0 ;
  wire \ap_CS_fsm[2]_i_5__5_n_0 ;
  wire \ap_CS_fsm[2]_i_6__5_n_0 ;
  wire \ap_CS_fsm[2]_i_7__5_n_0 ;
  wire \ap_CS_fsm[2]_i_8__9_n_0 ;
  wire \ap_CS_fsm[2]_i_9__5_n_0 ;
  wire \ap_CS_fsm[3]_i_10__0_n_0 ;
  wire \ap_CS_fsm[3]_i_4__5_n_0 ;
  wire \ap_CS_fsm[3]_i_5__1_n_0 ;
  wire \ap_CS_fsm[3]_i_6__1_n_0 ;
  wire \ap_CS_fsm[3]_i_7__1_n_0 ;
  wire \ap_CS_fsm[3]_i_8__5_n_0 ;
  wire \ap_CS_fsm[3]_i_9__4_n_0 ;
  wire \ap_CS_fsm[4]_i_1__11_n_0 ;
  wire \ap_CS_fsm[7]_i_1__6_n_0 ;
  wire \ap_CS_fsm[8]_i_10__0_n_0 ;
  wire \ap_CS_fsm[8]_i_11__0_n_0 ;
  wire \ap_CS_fsm[8]_i_12__0_n_0 ;
  wire \ap_CS_fsm[8]_i_13__1_n_0 ;
  wire \ap_CS_fsm[8]_i_14__0_n_0 ;
  wire \ap_CS_fsm[8]_i_15__0_n_0 ;
  wire \ap_CS_fsm[8]_i_16_n_0 ;
  wire \ap_CS_fsm[8]_i_17_n_0 ;
  wire \ap_CS_fsm[8]_i_18__1_n_0 ;
  wire \ap_CS_fsm[8]_i_19__0_n_0 ;
  wire \ap_CS_fsm[8]_i_20__0_n_0 ;
  wire \ap_CS_fsm[8]_i_21__0_n_0 ;
  wire \ap_CS_fsm[8]_i_22__0_n_0 ;
  wire \ap_CS_fsm[8]_i_5__0_n_0 ;
  wire \ap_CS_fsm[8]_i_6__0_n_0 ;
  wire \ap_CS_fsm[8]_i_7__0_n_0 ;
  wire \ap_CS_fsm[8]_i_8__0_n_0 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[10]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[10]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[10]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[10]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_23_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_24_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_24_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_24_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_24_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[8]_i_9__0_n_0 ;
  wire \ap_CS_fsm_reg[8]_i_9__0_n_1 ;
  wire \ap_CS_fsm_reg[8]_i_9__0_n_2 ;
  wire \ap_CS_fsm_reg[8]_i_9__0_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire [15:0]d0;
  wire [11:0]data0;
  wire [11:0]data1;
  wire [11:0]data2;
  wire [15:0]depth_1_fu_289_p2;
  wire [15:0]depth_1_reg_589;
  wire \depth_1_reg_589_reg[12]_i_1__0_n_0 ;
  wire \depth_1_reg_589_reg[12]_i_1__0_n_1 ;
  wire \depth_1_reg_589_reg[12]_i_1__0_n_2 ;
  wire \depth_1_reg_589_reg[12]_i_1__0_n_3 ;
  wire \depth_1_reg_589_reg[15]_i_1__0_n_2 ;
  wire \depth_1_reg_589_reg[15]_i_1__0_n_3 ;
  wire \depth_1_reg_589_reg[4]_i_1__0_n_0 ;
  wire \depth_1_reg_589_reg[4]_i_1__0_n_1 ;
  wire \depth_1_reg_589_reg[4]_i_1__0_n_2 ;
  wire \depth_1_reg_589_reg[4]_i_1__0_n_3 ;
  wire \depth_1_reg_589_reg[8]_i_1__0_n_0 ;
  wire \depth_1_reg_589_reg[8]_i_1__0_n_1 ;
  wire \depth_1_reg_589_reg[8]_i_1__0_n_2 ;
  wire \depth_1_reg_589_reg[8]_i_1__0_n_3 ;
  wire [15:0]depth_reg_128;
  wire \depth_reg_128[15]_i_2__0_n_0 ;
  wire exitcond2_fu_284_p2;
  wire grp_padding2d_fix16_3_fu_587_ap_start_reg;
  wire [11:0]grp_padding2d_fix16_3_fu_587_output_r_address0;
  wire \height1_reg_174[0]_i_4__0_n_0 ;
  wire [15:0]height1_reg_174_reg;
  wire \height1_reg_174_reg[0]_i_3__0_n_0 ;
  wire \height1_reg_174_reg[0]_i_3__0_n_1 ;
  wire \height1_reg_174_reg[0]_i_3__0_n_2 ;
  wire \height1_reg_174_reg[0]_i_3__0_n_3 ;
  wire \height1_reg_174_reg[0]_i_3__0_n_4 ;
  wire \height1_reg_174_reg[0]_i_3__0_n_5 ;
  wire \height1_reg_174_reg[0]_i_3__0_n_6 ;
  wire \height1_reg_174_reg[0]_i_3__0_n_7 ;
  wire \height1_reg_174_reg[12]_i_1__0_n_1 ;
  wire \height1_reg_174_reg[12]_i_1__0_n_2 ;
  wire \height1_reg_174_reg[12]_i_1__0_n_3 ;
  wire \height1_reg_174_reg[12]_i_1__0_n_4 ;
  wire \height1_reg_174_reg[12]_i_1__0_n_5 ;
  wire \height1_reg_174_reg[12]_i_1__0_n_6 ;
  wire \height1_reg_174_reg[12]_i_1__0_n_7 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_0 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_1 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_2 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_3 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_4 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_5 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_6 ;
  wire \height1_reg_174_reg[4]_i_1__0_n_7 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_0 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_1 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_2 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_3 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_4 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_5 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_6 ;
  wire \height1_reg_174_reg[8]_i_1__0_n_7 ;
  wire [15:0]height5_0_in_reg_206;
  wire \height5_0_in_reg_206[0]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[10]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[11]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[12]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[13]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[14]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_11__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_12__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_13__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_14__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_15__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_16__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_17_n_0 ;
  wire \height5_0_in_reg_206[15]_i_18_n_0 ;
  wire \height5_0_in_reg_206[15]_i_19__1_n_0 ;
  wire \height5_0_in_reg_206[15]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_20__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_21__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_22__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_23__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_2__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_6__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_7__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_8__0_n_0 ;
  wire \height5_0_in_reg_206[15]_i_9__0_n_0 ;
  wire \height5_0_in_reg_206[1]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[2]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[3]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[4]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[5]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[6]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[7]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[8]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206[9]_i_1__0_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__0_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__0_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__0_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_10__0_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__0_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__0_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_3__0_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_4__0_n_3 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__0_n_0 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__0_n_1 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__0_n_2 ;
  wire \height5_0_in_reg_206_reg[15]_i_5__0_n_3 ;
  wire [15:0]height_reg_664;
  wire \height_reg_664_reg[12]_i_1_n_0 ;
  wire \height_reg_664_reg[12]_i_1_n_1 ;
  wire \height_reg_664_reg[12]_i_1_n_2 ;
  wire \height_reg_664_reg[12]_i_1_n_3 ;
  wire \height_reg_664_reg[15]_i_1_n_2 ;
  wire \height_reg_664_reg[15]_i_1_n_3 ;
  wire \height_reg_664_reg[4]_i_1_n_0 ;
  wire \height_reg_664_reg[4]_i_1_n_1 ;
  wire \height_reg_664_reg[4]_i_1_n_2 ;
  wire \height_reg_664_reg[4]_i_1_n_3 ;
  wire \height_reg_664_reg[8]_i_1_n_0 ;
  wire \height_reg_664_reg[8]_i_1_n_1 ;
  wire \height_reg_664_reg[8]_i_1_n_2 ;
  wire \height_reg_664_reg[8]_i_1_n_3 ;
  wire [11:0]input_r_address0;
  wire input_r_ce0;
  wire [16:4]next_mul3_fu_274_p2;
  wire [16:4]next_mul3_reg_576;
  wire \next_mul3_reg_576_reg[12]_i_1_n_0 ;
  wire \next_mul3_reg_576_reg[12]_i_1_n_1 ;
  wire \next_mul3_reg_576_reg[12]_i_1_n_2 ;
  wire \next_mul3_reg_576_reg[12]_i_1_n_3 ;
  wire \next_mul3_reg_576_reg[16]_i_1__0_n_1 ;
  wire \next_mul3_reg_576_reg[16]_i_1__0_n_2 ;
  wire \next_mul3_reg_576_reg[16]_i_1__0_n_3 ;
  wire \next_mul3_reg_576_reg[8]_i_1_n_0 ;
  wire \next_mul3_reg_576_reg[8]_i_1_n_1 ;
  wire \next_mul3_reg_576_reg[8]_i_1_n_2 ;
  wire \next_mul3_reg_576_reg[8]_i_1_n_3 ;
  wire [11:1]next_mul_fu_279_p2;
  wire [11:1]next_mul_reg_581;
  wire \next_mul_reg_581[5]_i_2_n_0 ;
  wire \next_mul_reg_581[5]_i_3_n_0 ;
  wire \next_mul_reg_581_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_581_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_581_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_581_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_581_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_581_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_581_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_581_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_581_reg[9]_i_1_n_3 ;
  wire [15:1]p_0_in;
  wire phi_mul2_reg_151;
  wire \phi_mul2_reg_151_reg_n_0_[10] ;
  wire \phi_mul2_reg_151_reg_n_0_[11] ;
  wire \phi_mul2_reg_151_reg_n_0_[12] ;
  wire \phi_mul2_reg_151_reg_n_0_[13] ;
  wire \phi_mul2_reg_151_reg_n_0_[14] ;
  wire \phi_mul2_reg_151_reg_n_0_[15] ;
  wire \phi_mul2_reg_151_reg_n_0_[16] ;
  wire \phi_mul2_reg_151_reg_n_0_[4] ;
  wire \phi_mul2_reg_151_reg_n_0_[5] ;
  wire \phi_mul2_reg_151_reg_n_0_[6] ;
  wire \phi_mul2_reg_151_reg_n_0_[7] ;
  wire \phi_mul2_reg_151_reg_n_0_[8] ;
  wire \phi_mul2_reg_151_reg_n_0_[9] ;
  wire [11:1]phi_mul_reg_139;
  wire [15:0]q0;
  wire ram_reg_0_i_118__0_n_1;
  wire ram_reg_0_i_118__0_n_2;
  wire ram_reg_0_i_118__0_n_3;
  wire ram_reg_0_i_119__0_n_0;
  wire ram_reg_0_i_120__0_n_0;
  wire ram_reg_0_i_121__0_n_0;
  wire ram_reg_0_i_122__0_n_0;
  wire ram_reg_0_i_123__0_n_0;
  wire ram_reg_0_i_124__0_n_0;
  wire ram_reg_0_i_125__0_n_0;
  wire ram_reg_0_i_126__0_n_0;
  wire ram_reg_0_i_127__0_n_0;
  wire ram_reg_0_i_128__0_n_0;
  wire ram_reg_0_i_129__0_n_0;
  wire ram_reg_0_i_138__0_n_0;
  wire ram_reg_0_i_138__0_n_1;
  wire ram_reg_0_i_138__0_n_2;
  wire ram_reg_0_i_138__0_n_3;
  wire ram_reg_0_i_139__0_n_0;
  wire ram_reg_0_i_140__0_n_0;
  wire ram_reg_0_i_141__0_n_0;
  wire ram_reg_0_i_142__0_n_0;
  wire ram_reg_0_i_143__0_n_0;
  wire ram_reg_0_i_144__0_n_0;
  wire ram_reg_0_i_145__0_n_0;
  wire ram_reg_0_i_146__0_n_0;
  wire ram_reg_0_i_147__0_n_0;
  wire ram_reg_0_i_148__0_n_0;
  wire ram_reg_0_i_149__0_n_0;
  wire ram_reg_0_i_150__0_n_0;
  wire ram_reg_0_i_159__0_n_0;
  wire ram_reg_0_i_159__0_n_1;
  wire ram_reg_0_i_159__0_n_2;
  wire ram_reg_0_i_159__0_n_3;
  wire ram_reg_0_i_160__0_n_0;
  wire ram_reg_0_i_161__0_n_0;
  wire ram_reg_0_i_162__0_n_0;
  wire ram_reg_0_i_163__0_n_0;
  wire ram_reg_0_i_164__0_n_0;
  wire ram_reg_0_i_165__0_n_0;
  wire ram_reg_0_i_166__0_n_0;
  wire ram_reg_0_i_167__0_n_0;
  wire ram_reg_0_i_168__0_n_0;
  wire ram_reg_0_i_169__0_n_0;
  wire ram_reg_0_i_16__2_n_1;
  wire ram_reg_0_i_16__2_n_2;
  wire ram_reg_0_i_16__2_n_3;
  wire ram_reg_0_i_170__0_n_0;
  wire ram_reg_0_i_173__0_n_0;
  wire ram_reg_0_i_174__0_n_0;
  wire ram_reg_0_i_175__0_n_0;
  wire ram_reg_0_i_176__0_n_0;
  wire ram_reg_0_i_177__0_n_0;
  wire ram_reg_0_i_177__0_n_1;
  wire ram_reg_0_i_177__0_n_2;
  wire ram_reg_0_i_177__0_n_3;
  wire ram_reg_0_i_178__0_n_0;
  wire ram_reg_0_i_179__0_n_0;
  wire ram_reg_0_i_17__4_n_0;
  wire ram_reg_0_i_17__4_n_1;
  wire ram_reg_0_i_17__4_n_2;
  wire ram_reg_0_i_17__4_n_3;
  wire ram_reg_0_i_180__0_n_0;
  wire ram_reg_0_i_181__0_n_0;
  wire ram_reg_0_i_182__0_n_0;
  wire ram_reg_0_i_182__0_n_1;
  wire ram_reg_0_i_182__0_n_2;
  wire ram_reg_0_i_182__0_n_3;
  wire ram_reg_0_i_183__0_n_0;
  wire ram_reg_0_i_184__0_n_0;
  wire ram_reg_0_i_185_n_0;
  wire ram_reg_0_i_186__0_n_0;
  wire ram_reg_0_i_18__3_n_0;
  wire ram_reg_0_i_18__3_n_1;
  wire ram_reg_0_i_18__3_n_2;
  wire ram_reg_0_i_18__3_n_3;
  wire ram_reg_0_i_20__4_n_0;
  wire ram_reg_0_i_21__3_n_0;
  wire ram_reg_0_i_22__2_n_0;
  wire ram_reg_0_i_23__4_n_0;
  wire ram_reg_0_i_24__4_n_0;
  wire ram_reg_0_i_25__4_n_0;
  wire ram_reg_0_i_26__4_n_0;
  wire ram_reg_0_i_27__2_n_0;
  wire ram_reg_0_i_28__2_n_0;
  wire ram_reg_0_i_29__2_n_0;
  wire ram_reg_0_i_30__2_n_0;
  wire ram_reg_0_i_31__2_n_0;
  wire ram_reg_0_i_32__2_n_0;
  wire ram_reg_0_i_33__3_n_0;
  wire ram_reg_0_i_34__3_n_0;
  wire ram_reg_0_i_35__1_n_0;
  wire ram_reg_0_i_36__1_n_0;
  wire ram_reg_0_i_37__1_n_0;
  wire ram_reg_0_i_38__2_n_0;
  wire ram_reg_0_i_39__3_n_0;
  wire ram_reg_0_i_40__3_n_0;
  wire ram_reg_0_i_41__3_n_0;
  wire ram_reg_0_i_42__3_n_0;
  wire ram_reg_0_i_68__0_n_0;
  wire ram_reg_0_i_69__0_n_1;
  wire ram_reg_0_i_69__0_n_2;
  wire ram_reg_0_i_69__0_n_3;
  wire ram_reg_0_i_70__0_n_1;
  wire ram_reg_0_i_70__0_n_2;
  wire ram_reg_0_i_70__0_n_3;
  wire ram_reg_0_i_71__0_n_0;
  wire ram_reg_0_i_72__0_n_0;
  wire ram_reg_0_i_73__0_n_0;
  wire ram_reg_0_i_75__0_n_0;
  wire ram_reg_0_i_76__0_n_0;
  wire ram_reg_0_i_76__0_n_1;
  wire ram_reg_0_i_76__0_n_2;
  wire ram_reg_0_i_76__0_n_3;
  wire ram_reg_0_i_77__0_n_0;
  wire ram_reg_0_i_77__0_n_1;
  wire ram_reg_0_i_77__0_n_2;
  wire ram_reg_0_i_77__0_n_3;
  wire ram_reg_0_i_78__0_n_0;
  wire ram_reg_0_i_79__0_n_0;
  wire ram_reg_0_i_80__0_n_0;
  wire ram_reg_0_i_82__0_n_0;
  wire ram_reg_0_i_83__0_n_0;
  wire ram_reg_0_i_83__0_n_1;
  wire ram_reg_0_i_83__0_n_2;
  wire ram_reg_0_i_83__0_n_3;
  wire ram_reg_0_i_84__0_n_0;
  wire ram_reg_0_i_84__0_n_1;
  wire ram_reg_0_i_84__0_n_2;
  wire ram_reg_0_i_84__0_n_3;
  wire ram_reg_0_i_85__0_n_0;
  wire ram_reg_0_i_86__0_n_0;
  wire ram_reg_0_i_87__0_n_0;
  wire [11:1]tmp2_cast_fu_354_p1;
  wire tmp3_reg_628_reg_i_10__0_n_0;
  wire tmp3_reg_628_reg_i_11__0_n_0;
  wire tmp3_reg_628_reg_i_11__0_n_1;
  wire tmp3_reg_628_reg_i_11__0_n_2;
  wire tmp3_reg_628_reg_i_11__0_n_3;
  wire tmp3_reg_628_reg_i_12__0_n_0;
  wire tmp3_reg_628_reg_i_13__0_n_0;
  wire tmp3_reg_628_reg_i_14__0_n_0;
  wire tmp3_reg_628_reg_i_15__0_n_0;
  wire tmp3_reg_628_reg_i_16__0_n_0;
  wire tmp3_reg_628_reg_i_17__0_n_0;
  wire tmp3_reg_628_reg_i_18__0_n_0;
  wire tmp3_reg_628_reg_i_19__2_n_0;
  wire tmp3_reg_628_reg_i_20__0_n_0;
  wire tmp3_reg_628_reg_i_21__0_n_0;
  wire tmp3_reg_628_reg_i_22_n_0;
  wire tmp3_reg_628_reg_i_23__0_n_0;
  wire tmp3_reg_628_reg_i_24__0_n_0;
  wire tmp3_reg_628_reg_i_25__0_n_0;
  wire tmp3_reg_628_reg_i_26__0_n_0;
  wire tmp3_reg_628_reg_i_27__0_n_0;
  wire tmp3_reg_628_reg_i_28__0_n_0;
  wire tmp3_reg_628_reg_i_29__0_n_0;
  wire tmp3_reg_628_reg_i_2__0_n_1;
  wire tmp3_reg_628_reg_i_2__0_n_2;
  wire tmp3_reg_628_reg_i_2__0_n_3;
  wire tmp3_reg_628_reg_i_2__0_n_4;
  wire tmp3_reg_628_reg_i_2__0_n_5;
  wire tmp3_reg_628_reg_i_2__0_n_6;
  wire tmp3_reg_628_reg_i_2__0_n_7;
  wire tmp3_reg_628_reg_i_30__0_n_0;
  wire tmp3_reg_628_reg_i_3__0_n_0;
  wire tmp3_reg_628_reg_i_3__0_n_1;
  wire tmp3_reg_628_reg_i_3__0_n_2;
  wire tmp3_reg_628_reg_i_3__0_n_3;
  wire tmp3_reg_628_reg_i_3__0_n_4;
  wire tmp3_reg_628_reg_i_3__0_n_5;
  wire tmp3_reg_628_reg_i_3__0_n_6;
  wire tmp3_reg_628_reg_i_3__0_n_7;
  wire tmp3_reg_628_reg_i_4__0_n_0;
  wire tmp3_reg_628_reg_i_4__0_n_1;
  wire tmp3_reg_628_reg_i_4__0_n_2;
  wire tmp3_reg_628_reg_i_4__0_n_3;
  wire tmp3_reg_628_reg_i_4__0_n_4;
  wire tmp3_reg_628_reg_i_4__0_n_5;
  wire tmp3_reg_628_reg_i_4__0_n_6;
  wire tmp3_reg_628_reg_i_4__0_n_7;
  wire tmp3_reg_628_reg_i_5__0_n_2;
  wire tmp3_reg_628_reg_i_5__0_n_3;
  wire tmp3_reg_628_reg_i_6__0_n_0;
  wire tmp3_reg_628_reg_i_6__0_n_1;
  wire tmp3_reg_628_reg_i_6__0_n_2;
  wire tmp3_reg_628_reg_i_6__0_n_3;
  wire tmp3_reg_628_reg_i_7__0_n_0;
  wire tmp3_reg_628_reg_i_8__0_n_0;
  wire tmp3_reg_628_reg_i_9__0_n_0;
  wire tmp3_reg_628_reg_n_100;
  wire tmp3_reg_628_reg_n_101;
  wire tmp3_reg_628_reg_n_102;
  wire tmp3_reg_628_reg_n_103;
  wire tmp3_reg_628_reg_n_104;
  wire tmp3_reg_628_reg_n_105;
  wire tmp3_reg_628_reg_n_94;
  wire tmp3_reg_628_reg_n_95;
  wire tmp3_reg_628_reg_n_96;
  wire tmp3_reg_628_reg_n_97;
  wire tmp3_reg_628_reg_n_98;
  wire tmp3_reg_628_reg_n_99;
  wire tmp_24_reg_594_reg_n_100;
  wire tmp_24_reg_594_reg_n_101;
  wire tmp_24_reg_594_reg_n_102;
  wire tmp_24_reg_594_reg_n_103;
  wire tmp_24_reg_594_reg_n_104;
  wire tmp_24_reg_594_reg_n_105;
  wire tmp_24_reg_594_reg_n_94;
  wire tmp_24_reg_594_reg_n_95;
  wire tmp_24_reg_594_reg_n_96;
  wire tmp_24_reg_594_reg_n_97;
  wire tmp_24_reg_594_reg_n_98;
  wire tmp_24_reg_594_reg_n_99;
  wire tmp_26_fu_308_p2;
  wire tmp_27_fu_319_p2_i_2_n_2;
  wire tmp_27_fu_319_p2_i_2_n_3;
  wire tmp_27_fu_319_p2_i_3_n_0;
  wire tmp_27_fu_319_p2_i_3_n_1;
  wire tmp_27_fu_319_p2_i_3_n_2;
  wire tmp_27_fu_319_p2_i_3_n_3;
  wire tmp_27_fu_319_p2_i_4_n_0;
  wire tmp_27_fu_319_p2_i_4_n_1;
  wire tmp_27_fu_319_p2_i_4_n_2;
  wire tmp_27_fu_319_p2_i_4_n_3;
  wire tmp_27_fu_319_p2_n_100;
  wire tmp_27_fu_319_p2_n_101;
  wire tmp_27_fu_319_p2_n_102;
  wire tmp_27_fu_319_p2_n_103;
  wire tmp_27_fu_319_p2_n_104;
  wire tmp_27_fu_319_p2_n_105;
  wire tmp_27_fu_319_p2_n_94;
  wire tmp_27_fu_319_p2_n_95;
  wire tmp_27_fu_319_p2_n_96;
  wire tmp_27_fu_319_p2_n_97;
  wire tmp_27_fu_319_p2_n_98;
  wire tmp_27_fu_319_p2_n_99;
  wire tmp_29_fu_337_p2;
  wire [16:0]tmp_31_fu_342_p2;
  wire tmp_31_reg_6110;
  wire tmp_32_fu_364_p2_i_10_n_0;
  wire tmp_32_fu_364_p2_i_11_n_0;
  wire tmp_32_fu_364_p2_i_12_n_0;
  wire tmp_32_fu_364_p2_i_13_n_0;
  wire tmp_32_fu_364_p2_i_14_n_0;
  wire tmp_32_fu_364_p2_i_15_n_0;
  wire tmp_32_fu_364_p2_i_16_n_0;
  wire tmp_32_fu_364_p2_i_17_n_0;
  wire tmp_32_fu_364_p2_i_18_n_0;
  wire tmp_32_fu_364_p2_i_19_n_0;
  wire tmp_32_fu_364_p2_i_20_n_0;
  wire tmp_32_fu_364_p2_i_21_n_0;
  wire tmp_32_fu_364_p2_i_2_n_0;
  wire tmp_32_fu_364_p2_i_2_n_1;
  wire tmp_32_fu_364_p2_i_2_n_2;
  wire tmp_32_fu_364_p2_i_2_n_3;
  wire tmp_32_fu_364_p2_i_3_n_0;
  wire tmp_32_fu_364_p2_i_3_n_1;
  wire tmp_32_fu_364_p2_i_3_n_2;
  wire tmp_32_fu_364_p2_i_3_n_3;
  wire tmp_32_fu_364_p2_i_4_n_0;
  wire tmp_32_fu_364_p2_i_4_n_1;
  wire tmp_32_fu_364_p2_i_4_n_2;
  wire tmp_32_fu_364_p2_i_4_n_3;
  wire tmp_32_fu_364_p2_i_5_n_0;
  wire tmp_32_fu_364_p2_i_5_n_1;
  wire tmp_32_fu_364_p2_i_5_n_2;
  wire tmp_32_fu_364_p2_i_5_n_3;
  wire tmp_32_fu_364_p2_i_6_n_0;
  wire tmp_32_fu_364_p2_i_7_n_0;
  wire tmp_32_fu_364_p2_i_8_n_0;
  wire tmp_32_fu_364_p2_i_9_n_0;
  wire tmp_32_fu_364_p2_n_106;
  wire tmp_32_fu_364_p2_n_107;
  wire tmp_32_fu_364_p2_n_108;
  wire tmp_32_fu_364_p2_n_109;
  wire tmp_32_fu_364_p2_n_110;
  wire tmp_32_fu_364_p2_n_111;
  wire tmp_32_fu_364_p2_n_112;
  wire tmp_32_fu_364_p2_n_113;
  wire tmp_32_fu_364_p2_n_114;
  wire tmp_32_fu_364_p2_n_115;
  wire tmp_32_fu_364_p2_n_116;
  wire tmp_32_fu_364_p2_n_117;
  wire tmp_32_fu_364_p2_n_118;
  wire tmp_32_fu_364_p2_n_119;
  wire tmp_32_fu_364_p2_n_120;
  wire tmp_32_fu_364_p2_n_121;
  wire tmp_32_fu_364_p2_n_122;
  wire tmp_32_fu_364_p2_n_123;
  wire tmp_32_fu_364_p2_n_124;
  wire tmp_32_fu_364_p2_n_125;
  wire tmp_32_fu_364_p2_n_126;
  wire tmp_32_fu_364_p2_n_127;
  wire tmp_32_fu_364_p2_n_128;
  wire tmp_32_fu_364_p2_n_129;
  wire tmp_32_fu_364_p2_n_130;
  wire tmp_32_fu_364_p2_n_131;
  wire tmp_32_fu_364_p2_n_132;
  wire tmp_32_fu_364_p2_n_133;
  wire tmp_32_fu_364_p2_n_134;
  wire tmp_32_fu_364_p2_n_135;
  wire tmp_32_fu_364_p2_n_136;
  wire tmp_32_fu_364_p2_n_137;
  wire tmp_32_fu_364_p2_n_138;
  wire tmp_32_fu_364_p2_n_139;
  wire tmp_32_fu_364_p2_n_140;
  wire tmp_32_fu_364_p2_n_141;
  wire tmp_32_fu_364_p2_n_142;
  wire tmp_32_fu_364_p2_n_143;
  wire tmp_32_fu_364_p2_n_144;
  wire tmp_32_fu_364_p2_n_145;
  wire tmp_32_fu_364_p2_n_146;
  wire tmp_32_fu_364_p2_n_147;
  wire tmp_32_fu_364_p2_n_148;
  wire tmp_32_fu_364_p2_n_149;
  wire tmp_32_fu_364_p2_n_150;
  wire tmp_32_fu_364_p2_n_151;
  wire tmp_32_fu_364_p2_n_152;
  wire tmp_32_fu_364_p2_n_153;
  wire tmp_32_fu_364_p2_n_58;
  wire tmp_32_fu_364_p2_n_59;
  wire tmp_32_fu_364_p2_n_60;
  wire tmp_32_fu_364_p2_n_61;
  wire tmp_32_fu_364_p2_n_62;
  wire tmp_32_fu_364_p2_n_63;
  wire tmp_32_fu_364_p2_n_64;
  wire tmp_32_fu_364_p2_n_65;
  wire tmp_32_fu_364_p2_n_66;
  wire tmp_32_fu_364_p2_n_67;
  wire tmp_32_fu_364_p2_n_68;
  wire tmp_32_fu_364_p2_n_69;
  wire tmp_32_fu_364_p2_n_70;
  wire tmp_32_fu_364_p2_n_71;
  wire tmp_32_fu_364_p2_n_72;
  wire tmp_32_fu_364_p2_n_73;
  wire tmp_32_fu_364_p2_n_74;
  wire tmp_32_fu_364_p2_n_75;
  wire tmp_32_fu_364_p2_n_76;
  wire tmp_32_fu_364_p2_n_77;
  wire tmp_32_fu_364_p2_n_78;
  wire tmp_32_fu_364_p2_n_79;
  wire tmp_32_fu_364_p2_n_80;
  wire tmp_32_fu_364_p2_n_81;
  wire tmp_32_fu_364_p2_n_82;
  wire tmp_32_fu_364_p2_n_83;
  wire tmp_32_fu_364_p2_n_84;
  wire tmp_32_fu_364_p2_n_85;
  wire tmp_32_fu_364_p2_n_86;
  wire tmp_32_fu_364_p2_n_87;
  wire tmp_32_fu_364_p2_n_88;
  wire tmp_32_fu_364_p2_n_89;
  wire tmp_32_fu_364_p2_n_90;
  wire tmp_32_fu_364_p2_n_91;
  wire tmp_32_fu_364_p2_n_92;
  wire tmp_32_fu_364_p2_n_93;
  wire [11:0]tmp_32_reg_621;
  wire [11:0]tmp_34_reg_633_reg__0;
  wire tmp_35_fu_384_p2;
  wire tmp_37_fu_473_p2;
  wire tmp_42_reg_672_reg_n_100;
  wire tmp_42_reg_672_reg_n_101;
  wire tmp_42_reg_672_reg_n_102;
  wire tmp_42_reg_672_reg_n_103;
  wire tmp_42_reg_672_reg_n_104;
  wire tmp_42_reg_672_reg_n_105;
  wire tmp_42_reg_672_reg_n_94;
  wire tmp_42_reg_672_reg_n_95;
  wire tmp_42_reg_672_reg_n_96;
  wire tmp_42_reg_672_reg_n_97;
  wire tmp_42_reg_672_reg_n_98;
  wire tmp_42_reg_672_reg_n_99;
  wire tmp_44_fu_438_p2;
  wire tmp_46_fu_486_p2;
  wire \width3_reg_186_reg_n_0_[0] ;
  wire \width3_reg_186_reg_n_0_[10] ;
  wire \width3_reg_186_reg_n_0_[11] ;
  wire \width3_reg_186_reg_n_0_[12] ;
  wire \width3_reg_186_reg_n_0_[13] ;
  wire \width3_reg_186_reg_n_0_[14] ;
  wire \width3_reg_186_reg_n_0_[15] ;
  wire \width3_reg_186_reg_n_0_[1] ;
  wire \width3_reg_186_reg_n_0_[2] ;
  wire \width3_reg_186_reg_n_0_[3] ;
  wire \width3_reg_186_reg_n_0_[4] ;
  wire \width3_reg_186_reg_n_0_[5] ;
  wire \width3_reg_186_reg_n_0_[6] ;
  wire \width3_reg_186_reg_n_0_[7] ;
  wire \width3_reg_186_reg_n_0_[8] ;
  wire \width3_reg_186_reg_n_0_[9] ;
  wire width4_0_in_reg_1970;
  wire \width4_0_in_reg_197[0]_i_1__0_n_0 ;
  wire \width4_0_in_reg_197[0]_i_3__1_n_0 ;
  wire \width4_0_in_reg_197[0]_i_4__0_n_0 ;
  wire \width4_0_in_reg_197[0]_i_5__0_n_0 ;
  wire \width4_0_in_reg_197[0]_i_6_n_0 ;
  wire \width4_0_in_reg_197[0]_i_7__0_n_0 ;
  wire \width4_0_in_reg_197[12]_i_2__0_n_0 ;
  wire \width4_0_in_reg_197[12]_i_3__0_n_0 ;
  wire \width4_0_in_reg_197[12]_i_4__0_n_0 ;
  wire \width4_0_in_reg_197[12]_i_5__0_n_0 ;
  wire \width4_0_in_reg_197[4]_i_2__0_n_0 ;
  wire \width4_0_in_reg_197[4]_i_3__0_n_0 ;
  wire \width4_0_in_reg_197[4]_i_4__0_n_0 ;
  wire \width4_0_in_reg_197[4]_i_5__0_n_0 ;
  wire \width4_0_in_reg_197[8]_i_2__0_n_0 ;
  wire \width4_0_in_reg_197[8]_i_3__0_n_0 ;
  wire \width4_0_in_reg_197[8]_i_4__0_n_0 ;
  wire \width4_0_in_reg_197[8]_i_5__0_n_0 ;
  wire [15:0]width4_0_in_reg_197_reg;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_0 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_1 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_2 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_3 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_4 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_5 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_6 ;
  wire \width4_0_in_reg_197_reg[0]_i_2__0_n_7 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__0_n_1 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__0_n_2 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__0_n_3 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__0_n_4 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__0_n_5 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__0_n_6 ;
  wire \width4_0_in_reg_197_reg[12]_i_1__0_n_7 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_0 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_1 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_2 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_3 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_4 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_5 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_6 ;
  wire \width4_0_in_reg_197_reg[4]_i_1__0_n_7 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_0 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_1 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_2 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_3 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_4 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_5 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_6 ;
  wire \width4_0_in_reg_197_reg[8]_i_1__0_n_7 ;
  wire width6_reg_2150;
  wire width6_reg_21509_out;
  wire \width6_reg_215[0]_i_3__0_n_0 ;
  wire [15:0]width6_reg_215_reg;
  wire \width6_reg_215_reg[0]_i_2__0_n_0 ;
  wire \width6_reg_215_reg[0]_i_2__0_n_1 ;
  wire \width6_reg_215_reg[0]_i_2__0_n_2 ;
  wire \width6_reg_215_reg[0]_i_2__0_n_3 ;
  wire \width6_reg_215_reg[0]_i_2__0_n_4 ;
  wire \width6_reg_215_reg[0]_i_2__0_n_5 ;
  wire \width6_reg_215_reg[0]_i_2__0_n_6 ;
  wire \width6_reg_215_reg[0]_i_2__0_n_7 ;
  wire \width6_reg_215_reg[12]_i_1__0_n_1 ;
  wire \width6_reg_215_reg[12]_i_1__0_n_2 ;
  wire \width6_reg_215_reg[12]_i_1__0_n_3 ;
  wire \width6_reg_215_reg[12]_i_1__0_n_4 ;
  wire \width6_reg_215_reg[12]_i_1__0_n_5 ;
  wire \width6_reg_215_reg[12]_i_1__0_n_6 ;
  wire \width6_reg_215_reg[12]_i_1__0_n_7 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_0 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_1 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_2 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_3 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_4 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_5 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_6 ;
  wire \width6_reg_215_reg[4]_i_1__0_n_7 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_0 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_1 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_2 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_3 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_4 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_5 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_6 ;
  wire \width6_reg_215_reg[8]_i_1__0_n_7 ;
  wire [11:0]width_1_fu_313_p2;
  wire [15:0]width_3_fu_409_p2;
  wire [15:0]width_3_reg_646;
  wire width_3_reg_6460;
  wire \width_3_reg_646_reg[12]_i_1__0_n_0 ;
  wire \width_3_reg_646_reg[12]_i_1__0_n_1 ;
  wire \width_3_reg_646_reg[12]_i_1__0_n_2 ;
  wire \width_3_reg_646_reg[12]_i_1__0_n_3 ;
  wire \width_3_reg_646_reg[15]_i_2__0_n_2 ;
  wire \width_3_reg_646_reg[15]_i_2__0_n_3 ;
  wire \width_3_reg_646_reg[4]_i_1__0_n_0 ;
  wire \width_3_reg_646_reg[4]_i_1__0_n_1 ;
  wire \width_3_reg_646_reg[4]_i_1__0_n_2 ;
  wire \width_3_reg_646_reg[4]_i_1__0_n_3 ;
  wire \width_3_reg_646_reg[8]_i_1__0_n_0 ;
  wire \width_3_reg_646_reg[8]_i_1__0_n_1 ;
  wire \width_3_reg_646_reg[8]_i_1__0_n_2 ;
  wire \width_3_reg_646_reg[8]_i_1__0_n_3 ;
  wire width_reg_1630;
  wire width_reg_163010_out;
  wire \width_reg_163[0]_i_2__0_n_0 ;
  wire [15:0]width_reg_163_reg;
  wire \width_reg_163_reg[0]_i_1__0_n_0 ;
  wire \width_reg_163_reg[0]_i_1__0_n_1 ;
  wire \width_reg_163_reg[0]_i_1__0_n_2 ;
  wire \width_reg_163_reg[0]_i_1__0_n_3 ;
  wire \width_reg_163_reg[0]_i_1__0_n_4 ;
  wire \width_reg_163_reg[0]_i_1__0_n_5 ;
  wire \width_reg_163_reg[0]_i_1__0_n_6 ;
  wire \width_reg_163_reg[0]_i_1__0_n_7 ;
  wire \width_reg_163_reg[12]_i_1__0_n_1 ;
  wire \width_reg_163_reg[12]_i_1__0_n_2 ;
  wire \width_reg_163_reg[12]_i_1__0_n_3 ;
  wire \width_reg_163_reg[12]_i_1__0_n_4 ;
  wire \width_reg_163_reg[12]_i_1__0_n_5 ;
  wire \width_reg_163_reg[12]_i_1__0_n_6 ;
  wire \width_reg_163_reg[12]_i_1__0_n_7 ;
  wire \width_reg_163_reg[4]_i_1__0_n_0 ;
  wire \width_reg_163_reg[4]_i_1__0_n_1 ;
  wire \width_reg_163_reg[4]_i_1__0_n_2 ;
  wire \width_reg_163_reg[4]_i_1__0_n_3 ;
  wire \width_reg_163_reg[4]_i_1__0_n_4 ;
  wire \width_reg_163_reg[4]_i_1__0_n_5 ;
  wire \width_reg_163_reg[4]_i_1__0_n_6 ;
  wire \width_reg_163_reg[4]_i_1__0_n_7 ;
  wire \width_reg_163_reg[8]_i_1__0_n_0 ;
  wire \width_reg_163_reg[8]_i_1__0_n_1 ;
  wire \width_reg_163_reg[8]_i_1__0_n_2 ;
  wire \width_reg_163_reg[8]_i_1__0_n_3 ;
  wire \width_reg_163_reg[8]_i_1__0_n_4 ;
  wire \width_reg_163_reg[8]_i_1__0_n_5 ;
  wire \width_reg_163_reg[8]_i_1__0_n_6 ;
  wire \width_reg_163_reg[8]_i_1__0_n_7 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__5_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[8]_i_23_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[8]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[8]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[8]_i_9__0_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_589_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_589_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_height1_reg_174_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_height5_0_in_reg_206_reg[15]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_height5_0_in_reg_206_reg[15]_i_5__0_O_UNCONNECTED ;
  wire [3:2]\NLW_height_reg_664_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_reg_664_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_576_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_581_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_581_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_i_118__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_16__2_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_69__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_70__0_CO_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp3_reg_628_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_628_reg_i_2__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_628_reg_i_5__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_628_reg_i_5__0_O_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_24_reg_594_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_27_fu_319_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_27_fu_319_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_27_fu_319_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_27_fu_319_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_27_fu_319_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_27_fu_319_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_27_fu_319_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_27_fu_319_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_27_fu_319_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_27_fu_319_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_27_fu_319_p2_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_27_fu_319_p2_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_27_fu_319_p2_i_2_O_UNCONNECTED;
  wire NLW_tmp_32_fu_364_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_32_fu_364_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_32_fu_364_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_32_fu_364_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_32_fu_364_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_32_fu_364_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_32_fu_364_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_32_fu_364_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_32_fu_364_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_32_fu_364_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_32_fu_364_p2_i_1_O_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_42_reg_672_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_width4_0_in_reg_197_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_width6_reg_215_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_646_reg[15]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_646_reg[15]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_163_reg[12]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .I2(exitcond2_fu_284_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_10__0 
       (.I0(A[4]),
        .I1(A[5]),
        .O(\ap_CS_fsm[10]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_37_fu_473_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[10]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond2_fu_284_p2),
        .I3(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_4__0 
       (.I0(A[14]),
        .I1(A[15]),
        .O(\ap_CS_fsm[10]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_5__0 
       (.I0(A[12]),
        .I1(A[13]),
        .O(\ap_CS_fsm[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_6__0 
       (.I0(A[4]),
        .I1(A[5]),
        .O(\ap_CS_fsm[10]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_7__0 
       (.I0(A[10]),
        .I1(A[11]),
        .O(\ap_CS_fsm[10]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_8__1 
       (.I0(A[8]),
        .I1(A[9]),
        .O(\ap_CS_fsm[10]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[10]_i_9__0 
       (.I0(A[6]),
        .I1(A[7]),
        .O(\ap_CS_fsm[10]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .I2(ap_CS_fsm_state10),
        .I3(tmp_37_fu_473_p2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(exitcond2_fu_284_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_26_fu_308_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__5 
       (.I0(depth_reg_128[15]),
        .O(\ap_CS_fsm[2]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__5 
       (.I0(depth_reg_128[14]),
        .I1(depth_reg_128[13]),
        .I2(depth_reg_128[12]),
        .O(\ap_CS_fsm[2]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(depth_reg_128[11]),
        .I1(depth_reg_128[10]),
        .I2(depth_reg_128[9]),
        .O(\ap_CS_fsm[2]_i_6__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__5 
       (.I0(depth_reg_128[8]),
        .I1(depth_reg_128[7]),
        .I2(depth_reg_128[6]),
        .O(\ap_CS_fsm[2]_i_7__5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__9 
       (.I0(depth_reg_128[5]),
        .I1(depth_reg_128[4]),
        .I2(depth_reg_128[3]),
        .O(\ap_CS_fsm[2]_i_8__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__5 
       (.I0(depth_reg_128[2]),
        .I1(depth_reg_128[1]),
        .I2(depth_reg_128[0]),
        .O(\ap_CS_fsm[2]_i_9__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(width_reg_163_reg[4]),
        .I1(width_reg_163_reg[5]),
        .O(\ap_CS_fsm[3]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_26_fu_308_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_44_fu_438_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_4__5 
       (.I0(width_reg_163_reg[14]),
        .I1(width_reg_163_reg[15]),
        .O(\ap_CS_fsm[3]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_5__1 
       (.I0(width_reg_163_reg[12]),
        .I1(width_reg_163_reg[13]),
        .O(\ap_CS_fsm[3]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_6__1 
       (.I0(width_reg_163_reg[4]),
        .I1(width_reg_163_reg[5]),
        .O(\ap_CS_fsm[3]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_7__1 
       (.I0(width_reg_163_reg[10]),
        .I1(width_reg_163_reg[11]),
        .O(\ap_CS_fsm[3]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8__5 
       (.I0(width_reg_163_reg[8]),
        .I1(width_reg_163_reg[9]),
        .O(\ap_CS_fsm[3]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9__4 
       (.I0(width_reg_163_reg[6]),
        .I1(width_reg_163_reg[7]),
        .O(\ap_CS_fsm[3]_i_9__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__11 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__6 
       (.I0(tmp_35_fu_384_p2),
        .I1(input_r_ce0),
        .O(\ap_CS_fsm[7]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_10__0 
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .O(\ap_CS_fsm[8]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_11__0 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .O(\ap_CS_fsm[8]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[8]_i_12__0 
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .O(\ap_CS_fsm[8]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[8]_i_13__1 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(\width3_reg_186_reg_n_0_[1] ),
        .O(\ap_CS_fsm[8]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_14__0 
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .O(\ap_CS_fsm[8]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_15__0 
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .O(\ap_CS_fsm[8]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_16 
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .O(\ap_CS_fsm[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_17 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(\width3_reg_186_reg_n_0_[1] ),
        .O(\ap_CS_fsm[8]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_18__1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .O(\ap_CS_fsm[8]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_19__0 
       (.I0(p_0_in[10]),
        .I1(p_0_in[11]),
        .O(\ap_CS_fsm[8]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(input_r_ce0),
        .I1(tmp_35_fu_384_p2),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_44_fu_438_p2),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_20__0 
       (.I0(p_0_in[8]),
        .I1(p_0_in[9]),
        .O(\ap_CS_fsm[8]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_21__0 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .O(\ap_CS_fsm[8]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_22__0 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .O(\ap_CS_fsm[8]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_5__0 
       (.I0(\width3_reg_186_reg_n_0_[14] ),
        .I1(\width3_reg_186_reg_n_0_[15] ),
        .O(\ap_CS_fsm[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_6__0 
       (.I0(\width3_reg_186_reg_n_0_[12] ),
        .I1(\width3_reg_186_reg_n_0_[13] ),
        .O(\ap_CS_fsm[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_7__0 
       (.I0(\width3_reg_186_reg_n_0_[10] ),
        .I1(\width3_reg_186_reg_n_0_[11] ),
        .O(\ap_CS_fsm[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[8]_i_8__0 
       (.I0(\width3_reg_186_reg_n_0_[8] ),
        .I1(\width3_reg_186_reg_n_0_[9] ),
        .O(\ap_CS_fsm[8]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state11),
        .I3(tmp_46_fu_486_p2),
        .O(ap_NS_fsm[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[9]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[10]_i_2__0 
       (.CI(\ap_CS_fsm_reg[10]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[10]_i_2__0_CO_UNCONNECTED [3:2],tmp_37_fu_473_p2,\ap_CS_fsm_reg[10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[10]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[10]_i_4__0_n_0 ,\ap_CS_fsm[10]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[10]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[10]_i_3__0_n_0 ,\ap_CS_fsm_reg[10]_i_3__0_n_1 ,\ap_CS_fsm_reg[10]_i_3__0_n_2 ,\ap_CS_fsm_reg[10]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[10]_i_6__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[10]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[10]_i_7__0_n_0 ,\ap_CS_fsm[10]_i_8__1_n_0 ,\ap_CS_fsm[10]_i_9__0_n_0 ,\ap_CS_fsm[10]_i_10__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__5 
       (.CI(\ap_CS_fsm_reg[2]_i_3__5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__5_CO_UNCONNECTED [3:2],exitcond2_fu_284_p2,\ap_CS_fsm_reg[2]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__5_n_0 ,\ap_CS_fsm[2]_i_5__5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__5_n_0 ,\ap_CS_fsm_reg[2]_i_3__5_n_1 ,\ap_CS_fsm_reg[2]_i_3__5_n_2 ,\ap_CS_fsm_reg[2]_i_3__5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__5_n_0 ,\ap_CS_fsm[2]_i_7__5_n_0 ,\ap_CS_fsm[2]_i_8__9_n_0 ,\ap_CS_fsm[2]_i_9__5_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__1 
       (.CI(\ap_CS_fsm_reg[3]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED [3:2],tmp_26_fu_308_p2,\ap_CS_fsm_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__5_n_0 ,\ap_CS_fsm[3]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__1_n_0 ,\ap_CS_fsm_reg[3]_i_3__1_n_1 ,\ap_CS_fsm_reg[3]_i_3__1_n_2 ,\ap_CS_fsm_reg[3]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[3]_i_6__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__1_n_0 ,\ap_CS_fsm[3]_i_8__5_n_0 ,\ap_CS_fsm[3]_i_9__4_n_0 ,\ap_CS_fsm[3]_i_10__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__11_n_0 ),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(input_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__6_n_0 ),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[8]_i_23 
       (.CI(\ap_CS_fsm_reg[8]_i_24_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[8]_i_23_CO_UNCONNECTED [3:2],\ap_CS_fsm_reg[8]_i_23_n_2 ,\ap_CS_fsm_reg[8]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ap_CS_fsm_reg[8]_i_23_O_UNCONNECTED [3],p_0_in[15:13]}),
        .S({1'b0,width4_0_in_reg_197_reg[15:13]}));
  CARRY4 \ap_CS_fsm_reg[8]_i_24 
       (.CI(ram_reg_0_i_177__0_n_0),
        .CO({\ap_CS_fsm_reg[8]_i_24_n_0 ,\ap_CS_fsm_reg[8]_i_24_n_1 ,\ap_CS_fsm_reg[8]_i_24_n_2 ,\ap_CS_fsm_reg[8]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[12:9]),
        .S(width4_0_in_reg_197_reg[12:9]));
  CARRY4 \ap_CS_fsm_reg[8]_i_2__0 
       (.CI(\ap_CS_fsm_reg[8]_i_4__0_n_0 ),
        .CO({tmp_35_fu_384_p2,\ap_CS_fsm_reg[8]_i_2__0_n_1 ,\ap_CS_fsm_reg[8]_i_2__0_n_2 ,\ap_CS_fsm_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_5__0_n_0 ,\ap_CS_fsm[8]_i_6__0_n_0 ,\ap_CS_fsm[8]_i_7__0_n_0 ,\ap_CS_fsm[8]_i_8__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_3__0 
       (.CI(\ap_CS_fsm_reg[8]_i_9__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[8]_i_3__0_CO_UNCONNECTED [3:2],tmp_44_fu_438_p2,\ap_CS_fsm_reg[8]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[8]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[8]_i_10__0_n_0 ,\ap_CS_fsm[8]_i_11__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_4__0_n_0 ,\ap_CS_fsm_reg[8]_i_4__0_n_1 ,\ap_CS_fsm_reg[8]_i_4__0_n_2 ,\ap_CS_fsm_reg[8]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[8]_i_12__0_n_0 ,\ap_CS_fsm[8]_i_13__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_14__0_n_0 ,\ap_CS_fsm[8]_i_15__0_n_0 ,\ap_CS_fsm[8]_i_16_n_0 ,\ap_CS_fsm[8]_i_17_n_0 }));
  CARRY4 \ap_CS_fsm_reg[8]_i_9__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[8]_i_9__0_n_0 ,\ap_CS_fsm_reg[8]_i_9__0_n_1 ,\ap_CS_fsm_reg[8]_i_9__0_n_2 ,\ap_CS_fsm_reg[8]_i_9__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[8]_i_18__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[8]_i_9__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[8]_i_19__0_n_0 ,\ap_CS_fsm[8]_i_20__0_n_0 ,\ap_CS_fsm[8]_i_21__0_n_0 ,\ap_CS_fsm[8]_i_22__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_589[0]_i_1__0 
       (.I0(depth_reg_128[0]),
        .O(depth_1_fu_289_p2[0]));
  FDRE \depth_1_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[0]),
        .Q(depth_1_reg_589[0]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[10]),
        .Q(depth_1_reg_589[10]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[11]),
        .Q(depth_1_reg_589[11]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[12]),
        .Q(depth_1_reg_589[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[12]_i_1__0 
       (.CI(\depth_1_reg_589_reg[8]_i_1__0_n_0 ),
        .CO({\depth_1_reg_589_reg[12]_i_1__0_n_0 ,\depth_1_reg_589_reg[12]_i_1__0_n_1 ,\depth_1_reg_589_reg[12]_i_1__0_n_2 ,\depth_1_reg_589_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[12:9]),
        .S(depth_reg_128[12:9]));
  FDRE \depth_1_reg_589_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[13]),
        .Q(depth_1_reg_589[13]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[14]),
        .Q(depth_1_reg_589[14]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[15]),
        .Q(depth_1_reg_589[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[15]_i_1__0 
       (.CI(\depth_1_reg_589_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_depth_1_reg_589_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\depth_1_reg_589_reg[15]_i_1__0_n_2 ,\depth_1_reg_589_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_589_reg[15]_i_1__0_O_UNCONNECTED [3],depth_1_fu_289_p2[15:13]}),
        .S({1'b0,depth_reg_128[15:13]}));
  FDRE \depth_1_reg_589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[1]),
        .Q(depth_1_reg_589[1]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[2]),
        .Q(depth_1_reg_589[2]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[3]),
        .Q(depth_1_reg_589[3]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[4]),
        .Q(depth_1_reg_589[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\depth_1_reg_589_reg[4]_i_1__0_n_0 ,\depth_1_reg_589_reg[4]_i_1__0_n_1 ,\depth_1_reg_589_reg[4]_i_1__0_n_2 ,\depth_1_reg_589_reg[4]_i_1__0_n_3 }),
        .CYINIT(depth_reg_128[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[4:1]),
        .S(depth_reg_128[4:1]));
  FDRE \depth_1_reg_589_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[5]),
        .Q(depth_1_reg_589[5]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[6]),
        .Q(depth_1_reg_589[6]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[7]),
        .Q(depth_1_reg_589[7]),
        .R(1'b0));
  FDRE \depth_1_reg_589_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[8]),
        .Q(depth_1_reg_589[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_589_reg[8]_i_1__0 
       (.CI(\depth_1_reg_589_reg[4]_i_1__0_n_0 ),
        .CO({\depth_1_reg_589_reg[8]_i_1__0_n_0 ,\depth_1_reg_589_reg[8]_i_1__0_n_1 ,\depth_1_reg_589_reg[8]_i_1__0_n_2 ,\depth_1_reg_589_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_289_p2[8:5]),
        .S(depth_reg_128[8:5]));
  FDRE \depth_1_reg_589_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_289_p2[9]),
        .Q(depth_1_reg_589[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_128[15]_i_1__0 
       (.I0(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_37_fu_473_p2),
        .I3(ap_CS_fsm_state10),
        .O(phi_mul2_reg_151));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_128[15]_i_2__0 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_37_fu_473_p2),
        .O(\depth_reg_128[15]_i_2__0_n_0 ));
  FDRE \depth_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[0]),
        .Q(depth_reg_128[0]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[10]),
        .Q(depth_reg_128[10]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[11]),
        .Q(depth_reg_128[11]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[12]),
        .Q(depth_reg_128[12]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[13]),
        .Q(depth_reg_128[13]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[14]),
        .Q(depth_reg_128[14]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[15]),
        .Q(depth_reg_128[15]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[1]),
        .Q(depth_reg_128[1]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[2]),
        .Q(depth_reg_128[2]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[3]),
        .Q(depth_reg_128[3]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[4]),
        .Q(depth_reg_128[4]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[5]),
        .Q(depth_reg_128[5]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[6]),
        .Q(depth_reg_128[6]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[7]),
        .Q(depth_reg_128[7]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[8]),
        .Q(depth_reg_128[8]),
        .R(phi_mul2_reg_151));
  FDRE \depth_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(depth_1_reg_589[9]),
        .Q(depth_reg_128[9]),
        .R(phi_mul2_reg_151));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_padding2d_fix16_3_fu_587_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .I2(Q[0]),
        .I3(grp_padding2d_fix16_3_fu_587_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_26_fu_308_p2),
        .O(ap_NS_fsm17_out));
  LUT2 #(
    .INIT(4'h2)) 
    \height1_reg_174[0]_i_2__0 
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_44_fu_438_p2),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \height1_reg_174[0]_i_4__0 
       (.I0(height1_reg_174_reg[0]),
        .O(\height1_reg_174[0]_i_4__0_n_0 ));
  FDSE \height1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__0_n_7 ),
        .Q(height1_reg_174_reg[0]),
        .S(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\height1_reg_174_reg[0]_i_3__0_n_0 ,\height1_reg_174_reg[0]_i_3__0_n_1 ,\height1_reg_174_reg[0]_i_3__0_n_2 ,\height1_reg_174_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\height1_reg_174_reg[0]_i_3__0_n_4 ,\height1_reg_174_reg[0]_i_3__0_n_5 ,\height1_reg_174_reg[0]_i_3__0_n_6 ,\height1_reg_174_reg[0]_i_3__0_n_7 }),
        .S({height1_reg_174_reg[3:1],\height1_reg_174[0]_i_4__0_n_0 }));
  FDRE \height1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__0_n_5 ),
        .Q(height1_reg_174_reg[10]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__0_n_4 ),
        .Q(height1_reg_174_reg[11]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__0_n_7 ),
        .Q(height1_reg_174_reg[12]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[12]_i_1__0 
       (.CI(\height1_reg_174_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_height1_reg_174_reg[12]_i_1__0_CO_UNCONNECTED [3],\height1_reg_174_reg[12]_i_1__0_n_1 ,\height1_reg_174_reg[12]_i_1__0_n_2 ,\height1_reg_174_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[12]_i_1__0_n_4 ,\height1_reg_174_reg[12]_i_1__0_n_5 ,\height1_reg_174_reg[12]_i_1__0_n_6 ,\height1_reg_174_reg[12]_i_1__0_n_7 }),
        .S(height1_reg_174_reg[15:12]));
  FDRE \height1_reg_174_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__0_n_6 ),
        .Q(height1_reg_174_reg[13]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__0_n_5 ),
        .Q(height1_reg_174_reg[14]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[12]_i_1__0_n_4 ),
        .Q(height1_reg_174_reg[15]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__0_n_6 ),
        .Q(height1_reg_174_reg[1]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__0_n_5 ),
        .Q(height1_reg_174_reg[2]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[0]_i_3__0_n_4 ),
        .Q(height1_reg_174_reg[3]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__0_n_7 ),
        .Q(height1_reg_174_reg[4]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[4]_i_1__0 
       (.CI(\height1_reg_174_reg[0]_i_3__0_n_0 ),
        .CO({\height1_reg_174_reg[4]_i_1__0_n_0 ,\height1_reg_174_reg[4]_i_1__0_n_1 ,\height1_reg_174_reg[4]_i_1__0_n_2 ,\height1_reg_174_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[4]_i_1__0_n_4 ,\height1_reg_174_reg[4]_i_1__0_n_5 ,\height1_reg_174_reg[4]_i_1__0_n_6 ,\height1_reg_174_reg[4]_i_1__0_n_7 }),
        .S(height1_reg_174_reg[7:4]));
  FDRE \height1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__0_n_6 ),
        .Q(height1_reg_174_reg[5]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__0_n_5 ),
        .Q(height1_reg_174_reg[6]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[4]_i_1__0_n_4 ),
        .Q(height1_reg_174_reg[7]),
        .R(ap_NS_fsm17_out));
  FDRE \height1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__0_n_7 ),
        .Q(height1_reg_174_reg[8]),
        .R(ap_NS_fsm17_out));
  CARRY4 \height1_reg_174_reg[8]_i_1__0 
       (.CI(\height1_reg_174_reg[4]_i_1__0_n_0 ),
        .CO({\height1_reg_174_reg[8]_i_1__0_n_0 ,\height1_reg_174_reg[8]_i_1__0_n_1 ,\height1_reg_174_reg[8]_i_1__0_n_2 ,\height1_reg_174_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\height1_reg_174_reg[8]_i_1__0_n_4 ,\height1_reg_174_reg[8]_i_1__0_n_5 ,\height1_reg_174_reg[8]_i_1__0_n_6 ,\height1_reg_174_reg[8]_i_1__0_n_7 }),
        .S(height1_reg_174_reg[11:8]));
  FDRE \height1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(\height1_reg_174_reg[8]_i_1__0_n_6 ),
        .Q(height1_reg_174_reg[9]),
        .R(ap_NS_fsm17_out));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[0]_i_1__0 
       (.I0(height_reg_664[0]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[10]_i_1__0 
       (.I0(height_reg_664[10]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[11]_i_1__0 
       (.I0(height_reg_664[11]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[12]_i_1__0 
       (.I0(height_reg_664[12]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[13]_i_1__0 
       (.I0(height_reg_664[13]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[14]_i_1__0 
       (.I0(height_reg_664[14]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[14]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_11__0 
       (.I0(width6_reg_215_reg[14]),
        .I1(width6_reg_215_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_12__0 
       (.I0(width6_reg_215_reg[12]),
        .I1(width6_reg_215_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \height5_0_in_reg_206[15]_i_13__0 
       (.I0(height1_reg_174_reg[2]),
        .I1(height1_reg_174_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \height5_0_in_reg_206[15]_i_14__1 
       (.I0(height1_reg_174_reg[0]),
        .I1(height1_reg_174_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_15__0 
       (.I0(height1_reg_174_reg[6]),
        .I1(height1_reg_174_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_16__0 
       (.I0(height1_reg_174_reg[4]),
        .I1(height1_reg_174_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \height5_0_in_reg_206[15]_i_17 
       (.I0(height1_reg_174_reg[2]),
        .I1(height1_reg_174_reg[3]),
        .O(\height5_0_in_reg_206[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \height5_0_in_reg_206[15]_i_18 
       (.I0(height1_reg_174_reg[0]),
        .I1(height1_reg_174_reg[1]),
        .O(\height5_0_in_reg_206[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_19__1 
       (.I0(width6_reg_215_reg[4]),
        .I1(width6_reg_215_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \height5_0_in_reg_206[15]_i_1__0 
       (.I0(tmp_29_fu_337_p2),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_46_fu_486_p2),
        .I3(ap_CS_fsm_state11),
        .O(\height5_0_in_reg_206[15]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_20__0 
       (.I0(width6_reg_215_reg[10]),
        .I1(width6_reg_215_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_21__0 
       (.I0(width6_reg_215_reg[8]),
        .I1(width6_reg_215_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_22__0 
       (.I0(width6_reg_215_reg[6]),
        .I1(width6_reg_215_reg[7]),
        .O(\height5_0_in_reg_206[15]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \height5_0_in_reg_206[15]_i_23__0 
       (.I0(width6_reg_215_reg[4]),
        .I1(width6_reg_215_reg[5]),
        .O(\height5_0_in_reg_206[15]_i_23__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[15]_i_2__0 
       (.I0(height_reg_664[15]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_6__0 
       (.I0(height1_reg_174_reg[14]),
        .I1(height1_reg_174_reg[15]),
        .O(\height5_0_in_reg_206[15]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_7__0 
       (.I0(height1_reg_174_reg[12]),
        .I1(height1_reg_174_reg[13]),
        .O(\height5_0_in_reg_206[15]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_8__0 
       (.I0(height1_reg_174_reg[10]),
        .I1(height1_reg_174_reg[11]),
        .O(\height5_0_in_reg_206[15]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \height5_0_in_reg_206[15]_i_9__0 
       (.I0(height1_reg_174_reg[8]),
        .I1(height1_reg_174_reg[9]),
        .O(\height5_0_in_reg_206[15]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[1]_i_1__0 
       (.I0(height_reg_664[1]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[2]_i_1__0 
       (.I0(height_reg_664[2]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \height5_0_in_reg_206[3]_i_1__0 
       (.I0(height_reg_664[3]),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_29_fu_337_p2),
        .O(\height5_0_in_reg_206[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[4]_i_1__0 
       (.I0(height_reg_664[4]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[5]_i_1__0 
       (.I0(height_reg_664[5]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[6]_i_1__0 
       (.I0(height_reg_664[6]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[7]_i_1__0 
       (.I0(height_reg_664[7]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[8]_i_1__0 
       (.I0(height_reg_664[8]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \height5_0_in_reg_206[9]_i_1__0 
       (.I0(height_reg_664[9]),
        .I1(tmp_29_fu_337_p2),
        .I2(ap_CS_fsm_state4),
        .O(\height5_0_in_reg_206[9]_i_1__0_n_0 ));
  FDRE \height5_0_in_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[0]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[0]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[10]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[10]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[11]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[11]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[12]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[12]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[13]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[13]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[14]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[14]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[15]_i_2__0_n_0 ),
        .Q(height5_0_in_reg_206[15]),
        .R(1'b0));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_10__0 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_10__0_n_0 ,\height5_0_in_reg_206_reg[15]_i_10__0_n_1 ,\height5_0_in_reg_206_reg[15]_i_10__0_n_2 ,\height5_0_in_reg_206_reg[15]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\height5_0_in_reg_206[15]_i_19__1_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_20__0_n_0 ,\height5_0_in_reg_206[15]_i_21__0_n_0 ,\height5_0_in_reg_206[15]_i_22__0_n_0 ,\height5_0_in_reg_206[15]_i_23__0_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_3__0 
       (.CI(\height5_0_in_reg_206_reg[15]_i_5__0_n_0 ),
        .CO({tmp_29_fu_337_p2,\height5_0_in_reg_206_reg[15]_i_3__0_n_1 ,\height5_0_in_reg_206_reg[15]_i_3__0_n_2 ,\height5_0_in_reg_206_reg[15]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_6__0_n_0 ,\height5_0_in_reg_206[15]_i_7__0_n_0 ,\height5_0_in_reg_206[15]_i_8__0_n_0 ,\height5_0_in_reg_206[15]_i_9__0_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_4__0 
       (.CI(\height5_0_in_reg_206_reg[15]_i_10__0_n_0 ),
        .CO({\NLW_height5_0_in_reg_206_reg[15]_i_4__0_CO_UNCONNECTED [3:2],tmp_46_fu_486_p2,\height5_0_in_reg_206_reg[15]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_4__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\height5_0_in_reg_206[15]_i_11__0_n_0 ,\height5_0_in_reg_206[15]_i_12__0_n_0 }));
  CARRY4 \height5_0_in_reg_206_reg[15]_i_5__0 
       (.CI(1'b0),
        .CO({\height5_0_in_reg_206_reg[15]_i_5__0_n_0 ,\height5_0_in_reg_206_reg[15]_i_5__0_n_1 ,\height5_0_in_reg_206_reg[15]_i_5__0_n_2 ,\height5_0_in_reg_206_reg[15]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\height5_0_in_reg_206[15]_i_13__0_n_0 ,\height5_0_in_reg_206[15]_i_14__1_n_0 }),
        .O(\NLW_height5_0_in_reg_206_reg[15]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\height5_0_in_reg_206[15]_i_15__0_n_0 ,\height5_0_in_reg_206[15]_i_16__0_n_0 ,\height5_0_in_reg_206[15]_i_17_n_0 ,\height5_0_in_reg_206[15]_i_18_n_0 }));
  FDRE \height5_0_in_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[1]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[1]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[2]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[2]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[3]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[3]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[4]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[4]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[5]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[5]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[6]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[6]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[7]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[7]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[8]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[8]),
        .R(1'b0));
  FDRE \height5_0_in_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(\height5_0_in_reg_206[15]_i_1__0_n_0 ),
        .D(\height5_0_in_reg_206[9]_i_1__0_n_0 ),
        .Q(height5_0_in_reg_206[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \height_reg_664[0]_i_1 
       (.I0(height5_0_in_reg_206[0]),
        .O(A[0]));
  FDRE \height_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[0]),
        .Q(height_reg_664[0]),
        .R(1'b0));
  FDRE \height_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[10]),
        .Q(height_reg_664[10]),
        .R(1'b0));
  FDRE \height_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[11]),
        .Q(height_reg_664[11]),
        .R(1'b0));
  FDRE \height_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[12]),
        .Q(height_reg_664[12]),
        .R(1'b0));
  CARRY4 \height_reg_664_reg[12]_i_1 
       (.CI(\height_reg_664_reg[8]_i_1_n_0 ),
        .CO({\height_reg_664_reg[12]_i_1_n_0 ,\height_reg_664_reg[12]_i_1_n_1 ,\height_reg_664_reg[12]_i_1_n_2 ,\height_reg_664_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[12:9]),
        .S(height5_0_in_reg_206[12:9]));
  FDRE \height_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[13]),
        .Q(height_reg_664[13]),
        .R(1'b0));
  FDRE \height_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[14]),
        .Q(height_reg_664[14]),
        .R(1'b0));
  FDRE \height_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[15]),
        .Q(height_reg_664[15]),
        .R(1'b0));
  CARRY4 \height_reg_664_reg[15]_i_1 
       (.CI(\height_reg_664_reg[12]_i_1_n_0 ),
        .CO({\NLW_height_reg_664_reg[15]_i_1_CO_UNCONNECTED [3:2],\height_reg_664_reg[15]_i_1_n_2 ,\height_reg_664_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_reg_664_reg[15]_i_1_O_UNCONNECTED [3],A[15:13]}),
        .S({1'b0,height5_0_in_reg_206[15:13]}));
  FDRE \height_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[1]),
        .Q(height_reg_664[1]),
        .R(1'b0));
  FDRE \height_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[2]),
        .Q(height_reg_664[2]),
        .R(1'b0));
  FDRE \height_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[3]),
        .Q(height_reg_664[3]),
        .R(1'b0));
  FDRE \height_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[4]),
        .Q(height_reg_664[4]),
        .R(1'b0));
  CARRY4 \height_reg_664_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\height_reg_664_reg[4]_i_1_n_0 ,\height_reg_664_reg[4]_i_1_n_1 ,\height_reg_664_reg[4]_i_1_n_2 ,\height_reg_664_reg[4]_i_1_n_3 }),
        .CYINIT(height5_0_in_reg_206[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[4:1]),
        .S(height5_0_in_reg_206[4:1]));
  FDRE \height_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[5]),
        .Q(height_reg_664[5]),
        .R(1'b0));
  FDRE \height_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[6]),
        .Q(height_reg_664[6]),
        .R(1'b0));
  FDRE \height_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[7]),
        .Q(height_reg_664[7]),
        .R(1'b0));
  FDRE \height_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[8]),
        .Q(height_reg_664[8]),
        .R(1'b0));
  CARRY4 \height_reg_664_reg[8]_i_1 
       (.CI(\height_reg_664_reg[4]_i_1_n_0 ),
        .CO({\height_reg_664_reg[8]_i_1_n_0 ,\height_reg_664_reg[8]_i_1_n_1 ,\height_reg_664_reg[8]_i_1_n_2 ,\height_reg_664_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[8:5]),
        .S(height5_0_in_reg_206[8:5]));
  FDRE \height_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(A[9]),
        .Q(height_reg_664[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_576[4]_i_1 
       (.I0(\phi_mul2_reg_151_reg_n_0_[4] ),
        .O(next_mul3_fu_274_p2[4]));
  FDRE \next_mul3_reg_576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[10]),
        .Q(next_mul3_reg_576[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[11]),
        .Q(next_mul3_reg_576[11]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[12]),
        .Q(next_mul3_reg_576[12]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[12]_i_1 
       (.CI(\next_mul3_reg_576_reg[8]_i_1_n_0 ),
        .CO({\next_mul3_reg_576_reg[12]_i_1_n_0 ,\next_mul3_reg_576_reg[12]_i_1_n_1 ,\next_mul3_reg_576_reg[12]_i_1_n_2 ,\next_mul3_reg_576_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] ,\phi_mul2_reg_151_reg_n_0_[9] }),
        .O(next_mul3_fu_274_p2[12:9]),
        .S({\phi_mul2_reg_151_reg_n_0_[12] ,\phi_mul2_reg_151_reg_n_0_[11] ,\phi_mul2_reg_151_reg_n_0_[10] ,\phi_mul2_reg_151_reg_n_0_[9] }));
  FDRE \next_mul3_reg_576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[13]),
        .Q(next_mul3_reg_576[13]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[14]),
        .Q(next_mul3_reg_576[14]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[15]),
        .Q(next_mul3_reg_576[15]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[16]),
        .Q(next_mul3_reg_576[16]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[16]_i_1__0 
       (.CI(\next_mul3_reg_576_reg[12]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_576_reg[16]_i_1__0_CO_UNCONNECTED [3],\next_mul3_reg_576_reg[16]_i_1__0_n_1 ,\next_mul3_reg_576_reg[16]_i_1__0_n_2 ,\next_mul3_reg_576_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] ,\phi_mul2_reg_151_reg_n_0_[13] }),
        .O(next_mul3_fu_274_p2[16:13]),
        .S({\phi_mul2_reg_151_reg_n_0_[16] ,\phi_mul2_reg_151_reg_n_0_[15] ,\phi_mul2_reg_151_reg_n_0_[14] ,\phi_mul2_reg_151_reg_n_0_[13] }));
  FDRE \next_mul3_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_576[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_576[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_576[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_576[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_576[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_576_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_576_reg[8]_i_1_n_0 ,\next_mul3_reg_576_reg[8]_i_1_n_1 ,\next_mul3_reg_576_reg[8]_i_1_n_2 ,\next_mul3_reg_576_reg[8]_i_1_n_3 }),
        .CYINIT(\phi_mul2_reg_151_reg_n_0_[4] ),
        .DI({\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] ,\phi_mul2_reg_151_reg_n_0_[5] }),
        .O(next_mul3_fu_274_p2[8:5]),
        .S({\phi_mul2_reg_151_reg_n_0_[8] ,\phi_mul2_reg_151_reg_n_0_[7] ,\phi_mul2_reg_151_reg_n_0_[6] ,\phi_mul2_reg_151_reg_n_0_[5] }));
  FDRE \next_mul3_reg_576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[9]),
        .Q(next_mul3_reg_576[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[1]_i_1 
       (.I0(phi_mul_reg_139[1]),
        .O(next_mul_fu_279_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[5]_i_2 
       (.I0(phi_mul_reg_139[3]),
        .O(\next_mul_reg_581[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_581[5]_i_3 
       (.I0(phi_mul_reg_139[2]),
        .O(\next_mul_reg_581[5]_i_3_n_0 ));
  FDRE \next_mul_reg_581_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[10]),
        .Q(next_mul_reg_581[10]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[11]),
        .Q(next_mul_reg_581[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[11]_i_1 
       (.CI(\next_mul_reg_581_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_581_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul_reg_581_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_139[10]}),
        .O({\NLW_next_mul_reg_581_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul_fu_279_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul_reg_139[11:10]}));
  FDRE \next_mul_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[1]),
        .Q(next_mul_reg_581[1]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[2]),
        .Q(next_mul_reg_581[2]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[3]),
        .Q(next_mul_reg_581[3]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[4]),
        .Q(next_mul_reg_581[4]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[5]),
        .Q(next_mul_reg_581[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_581_reg[5]_i_1_n_0 ,\next_mul_reg_581_reg[5]_i_1_n_1 ,\next_mul_reg_581_reg[5]_i_1_n_2 ,\next_mul_reg_581_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_139[1]),
        .DI(phi_mul_reg_139[5:2]),
        .O(next_mul_fu_279_p2[5:2]),
        .S({phi_mul_reg_139[5:4],\next_mul_reg_581[5]_i_2_n_0 ,\next_mul_reg_581[5]_i_3_n_0 }));
  FDRE \next_mul_reg_581_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[6]),
        .Q(next_mul_reg_581[6]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[7]),
        .Q(next_mul_reg_581[7]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[8]),
        .Q(next_mul_reg_581[8]),
        .R(1'b0));
  FDRE \next_mul_reg_581_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_279_p2[9]),
        .Q(next_mul_reg_581[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_581_reg[9]_i_1 
       (.CI(\next_mul_reg_581_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_581_reg[9]_i_1_n_0 ,\next_mul_reg_581_reg[9]_i_1_n_1 ,\next_mul_reg_581_reg[9]_i_1_n_2 ,\next_mul_reg_581_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_139[9:6]),
        .O(next_mul_fu_279_p2[9:6]),
        .S(phi_mul_reg_139[9:6]));
  FDRE \phi_mul2_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[10]),
        .Q(\phi_mul2_reg_151_reg_n_0_[10] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[11]),
        .Q(\phi_mul2_reg_151_reg_n_0_[11] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[12]),
        .Q(\phi_mul2_reg_151_reg_n_0_[12] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[13]),
        .Q(\phi_mul2_reg_151_reg_n_0_[13] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[14]),
        .Q(\phi_mul2_reg_151_reg_n_0_[14] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[15]),
        .Q(\phi_mul2_reg_151_reg_n_0_[15] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[16]),
        .Q(\phi_mul2_reg_151_reg_n_0_[16] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[4]),
        .Q(\phi_mul2_reg_151_reg_n_0_[4] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[5]),
        .Q(\phi_mul2_reg_151_reg_n_0_[5] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[6]),
        .Q(\phi_mul2_reg_151_reg_n_0_[6] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[7]),
        .Q(\phi_mul2_reg_151_reg_n_0_[7] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[8]),
        .Q(\phi_mul2_reg_151_reg_n_0_[8] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul2_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul3_reg_576[9]),
        .Q(\phi_mul2_reg_151_reg_n_0_[9] ),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[10]),
        .Q(phi_mul_reg_139[10]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[11]),
        .Q(phi_mul_reg_139[11]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[1]),
        .Q(phi_mul_reg_139[1]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[2]),
        .Q(phi_mul_reg_139[2]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[3]),
        .Q(phi_mul_reg_139[3]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[4]),
        .Q(phi_mul_reg_139[4]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[5]),
        .Q(phi_mul_reg_139[5]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[6]),
        .Q(phi_mul_reg_139[6]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[7]),
        .Q(phi_mul_reg_139[7]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[8]),
        .Q(phi_mul_reg_139[8]),
        .R(phi_mul2_reg_151));
  FDRE \phi_mul_reg_139_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_128[15]_i_2__0_n_0 ),
        .D(next_mul_reg_581[9]),
        .Q(phi_mul_reg_139[9]),
        .R(phi_mul2_reg_151));
  CARRY4 ram_reg_0_i_118__0
       (.CI(ram_reg_0_i_138__0_n_0),
        .CO({NLW_ram_reg_0_i_118__0_CO_UNCONNECTED[3],ram_reg_0_i_118__0_n_1,ram_reg_0_i_118__0_n_2,ram_reg_0_i_118__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_32_reg_621[10:8]}),
        .O(data2[11:8]),
        .S({ram_reg_0_i_173__0_n_0,ram_reg_0_i_174__0_n_0,ram_reg_0_i_175__0_n_0,ram_reg_0_i_176__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_119__0
       (.I0(tmp_32_reg_621[11]),
        .I1(p_0_in[11]),
        .O(ram_reg_0_i_119__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_120__0
       (.I0(tmp_32_reg_621[10]),
        .I1(p_0_in[10]),
        .O(ram_reg_0_i_120__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_121__0
       (.I0(tmp_32_reg_621[9]),
        .I1(p_0_in[9]),
        .O(ram_reg_0_i_121__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_122__0
       (.I0(tmp_32_reg_621[8]),
        .I1(p_0_in[8]),
        .O(ram_reg_0_i_122__0_n_0));
  (* HLUTNM = "lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_123__0
       (.I0(width6_reg_215_reg[9]),
        .I1(tmp_42_reg_672_reg_n_96),
        .I2(tmp_24_reg_594_reg_n_96),
        .O(ram_reg_0_i_123__0_n_0));
  (* HLUTNM = "lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_124__0
       (.I0(width6_reg_215_reg[8]),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(tmp_24_reg_594_reg_n_97),
        .O(ram_reg_0_i_124__0_n_0));
  (* HLUTNM = "lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_125__0
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .O(ram_reg_0_i_125__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_126__0
       (.I0(tmp_24_reg_594_reg_n_95),
        .I1(tmp_42_reg_672_reg_n_95),
        .I2(width6_reg_215_reg[10]),
        .I3(tmp_42_reg_672_reg_n_94),
        .I4(width6_reg_215_reg[11]),
        .I5(tmp_24_reg_594_reg_n_94),
        .O(ram_reg_0_i_126__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_127__0
       (.I0(ram_reg_0_i_123__0_n_0),
        .I1(tmp_42_reg_672_reg_n_95),
        .I2(width6_reg_215_reg[10]),
        .I3(tmp_24_reg_594_reg_n_95),
        .O(ram_reg_0_i_127__0_n_0));
  (* HLUTNM = "lutpair195" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_128__0
       (.I0(width6_reg_215_reg[9]),
        .I1(tmp_42_reg_672_reg_n_96),
        .I2(tmp_24_reg_594_reg_n_96),
        .I3(ram_reg_0_i_124__0_n_0),
        .O(ram_reg_0_i_128__0_n_0));
  (* HLUTNM = "lutpair194" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_129__0
       (.I0(width6_reg_215_reg[8]),
        .I1(tmp_42_reg_672_reg_n_97),
        .I2(tmp_24_reg_594_reg_n_97),
        .I3(ram_reg_0_i_125__0_n_0),
        .O(ram_reg_0_i_129__0_n_0));
  CARRY4 ram_reg_0_i_138__0
       (.CI(ram_reg_0_i_159__0_n_0),
        .CO({ram_reg_0_i_138__0_n_0,ram_reg_0_i_138__0_n_1,ram_reg_0_i_138__0_n_2,ram_reg_0_i_138__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_32_reg_621[7:4]),
        .O(data2[7:4]),
        .S({ram_reg_0_i_178__0_n_0,ram_reg_0_i_179__0_n_0,ram_reg_0_i_180__0_n_0,ram_reg_0_i_181__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_139__0
       (.I0(tmp_32_reg_621[7]),
        .I1(p_0_in[7]),
        .O(ram_reg_0_i_139__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_140__0
       (.I0(tmp_32_reg_621[6]),
        .I1(p_0_in[6]),
        .O(ram_reg_0_i_140__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_141__0
       (.I0(tmp_32_reg_621[5]),
        .I1(p_0_in[5]),
        .O(ram_reg_0_i_141__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_142__0
       (.I0(tmp_32_reg_621[4]),
        .I1(p_0_in[4]),
        .O(ram_reg_0_i_142__0_n_0));
  (* HLUTNM = "lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_143__0
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .O(ram_reg_0_i_143__0_n_0));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_144__0
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .O(ram_reg_0_i_144__0_n_0));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_145__0
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .O(ram_reg_0_i_145__0_n_0));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_146__0
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .O(ram_reg_0_i_146__0_n_0));
  (* HLUTNM = "lutpair193" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_147__0
       (.I0(width6_reg_215_reg[7]),
        .I1(tmp_42_reg_672_reg_n_98),
        .I2(tmp_24_reg_594_reg_n_98),
        .I3(ram_reg_0_i_143__0_n_0),
        .O(ram_reg_0_i_147__0_n_0));
  (* HLUTNM = "lutpair192" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_148__0
       (.I0(width6_reg_215_reg[6]),
        .I1(tmp_42_reg_672_reg_n_99),
        .I2(tmp_24_reg_594_reg_n_99),
        .I3(ram_reg_0_i_144__0_n_0),
        .O(ram_reg_0_i_148__0_n_0));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_149__0
       (.I0(width6_reg_215_reg[5]),
        .I1(tmp_42_reg_672_reg_n_100),
        .I2(tmp_24_reg_594_reg_n_100),
        .I3(ram_reg_0_i_145__0_n_0),
        .O(ram_reg_0_i_149__0_n_0));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_150__0
       (.I0(width6_reg_215_reg[4]),
        .I1(tmp_42_reg_672_reg_n_101),
        .I2(tmp_24_reg_594_reg_n_101),
        .I3(ram_reg_0_i_146__0_n_0),
        .O(ram_reg_0_i_150__0_n_0));
  CARRY4 ram_reg_0_i_159__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_159__0_n_0,ram_reg_0_i_159__0_n_1,ram_reg_0_i_159__0_n_2,ram_reg_0_i_159__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_32_reg_621[3:0]),
        .O(data2[3:0]),
        .S({ram_reg_0_i_183__0_n_0,ram_reg_0_i_184__0_n_0,ram_reg_0_i_185_n_0,ram_reg_0_i_186__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_160__0
       (.I0(tmp_32_reg_621[3]),
        .I1(p_0_in[3]),
        .O(ram_reg_0_i_160__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_161__0
       (.I0(tmp_32_reg_621[2]),
        .I1(p_0_in[2]),
        .O(ram_reg_0_i_161__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_162__0
       (.I0(tmp_32_reg_621[1]),
        .I1(p_0_in[1]),
        .O(ram_reg_0_i_162__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_163__0
       (.I0(tmp_32_reg_621[0]),
        .I1(width4_0_in_reg_197_reg[0]),
        .O(ram_reg_0_i_163__0_n_0));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_164__0
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .O(ram_reg_0_i_164__0_n_0));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_165__0
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .O(ram_reg_0_i_165__0_n_0));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_166__0
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_0_i_166__0_n_0));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_167__0
       (.I0(width6_reg_215_reg[3]),
        .I1(tmp_42_reg_672_reg_n_102),
        .I2(tmp_24_reg_594_reg_n_102),
        .I3(ram_reg_0_i_164__0_n_0),
        .O(ram_reg_0_i_167__0_n_0));
  (* HLUTNM = "lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_168__0
       (.I0(width6_reg_215_reg[2]),
        .I1(tmp_42_reg_672_reg_n_103),
        .I2(tmp_24_reg_594_reg_n_103),
        .I3(ram_reg_0_i_165__0_n_0),
        .O(ram_reg_0_i_168__0_n_0));
  (* HLUTNM = "lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_169__0
       (.I0(width6_reg_215_reg[1]),
        .I1(tmp_42_reg_672_reg_n_104),
        .I2(tmp_24_reg_594_reg_n_104),
        .I3(ram_reg_0_i_166__0_n_0),
        .O(ram_reg_0_i_169__0_n_0));
  CARRY4 ram_reg_0_i_16__2
       (.CI(ram_reg_0_i_17__4_n_0),
        .CO({NLW_ram_reg_0_i_16__2_CO_UNCONNECTED[3],ram_reg_0_i_16__2_n_1,ram_reg_0_i_16__2_n_2,ram_reg_0_i_16__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_20__4_n_0,ram_reg_0_i_21__3_n_0,ram_reg_0_i_22__2_n_0}),
        .O(input_r_address0[11:8]),
        .S({ram_reg_0_i_23__4_n_0,ram_reg_0_i_24__4_n_0,ram_reg_0_i_25__4_n_0,ram_reg_0_i_26__4_n_0}));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_170__0
       (.I0(width6_reg_215_reg[0]),
        .I1(tmp_42_reg_672_reg_n_105),
        .I2(tmp_24_reg_594_reg_n_105),
        .O(ram_reg_0_i_170__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_173__0
       (.I0(tmp_32_reg_621[11]),
        .I1(tmp_34_reg_633_reg__0[11]),
        .O(ram_reg_0_i_173__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_174__0
       (.I0(tmp_32_reg_621[10]),
        .I1(tmp_34_reg_633_reg__0[10]),
        .O(ram_reg_0_i_174__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_175__0
       (.I0(tmp_32_reg_621[9]),
        .I1(tmp_34_reg_633_reg__0[9]),
        .O(ram_reg_0_i_175__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_176__0
       (.I0(tmp_32_reg_621[8]),
        .I1(tmp_34_reg_633_reg__0[8]),
        .O(ram_reg_0_i_176__0_n_0));
  CARRY4 ram_reg_0_i_177__0
       (.CI(ram_reg_0_i_182__0_n_0),
        .CO({ram_reg_0_i_177__0_n_0,ram_reg_0_i_177__0_n_1,ram_reg_0_i_177__0_n_2,ram_reg_0_i_177__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[8:5]),
        .S(width4_0_in_reg_197_reg[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_178__0
       (.I0(tmp_32_reg_621[7]),
        .I1(tmp_34_reg_633_reg__0[7]),
        .O(ram_reg_0_i_178__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_179__0
       (.I0(tmp_32_reg_621[6]),
        .I1(tmp_34_reg_633_reg__0[6]),
        .O(ram_reg_0_i_179__0_n_0));
  CARRY4 ram_reg_0_i_17__4
       (.CI(ram_reg_0_i_18__3_n_0),
        .CO({ram_reg_0_i_17__4_n_0,ram_reg_0_i_17__4_n_1,ram_reg_0_i_17__4_n_2,ram_reg_0_i_17__4_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_27__2_n_0,ram_reg_0_i_28__2_n_0,ram_reg_0_i_29__2_n_0,ram_reg_0_i_30__2_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_31__2_n_0,ram_reg_0_i_32__2_n_0,ram_reg_0_i_33__3_n_0,ram_reg_0_i_34__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_180__0
       (.I0(tmp_32_reg_621[5]),
        .I1(tmp_34_reg_633_reg__0[5]),
        .O(ram_reg_0_i_180__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_181__0
       (.I0(tmp_32_reg_621[4]),
        .I1(tmp_34_reg_633_reg__0[4]),
        .O(ram_reg_0_i_181__0_n_0));
  CARRY4 ram_reg_0_i_182__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_182__0_n_0,ram_reg_0_i_182__0_n_1,ram_reg_0_i_182__0_n_2,ram_reg_0_i_182__0_n_3}),
        .CYINIT(width4_0_in_reg_197_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[4:1]),
        .S(width4_0_in_reg_197_reg[4:1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_183__0
       (.I0(tmp_32_reg_621[3]),
        .I1(tmp_34_reg_633_reg__0[3]),
        .O(ram_reg_0_i_183__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_184__0
       (.I0(tmp_32_reg_621[2]),
        .I1(tmp_34_reg_633_reg__0[2]),
        .O(ram_reg_0_i_184__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_185
       (.I0(tmp_32_reg_621[1]),
        .I1(tmp_34_reg_633_reg__0[1]),
        .O(ram_reg_0_i_185_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_186__0
       (.I0(tmp_32_reg_621[0]),
        .I1(tmp_34_reg_633_reg__0[0]),
        .O(ram_reg_0_i_186__0_n_0));
  CARRY4 ram_reg_0_i_18__3
       (.CI(1'b0),
        .CO({ram_reg_0_i_18__3_n_0,ram_reg_0_i_18__3_n_1,ram_reg_0_i_18__3_n_2,ram_reg_0_i_18__3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_i_35__1_n_0,ram_reg_0_i_36__1_n_0,ram_reg_0_i_37__1_n_0,ram_reg_0_i_38__2_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_39__3_n_0,ram_reg_0_i_40__3_n_0,ram_reg_0_i_41__3_n_0,ram_reg_0_i_42__3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_20__4
       (.I0(\width3_reg_186_reg_n_0_[9] ),
        .I1(tmp3_reg_628_reg_n_96),
        .O(ram_reg_0_i_20__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_21__3
       (.I0(\width3_reg_186_reg_n_0_[8] ),
        .I1(tmp3_reg_628_reg_n_97),
        .O(ram_reg_0_i_21__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_22__2
       (.I0(\width3_reg_186_reg_n_0_[7] ),
        .I1(tmp3_reg_628_reg_n_98),
        .O(ram_reg_0_i_22__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_23__4
       (.I0(tmp3_reg_628_reg_n_95),
        .I1(\width3_reg_186_reg_n_0_[10] ),
        .I2(tmp3_reg_628_reg_n_94),
        .I3(\width3_reg_186_reg_n_0_[11] ),
        .O(ram_reg_0_i_23__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_24__4
       (.I0(tmp3_reg_628_reg_n_96),
        .I1(\width3_reg_186_reg_n_0_[9] ),
        .I2(tmp3_reg_628_reg_n_95),
        .I3(\width3_reg_186_reg_n_0_[10] ),
        .O(ram_reg_0_i_24__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_25__4
       (.I0(tmp3_reg_628_reg_n_97),
        .I1(\width3_reg_186_reg_n_0_[8] ),
        .I2(tmp3_reg_628_reg_n_96),
        .I3(\width3_reg_186_reg_n_0_[9] ),
        .O(ram_reg_0_i_25__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_26__4
       (.I0(tmp3_reg_628_reg_n_98),
        .I1(\width3_reg_186_reg_n_0_[7] ),
        .I2(tmp3_reg_628_reg_n_97),
        .I3(\width3_reg_186_reg_n_0_[8] ),
        .O(ram_reg_0_i_26__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_27__2
       (.I0(\width3_reg_186_reg_n_0_[6] ),
        .I1(tmp3_reg_628_reg_n_99),
        .O(ram_reg_0_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_27__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[7]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_28__2
       (.I0(\width3_reg_186_reg_n_0_[5] ),
        .I1(tmp3_reg_628_reg_n_100),
        .O(ram_reg_0_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_28__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[6]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_29__2
       (.I0(\width3_reg_186_reg_n_0_[4] ),
        .I1(tmp3_reg_628_reg_n_101),
        .O(ram_reg_0_i_29__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_29__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[5]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_30__2
       (.I0(\width3_reg_186_reg_n_0_[3] ),
        .I1(tmp3_reg_628_reg_n_102),
        .O(ram_reg_0_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_30__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[4]),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_31__2
       (.I0(tmp3_reg_628_reg_n_99),
        .I1(\width3_reg_186_reg_n_0_[6] ),
        .I2(tmp3_reg_628_reg_n_98),
        .I3(\width3_reg_186_reg_n_0_[7] ),
        .O(ram_reg_0_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_31__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[3]),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_32__2
       (.I0(tmp3_reg_628_reg_n_100),
        .I1(\width3_reg_186_reg_n_0_[5] ),
        .I2(tmp3_reg_628_reg_n_99),
        .I3(\width3_reg_186_reg_n_0_[6] ),
        .O(ram_reg_0_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_32__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[2]),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_33__3
       (.I0(tmp3_reg_628_reg_n_101),
        .I1(\width3_reg_186_reg_n_0_[4] ),
        .I2(tmp3_reg_628_reg_n_100),
        .I3(\width3_reg_186_reg_n_0_[5] ),
        .O(ram_reg_0_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_33__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[1]),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_34__3
       (.I0(tmp3_reg_628_reg_n_102),
        .I1(\width3_reg_186_reg_n_0_[3] ),
        .I2(tmp3_reg_628_reg_n_101),
        .I3(\width3_reg_186_reg_n_0_[4] ),
        .O(ram_reg_0_i_34__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_34__4
       (.I0(ap_CS_fsm_state8),
        .I1(q0[0]),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_35__1
       (.I0(\width3_reg_186_reg_n_0_[2] ),
        .I1(tmp3_reg_628_reg_n_103),
        .O(ram_reg_0_i_35__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_35__3
       (.I0(ap_CS_fsm_state8),
        .I1(q0[8]),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_36__1
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .O(ram_reg_0_i_36__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_36__2
       (.I0(width6_reg_21509_out),
        .I1(width4_0_in_reg_1970),
        .I2(ap_CS_fsm_state8),
        .I3(width_reg_163010_out),
        .I4(ap_CS_fsm_state6),
        .I5(Q[1]),
        .O(WEA));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_37__1
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_0_i_37__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_37__2
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state3),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_38__2
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .O(ram_reg_0_i_38__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_39__3
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(tmp3_reg_628_reg_n_102),
        .I3(\width3_reg_186_reg_n_0_[3] ),
        .O(ram_reg_0_i_39__3_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_40__2
       (.I0(ram_reg_0_i_68__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[11]),
        .I4(data0[11]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[11]));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_0_i_40__3
       (.I0(tmp3_reg_628_reg_n_103),
        .I1(\width3_reg_186_reg_n_0_[2] ),
        .I2(\width3_reg_186_reg_n_0_[1] ),
        .I3(tmp3_reg_628_reg_n_104),
        .O(ram_reg_0_i_40__3_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_0_i_41__3
       (.I0(tmp3_reg_628_reg_n_105),
        .I1(\width3_reg_186_reg_n_0_[0] ),
        .I2(tmp3_reg_628_reg_n_104),
        .I3(\width3_reg_186_reg_n_0_[1] ),
        .O(ram_reg_0_i_41__3_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_42__2
       (.I0(ram_reg_0_i_71__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[10]),
        .I4(data0[10]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_42__3
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .I1(tmp3_reg_628_reg_n_105),
        .O(ram_reg_0_i_42__3_n_0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_44__1
       (.I0(ram_reg_0_i_72__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[9]),
        .I4(data0[9]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[9]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_46__2
       (.I0(ram_reg_0_i_73__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[8]),
        .I4(data0[8]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[8]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_48__1
       (.I0(ram_reg_0_i_75__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[7]),
        .I4(data0[7]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[7]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_50__1
       (.I0(ram_reg_0_i_78__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[6]),
        .I4(data0[6]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[6]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_52__1
       (.I0(ram_reg_0_i_79__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[5]),
        .I4(data0[5]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_54__1
       (.I0(ram_reg_0_i_80__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[4]),
        .I4(data0[4]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_56__1
       (.I0(ram_reg_0_i_82__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[3]),
        .I4(data0[3]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_58__1
       (.I0(ram_reg_0_i_85__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[2]),
        .I4(data0[2]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_60__0
       (.I0(ram_reg_0_i_86__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[1]),
        .I4(data0[1]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[1]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_62__0
       (.I0(ram_reg_0_i_87__0_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(data1[0]),
        .I4(data0[0]),
        .O(grp_padding2d_fix16_3_fu_587_output_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_66__0
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_44_fu_438_p2),
        .O(width4_0_in_reg_1970));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_68__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[11]),
        .I2(tmp_27_fu_319_p2_n_94),
        .I3(ap_CS_fsm_state8),
        .I4(data2[11]),
        .O(ram_reg_0_i_68__0_n_0));
  CARRY4 ram_reg_0_i_69__0
       (.CI(ram_reg_0_i_76__0_n_0),
        .CO({NLW_ram_reg_0_i_69__0_CO_UNCONNECTED[3],ram_reg_0_i_69__0_n_1,ram_reg_0_i_69__0_n_2,ram_reg_0_i_69__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_32_reg_621[10:8]}),
        .O(data1[11:8]),
        .S({ram_reg_0_i_119__0_n_0,ram_reg_0_i_120__0_n_0,ram_reg_0_i_121__0_n_0,ram_reg_0_i_122__0_n_0}));
  CARRY4 ram_reg_0_i_70__0
       (.CI(ram_reg_0_i_77__0_n_0),
        .CO({NLW_ram_reg_0_i_70__0_CO_UNCONNECTED[3],ram_reg_0_i_70__0_n_1,ram_reg_0_i_70__0_n_2,ram_reg_0_i_70__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_123__0_n_0,ram_reg_0_i_124__0_n_0,ram_reg_0_i_125__0_n_0}),
        .O(data0[11:8]),
        .S({ram_reg_0_i_126__0_n_0,ram_reg_0_i_127__0_n_0,ram_reg_0_i_128__0_n_0,ram_reg_0_i_129__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_71__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[10]),
        .I2(tmp_27_fu_319_p2_n_95),
        .I3(ap_CS_fsm_state8),
        .I4(data2[10]),
        .O(ram_reg_0_i_71__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_72__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[9]),
        .I2(tmp_27_fu_319_p2_n_96),
        .I3(ap_CS_fsm_state8),
        .I4(data2[9]),
        .O(ram_reg_0_i_72__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_73__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[8]),
        .I2(tmp_27_fu_319_p2_n_97),
        .I3(ap_CS_fsm_state8),
        .I4(data2[8]),
        .O(ram_reg_0_i_73__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_75__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[7]),
        .I2(tmp_27_fu_319_p2_n_98),
        .I3(ap_CS_fsm_state8),
        .I4(data2[7]),
        .O(ram_reg_0_i_75__0_n_0));
  CARRY4 ram_reg_0_i_76__0
       (.CI(ram_reg_0_i_83__0_n_0),
        .CO({ram_reg_0_i_76__0_n_0,ram_reg_0_i_76__0_n_1,ram_reg_0_i_76__0_n_2,ram_reg_0_i_76__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_32_reg_621[7:4]),
        .O(data1[7:4]),
        .S({ram_reg_0_i_139__0_n_0,ram_reg_0_i_140__0_n_0,ram_reg_0_i_141__0_n_0,ram_reg_0_i_142__0_n_0}));
  CARRY4 ram_reg_0_i_77__0
       (.CI(ram_reg_0_i_84__0_n_0),
        .CO({ram_reg_0_i_77__0_n_0,ram_reg_0_i_77__0_n_1,ram_reg_0_i_77__0_n_2,ram_reg_0_i_77__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_143__0_n_0,ram_reg_0_i_144__0_n_0,ram_reg_0_i_145__0_n_0,ram_reg_0_i_146__0_n_0}),
        .O(data0[7:4]),
        .S({ram_reg_0_i_147__0_n_0,ram_reg_0_i_148__0_n_0,ram_reg_0_i_149__0_n_0,ram_reg_0_i_150__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_78__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[6]),
        .I2(tmp_27_fu_319_p2_n_99),
        .I3(ap_CS_fsm_state8),
        .I4(data2[6]),
        .O(ram_reg_0_i_78__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_79__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[5]),
        .I2(tmp_27_fu_319_p2_n_100),
        .I3(ap_CS_fsm_state8),
        .I4(data2[5]),
        .O(ram_reg_0_i_79__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_80__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[4]),
        .I2(tmp_27_fu_319_p2_n_101),
        .I3(ap_CS_fsm_state8),
        .I4(data2[4]),
        .O(ram_reg_0_i_80__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_82__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[3]),
        .I2(tmp_27_fu_319_p2_n_102),
        .I3(ap_CS_fsm_state8),
        .I4(data2[3]),
        .O(ram_reg_0_i_82__0_n_0));
  CARRY4 ram_reg_0_i_83__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_83__0_n_0,ram_reg_0_i_83__0_n_1,ram_reg_0_i_83__0_n_2,ram_reg_0_i_83__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_32_reg_621[3:0]),
        .O(data1[3:0]),
        .S({ram_reg_0_i_160__0_n_0,ram_reg_0_i_161__0_n_0,ram_reg_0_i_162__0_n_0,ram_reg_0_i_163__0_n_0}));
  CARRY4 ram_reg_0_i_84__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_84__0_n_0,ram_reg_0_i_84__0_n_1,ram_reg_0_i_84__0_n_2,ram_reg_0_i_84__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_164__0_n_0,ram_reg_0_i_165__0_n_0,ram_reg_0_i_166__0_n_0,1'b0}),
        .O(data0[3:0]),
        .S({ram_reg_0_i_167__0_n_0,ram_reg_0_i_168__0_n_0,ram_reg_0_i_169__0_n_0,ram_reg_0_i_170__0_n_0}));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_85__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[2]),
        .I2(tmp_27_fu_319_p2_n_103),
        .I3(ap_CS_fsm_state8),
        .I4(data2[2]),
        .O(ram_reg_0_i_85__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_86__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[1]),
        .I2(tmp_27_fu_319_p2_n_104),
        .I3(ap_CS_fsm_state8),
        .I4(data2[1]),
        .O(ram_reg_0_i_86__0_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_87__0
       (.I0(ap_CS_fsm_state6),
        .I1(tmp_32_reg_621[0]),
        .I2(tmp_27_fu_319_p2_n_105),
        .I3(ap_CS_fsm_state8),
        .I4(data2[0]),
        .O(ram_reg_0_i_87__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_1__2
       (.I0(ap_CS_fsm_state8),
        .I1(q0[15]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_2__2
       (.I0(ap_CS_fsm_state8),
        .I1(q0[14]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_3__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[13]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_4__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[12]),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_5__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[11]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_6__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[10]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_7__0
       (.I0(ap_CS_fsm_state8),
        .I1(q0[9]),
        .O(d0[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_628_reg
       (.A({tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_5,tmp3_reg_628_reg_i_2__0_n_6,tmp3_reg_628_reg_i_2__0_n_7,tmp3_reg_628_reg_i_3__0_n_4,tmp3_reg_628_reg_i_3__0_n_5,tmp3_reg_628_reg_i_3__0_n_6,tmp3_reg_628_reg_i_3__0_n_7,tmp3_reg_628_reg_i_4__0_n_4,tmp3_reg_628_reg_i_4__0_n_5,tmp3_reg_628_reg_i_4__0_n_6,tmp3_reg_628_reg_i_4__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_628_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_628_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_628_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_628_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_31_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_628_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_628_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_628_reg_P_UNCONNECTED[47:12],tmp3_reg_628_reg_n_94,tmp3_reg_628_reg_n_95,tmp3_reg_628_reg_n_96,tmp3_reg_628_reg_n_97,tmp3_reg_628_reg_n_98,tmp3_reg_628_reg_n_99,tmp3_reg_628_reg_n_100,tmp3_reg_628_reg_n_101,tmp3_reg_628_reg_n_102,tmp3_reg_628_reg_n_103,tmp3_reg_628_reg_n_104,tmp3_reg_628_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_628_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_628_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_628_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_628_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_10__0
       (.I0(tmp2_cast_fu_354_p1[8]),
        .I1(phi_mul_reg_139[8]),
        .O(tmp3_reg_628_reg_i_10__0_n_0));
  CARRY4 tmp3_reg_628_reg_i_11__0
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_11__0_n_0,tmp3_reg_628_reg_i_11__0_n_1,tmp3_reg_628_reg_i_11__0_n_2,tmp3_reg_628_reg_i_11__0_n_3}),
        .CYINIT(height1_reg_174_reg[0]),
        .DI(height1_reg_174_reg[4:1]),
        .O(tmp2_cast_fu_354_p1[4:1]),
        .S({tmp3_reg_628_reg_i_27__0_n_0,tmp3_reg_628_reg_i_28__0_n_0,tmp3_reg_628_reg_i_29__0_n_0,tmp3_reg_628_reg_i_30__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_12__0
       (.I0(tmp2_cast_fu_354_p1[7]),
        .I1(phi_mul_reg_139[7]),
        .O(tmp3_reg_628_reg_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_13__0
       (.I0(tmp2_cast_fu_354_p1[6]),
        .I1(phi_mul_reg_139[6]),
        .O(tmp3_reg_628_reg_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_14__0
       (.I0(tmp2_cast_fu_354_p1[5]),
        .I1(phi_mul_reg_139[5]),
        .O(tmp3_reg_628_reg_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_15__0
       (.I0(tmp2_cast_fu_354_p1[4]),
        .I1(phi_mul_reg_139[4]),
        .O(tmp3_reg_628_reg_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_16__0
       (.I0(tmp2_cast_fu_354_p1[3]),
        .I1(phi_mul_reg_139[3]),
        .O(tmp3_reg_628_reg_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_17__0
       (.I0(tmp2_cast_fu_354_p1[2]),
        .I1(phi_mul_reg_139[2]),
        .O(tmp3_reg_628_reg_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_18__0
       (.I0(tmp2_cast_fu_354_p1[1]),
        .I1(phi_mul_reg_139[1]),
        .O(tmp3_reg_628_reg_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_19__2
       (.I0(height1_reg_174_reg[0]),
        .O(tmp3_reg_628_reg_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp3_reg_628_reg_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_29_fu_337_p2),
        .O(tmp_31_reg_6110));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_20__0
       (.I0(height1_reg_174_reg[11]),
        .O(tmp3_reg_628_reg_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_21__0
       (.I0(height1_reg_174_reg[10]),
        .O(tmp3_reg_628_reg_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_22
       (.I0(height1_reg_174_reg[9]),
        .O(tmp3_reg_628_reg_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_23__0
       (.I0(height1_reg_174_reg[8]),
        .O(tmp3_reg_628_reg_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_24__0
       (.I0(height1_reg_174_reg[7]),
        .O(tmp3_reg_628_reg_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_25__0
       (.I0(height1_reg_174_reg[6]),
        .O(tmp3_reg_628_reg_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_26__0
       (.I0(height1_reg_174_reg[5]),
        .O(tmp3_reg_628_reg_i_26__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_27__0
       (.I0(height1_reg_174_reg[4]),
        .O(tmp3_reg_628_reg_i_27__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_28__0
       (.I0(height1_reg_174_reg[3]),
        .O(tmp3_reg_628_reg_i_28__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_29__0
       (.I0(height1_reg_174_reg[2]),
        .O(tmp3_reg_628_reg_i_29__0_n_0));
  CARRY4 tmp3_reg_628_reg_i_2__0
       (.CI(tmp3_reg_628_reg_i_3__0_n_0),
        .CO({NLW_tmp3_reg_628_reg_i_2__0_CO_UNCONNECTED[3],tmp3_reg_628_reg_i_2__0_n_1,tmp3_reg_628_reg_i_2__0_n_2,tmp3_reg_628_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp2_cast_fu_354_p1[10:8]}),
        .O({tmp3_reg_628_reg_i_2__0_n_4,tmp3_reg_628_reg_i_2__0_n_5,tmp3_reg_628_reg_i_2__0_n_6,tmp3_reg_628_reg_i_2__0_n_7}),
        .S({tmp3_reg_628_reg_i_7__0_n_0,tmp3_reg_628_reg_i_8__0_n_0,tmp3_reg_628_reg_i_9__0_n_0,tmp3_reg_628_reg_i_10__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp3_reg_628_reg_i_30__0
       (.I0(height1_reg_174_reg[1]),
        .O(tmp3_reg_628_reg_i_30__0_n_0));
  CARRY4 tmp3_reg_628_reg_i_3__0
       (.CI(tmp3_reg_628_reg_i_4__0_n_0),
        .CO({tmp3_reg_628_reg_i_3__0_n_0,tmp3_reg_628_reg_i_3__0_n_1,tmp3_reg_628_reg_i_3__0_n_2,tmp3_reg_628_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_354_p1[7:4]),
        .O({tmp3_reg_628_reg_i_3__0_n_4,tmp3_reg_628_reg_i_3__0_n_5,tmp3_reg_628_reg_i_3__0_n_6,tmp3_reg_628_reg_i_3__0_n_7}),
        .S({tmp3_reg_628_reg_i_12__0_n_0,tmp3_reg_628_reg_i_13__0_n_0,tmp3_reg_628_reg_i_14__0_n_0,tmp3_reg_628_reg_i_15__0_n_0}));
  CARRY4 tmp3_reg_628_reg_i_4__0
       (.CI(1'b0),
        .CO({tmp3_reg_628_reg_i_4__0_n_0,tmp3_reg_628_reg_i_4__0_n_1,tmp3_reg_628_reg_i_4__0_n_2,tmp3_reg_628_reg_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_354_p1[3:1],1'b0}),
        .O({tmp3_reg_628_reg_i_4__0_n_4,tmp3_reg_628_reg_i_4__0_n_5,tmp3_reg_628_reg_i_4__0_n_6,tmp3_reg_628_reg_i_4__0_n_7}),
        .S({tmp3_reg_628_reg_i_16__0_n_0,tmp3_reg_628_reg_i_17__0_n_0,tmp3_reg_628_reg_i_18__0_n_0,tmp3_reg_628_reg_i_19__2_n_0}));
  CARRY4 tmp3_reg_628_reg_i_5__0
       (.CI(tmp3_reg_628_reg_i_6__0_n_0),
        .CO({NLW_tmp3_reg_628_reg_i_5__0_CO_UNCONNECTED[3:2],tmp3_reg_628_reg_i_5__0_n_2,tmp3_reg_628_reg_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,height1_reg_174_reg[10:9]}),
        .O({NLW_tmp3_reg_628_reg_i_5__0_O_UNCONNECTED[3],tmp2_cast_fu_354_p1[11:9]}),
        .S({1'b0,tmp3_reg_628_reg_i_20__0_n_0,tmp3_reg_628_reg_i_21__0_n_0,tmp3_reg_628_reg_i_22_n_0}));
  CARRY4 tmp3_reg_628_reg_i_6__0
       (.CI(tmp3_reg_628_reg_i_11__0_n_0),
        .CO({tmp3_reg_628_reg_i_6__0_n_0,tmp3_reg_628_reg_i_6__0_n_1,tmp3_reg_628_reg_i_6__0_n_2,tmp3_reg_628_reg_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[8:5]),
        .O(tmp2_cast_fu_354_p1[8:5]),
        .S({tmp3_reg_628_reg_i_23__0_n_0,tmp3_reg_628_reg_i_24__0_n_0,tmp3_reg_628_reg_i_25__0_n_0,tmp3_reg_628_reg_i_26__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_7__0
       (.I0(tmp2_cast_fu_354_p1[11]),
        .I1(phi_mul_reg_139[11]),
        .O(tmp3_reg_628_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_8__0
       (.I0(tmp2_cast_fu_354_p1[10]),
        .I1(phi_mul_reg_139[10]),
        .O(tmp3_reg_628_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_628_reg_i_9__0
       (.I0(tmp2_cast_fu_354_p1[9]),
        .I1(phi_mul_reg_139[9]),
        .O(tmp3_reg_628_reg_i_9__0_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_594_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_594_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11:4],1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_594_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_594_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_594_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\depth_reg_128[15]_i_2__0_n_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width_reg_1630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_594_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_594_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_594_reg_P_UNCONNECTED[47:12],tmp_24_reg_594_reg_n_94,tmp_24_reg_594_reg_n_95,tmp_24_reg_594_reg_n_96,tmp_24_reg_594_reg_n_97,tmp_24_reg_594_reg_n_98,tmp_24_reg_594_reg_n_99,tmp_24_reg_594_reg_n_100,tmp_24_reg_594_reg_n_101,tmp_24_reg_594_reg_n_102,tmp_24_reg_594_reg_n_103,tmp_24_reg_594_reg_n_104,tmp_24_reg_594_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_594_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_594_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_594_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(phi_mul2_reg_151),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_594_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_24_reg_594_reg_i_1__0
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_284_p2),
        .O(width_reg_1630));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_27_fu_319_p2
       (.A({next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11],next_mul3_reg_576[11:4],1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_27_fu_319_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_27_fu_319_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_313_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_27_fu_319_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_27_fu_319_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_128[15]_i_2__0_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_163010_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(width_reg_1630),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_27_fu_319_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_27_fu_319_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_27_fu_319_p2_P_UNCONNECTED[47:12],tmp_27_fu_319_p2_n_94,tmp_27_fu_319_p2_n_95,tmp_27_fu_319_p2_n_96,tmp_27_fu_319_p2_n_97,tmp_27_fu_319_p2_n_98,tmp_27_fu_319_p2_n_99,tmp_27_fu_319_p2_n_100,tmp_27_fu_319_p2_n_101,tmp_27_fu_319_p2_n_102,tmp_27_fu_319_p2_n_103,tmp_27_fu_319_p2_n_104,tmp_27_fu_319_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_27_fu_319_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_27_fu_319_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_27_fu_319_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul2_reg_151),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(width_reg_1630),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_27_fu_319_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_27_fu_319_p2_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_26_fu_308_p2),
        .O(width_reg_163010_out));
  CARRY4 tmp_27_fu_319_p2_i_2
       (.CI(tmp_27_fu_319_p2_i_3_n_0),
        .CO({NLW_tmp_27_fu_319_p2_i_2_CO_UNCONNECTED[3:2],tmp_27_fu_319_p2_i_2_n_2,tmp_27_fu_319_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_27_fu_319_p2_i_2_O_UNCONNECTED[3],width_1_fu_313_p2[11:9]}),
        .S({1'b0,width_reg_163_reg[11:9]}));
  CARRY4 tmp_27_fu_319_p2_i_3
       (.CI(tmp_27_fu_319_p2_i_4_n_0),
        .CO({tmp_27_fu_319_p2_i_3_n_0,tmp_27_fu_319_p2_i_3_n_1,tmp_27_fu_319_p2_i_3_n_2,tmp_27_fu_319_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[8:5]),
        .S(width_reg_163_reg[8:5]));
  CARRY4 tmp_27_fu_319_p2_i_4
       (.CI(1'b0),
        .CO({tmp_27_fu_319_p2_i_4_n_0,tmp_27_fu_319_p2_i_4_n_1,tmp_27_fu_319_p2_i_4_n_2,tmp_27_fu_319_p2_i_4_n_3}),
        .CYINIT(width_reg_163_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_313_p2[4:1]),
        .S(width_reg_163_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_27_fu_319_p2_i_5
       (.I0(width_reg_163_reg[0]),
        .O(width_1_fu_313_p2[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_32_fu_364_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_31_fu_342_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_32_fu_364_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_32_fu_364_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_32_fu_364_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_32_fu_364_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_31_reg_6110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_32_fu_364_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_32_fu_364_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_32_fu_364_p2_n_58,tmp_32_fu_364_p2_n_59,tmp_32_fu_364_p2_n_60,tmp_32_fu_364_p2_n_61,tmp_32_fu_364_p2_n_62,tmp_32_fu_364_p2_n_63,tmp_32_fu_364_p2_n_64,tmp_32_fu_364_p2_n_65,tmp_32_fu_364_p2_n_66,tmp_32_fu_364_p2_n_67,tmp_32_fu_364_p2_n_68,tmp_32_fu_364_p2_n_69,tmp_32_fu_364_p2_n_70,tmp_32_fu_364_p2_n_71,tmp_32_fu_364_p2_n_72,tmp_32_fu_364_p2_n_73,tmp_32_fu_364_p2_n_74,tmp_32_fu_364_p2_n_75,tmp_32_fu_364_p2_n_76,tmp_32_fu_364_p2_n_77,tmp_32_fu_364_p2_n_78,tmp_32_fu_364_p2_n_79,tmp_32_fu_364_p2_n_80,tmp_32_fu_364_p2_n_81,tmp_32_fu_364_p2_n_82,tmp_32_fu_364_p2_n_83,tmp_32_fu_364_p2_n_84,tmp_32_fu_364_p2_n_85,tmp_32_fu_364_p2_n_86,tmp_32_fu_364_p2_n_87,tmp_32_fu_364_p2_n_88,tmp_32_fu_364_p2_n_89,tmp_32_fu_364_p2_n_90,tmp_32_fu_364_p2_n_91,tmp_32_fu_364_p2_n_92,tmp_32_fu_364_p2_n_93,tmp_32_reg_621}),
        .PATTERNBDETECT(NLW_tmp_32_fu_364_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_32_fu_364_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_32_fu_364_p2_n_106,tmp_32_fu_364_p2_n_107,tmp_32_fu_364_p2_n_108,tmp_32_fu_364_p2_n_109,tmp_32_fu_364_p2_n_110,tmp_32_fu_364_p2_n_111,tmp_32_fu_364_p2_n_112,tmp_32_fu_364_p2_n_113,tmp_32_fu_364_p2_n_114,tmp_32_fu_364_p2_n_115,tmp_32_fu_364_p2_n_116,tmp_32_fu_364_p2_n_117,tmp_32_fu_364_p2_n_118,tmp_32_fu_364_p2_n_119,tmp_32_fu_364_p2_n_120,tmp_32_fu_364_p2_n_121,tmp_32_fu_364_p2_n_122,tmp_32_fu_364_p2_n_123,tmp_32_fu_364_p2_n_124,tmp_32_fu_364_p2_n_125,tmp_32_fu_364_p2_n_126,tmp_32_fu_364_p2_n_127,tmp_32_fu_364_p2_n_128,tmp_32_fu_364_p2_n_129,tmp_32_fu_364_p2_n_130,tmp_32_fu_364_p2_n_131,tmp_32_fu_364_p2_n_132,tmp_32_fu_364_p2_n_133,tmp_32_fu_364_p2_n_134,tmp_32_fu_364_p2_n_135,tmp_32_fu_364_p2_n_136,tmp_32_fu_364_p2_n_137,tmp_32_fu_364_p2_n_138,tmp_32_fu_364_p2_n_139,tmp_32_fu_364_p2_n_140,tmp_32_fu_364_p2_n_141,tmp_32_fu_364_p2_n_142,tmp_32_fu_364_p2_n_143,tmp_32_fu_364_p2_n_144,tmp_32_fu_364_p2_n_145,tmp_32_fu_364_p2_n_146,tmp_32_fu_364_p2_n_147,tmp_32_fu_364_p2_n_148,tmp_32_fu_364_p2_n_149,tmp_32_fu_364_p2_n_150,tmp_32_fu_364_p2_n_151,tmp_32_fu_364_p2_n_152,tmp_32_fu_364_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_32_fu_364_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_32_fu_364_p2_i_1
       (.CI(tmp_32_fu_364_p2_i_2_n_0),
        .CO(NLW_tmp_32_fu_364_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_32_fu_364_p2_i_1_O_UNCONNECTED[3:1],tmp_31_fu_342_p2[16]}),
        .S({1'b0,1'b0,1'b0,\phi_mul2_reg_151_reg_n_0_[16] }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_10
       (.I0(height1_reg_174_reg[11]),
        .I1(\phi_mul2_reg_151_reg_n_0_[11] ),
        .O(tmp_32_fu_364_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_11
       (.I0(height1_reg_174_reg[10]),
        .I1(\phi_mul2_reg_151_reg_n_0_[10] ),
        .O(tmp_32_fu_364_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_12
       (.I0(height1_reg_174_reg[9]),
        .I1(\phi_mul2_reg_151_reg_n_0_[9] ),
        .O(tmp_32_fu_364_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_13
       (.I0(height1_reg_174_reg[8]),
        .I1(\phi_mul2_reg_151_reg_n_0_[8] ),
        .O(tmp_32_fu_364_p2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_14
       (.I0(height1_reg_174_reg[7]),
        .I1(\phi_mul2_reg_151_reg_n_0_[7] ),
        .O(tmp_32_fu_364_p2_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_15
       (.I0(height1_reg_174_reg[6]),
        .I1(\phi_mul2_reg_151_reg_n_0_[6] ),
        .O(tmp_32_fu_364_p2_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_16
       (.I0(height1_reg_174_reg[5]),
        .I1(\phi_mul2_reg_151_reg_n_0_[5] ),
        .O(tmp_32_fu_364_p2_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_17
       (.I0(height1_reg_174_reg[4]),
        .I1(\phi_mul2_reg_151_reg_n_0_[4] ),
        .O(tmp_32_fu_364_p2_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_32_fu_364_p2_i_18
       (.I0(height1_reg_174_reg[3]),
        .O(tmp_32_fu_364_p2_i_18_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_32_fu_364_p2_i_19
       (.I0(height1_reg_174_reg[2]),
        .O(tmp_32_fu_364_p2_i_19_n_0));
  CARRY4 tmp_32_fu_364_p2_i_2
       (.CI(tmp_32_fu_364_p2_i_3_n_0),
        .CO({tmp_32_fu_364_p2_i_2_n_0,tmp_32_fu_364_p2_i_2_n_1,tmp_32_fu_364_p2_i_2_n_2,tmp_32_fu_364_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[15:12]),
        .O(tmp_31_fu_342_p2[15:12]),
        .S({tmp_32_fu_364_p2_i_6_n_0,tmp_32_fu_364_p2_i_7_n_0,tmp_32_fu_364_p2_i_8_n_0,tmp_32_fu_364_p2_i_9_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_32_fu_364_p2_i_20
       (.I0(height1_reg_174_reg[1]),
        .O(tmp_32_fu_364_p2_i_20_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_32_fu_364_p2_i_21
       (.I0(height1_reg_174_reg[0]),
        .O(tmp_32_fu_364_p2_i_21_n_0));
  CARRY4 tmp_32_fu_364_p2_i_3
       (.CI(tmp_32_fu_364_p2_i_4_n_0),
        .CO({tmp_32_fu_364_p2_i_3_n_0,tmp_32_fu_364_p2_i_3_n_1,tmp_32_fu_364_p2_i_3_n_2,tmp_32_fu_364_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[11:8]),
        .O(tmp_31_fu_342_p2[11:8]),
        .S({tmp_32_fu_364_p2_i_10_n_0,tmp_32_fu_364_p2_i_11_n_0,tmp_32_fu_364_p2_i_12_n_0,tmp_32_fu_364_p2_i_13_n_0}));
  CARRY4 tmp_32_fu_364_p2_i_4
       (.CI(tmp_32_fu_364_p2_i_5_n_0),
        .CO({tmp_32_fu_364_p2_i_4_n_0,tmp_32_fu_364_p2_i_4_n_1,tmp_32_fu_364_p2_i_4_n_2,tmp_32_fu_364_p2_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[7:4]),
        .O(tmp_31_fu_342_p2[7:4]),
        .S({tmp_32_fu_364_p2_i_14_n_0,tmp_32_fu_364_p2_i_15_n_0,tmp_32_fu_364_p2_i_16_n_0,tmp_32_fu_364_p2_i_17_n_0}));
  CARRY4 tmp_32_fu_364_p2_i_5
       (.CI(1'b0),
        .CO({tmp_32_fu_364_p2_i_5_n_0,tmp_32_fu_364_p2_i_5_n_1,tmp_32_fu_364_p2_i_5_n_2,tmp_32_fu_364_p2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(height1_reg_174_reg[3:0]),
        .O(tmp_31_fu_342_p2[3:0]),
        .S({tmp_32_fu_364_p2_i_18_n_0,tmp_32_fu_364_p2_i_19_n_0,tmp_32_fu_364_p2_i_20_n_0,tmp_32_fu_364_p2_i_21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_6
       (.I0(height1_reg_174_reg[15]),
        .I1(\phi_mul2_reg_151_reg_n_0_[15] ),
        .O(tmp_32_fu_364_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_7
       (.I0(height1_reg_174_reg[14]),
        .I1(\phi_mul2_reg_151_reg_n_0_[14] ),
        .O(tmp_32_fu_364_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_8
       (.I0(height1_reg_174_reg[13]),
        .I1(\phi_mul2_reg_151_reg_n_0_[13] ),
        .O(tmp_32_fu_364_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_32_fu_364_p2_i_9
       (.I0(height1_reg_174_reg[12]),
        .I1(\phi_mul2_reg_151_reg_n_0_[12] ),
        .O(tmp_32_fu_364_p2_i_9_n_0));
  FDRE \tmp_34_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[0] ),
        .Q(tmp_34_reg_633_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[10] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[10] ),
        .Q(tmp_34_reg_633_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[11] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[11] ),
        .Q(tmp_34_reg_633_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[1] ),
        .Q(tmp_34_reg_633_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[2] ),
        .Q(tmp_34_reg_633_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[3] ),
        .Q(tmp_34_reg_633_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[4] ),
        .Q(tmp_34_reg_633_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[5] ),
        .Q(tmp_34_reg_633_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[6] ),
        .Q(tmp_34_reg_633_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[7] ),
        .Q(tmp_34_reg_633_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[8] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[8] ),
        .Q(tmp_34_reg_633_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_34_reg_633_reg[9] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(\width3_reg_186_reg_n_0_[9] ),
        .Q(tmp_34_reg_633_reg__0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_42_reg_672_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[11:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_42_reg_672_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_42_reg_672_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_42_reg_672_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_42_reg_672_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width6_reg_2150),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_42_reg_672_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_42_reg_672_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_42_reg_672_reg_P_UNCONNECTED[47:12],tmp_42_reg_672_reg_n_94,tmp_42_reg_672_reg_n_95,tmp_42_reg_672_reg_n_96,tmp_42_reg_672_reg_n_97,tmp_42_reg_672_reg_n_98,tmp_42_reg_672_reg_n_99,tmp_42_reg_672_reg_n_100,tmp_42_reg_672_reg_n_101,tmp_42_reg_672_reg_n_102,tmp_42_reg_672_reg_n_103,tmp_42_reg_672_reg_n_104,tmp_42_reg_672_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_42_reg_672_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_42_reg_672_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_42_reg_672_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_42_reg_672_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_42_reg_672_reg_i_1__0
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_37_fu_473_p2),
        .O(width6_reg_2150));
  FDSE \width3_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[0]),
        .Q(\width3_reg_186_reg_n_0_[0] ),
        .S(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[10]),
        .Q(\width3_reg_186_reg_n_0_[10] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[11]),
        .Q(\width3_reg_186_reg_n_0_[11] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[12]),
        .Q(\width3_reg_186_reg_n_0_[12] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[13]),
        .Q(\width3_reg_186_reg_n_0_[13] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[14]),
        .Q(\width3_reg_186_reg_n_0_[14] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[15]),
        .Q(\width3_reg_186_reg_n_0_[15] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[1]),
        .Q(\width3_reg_186_reg_n_0_[1] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[2]),
        .Q(\width3_reg_186_reg_n_0_[2] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[3]),
        .Q(\width3_reg_186_reg_n_0_[3] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[4]),
        .Q(\width3_reg_186_reg_n_0_[4] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[5]),
        .Q(\width3_reg_186_reg_n_0_[5] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[6]),
        .Q(\width3_reg_186_reg_n_0_[6] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[7]),
        .Q(\width3_reg_186_reg_n_0_[7] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[8]),
        .Q(\width3_reg_186_reg_n_0_[8] ),
        .R(ap_CS_fsm_state6));
  FDRE \width3_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(width_3_reg_646[9]),
        .Q(\width3_reg_186_reg_n_0_[9] ),
        .R(ap_CS_fsm_state6));
  LUT4 #(
    .INIT(16'hF444)) 
    \width4_0_in_reg_197[0]_i_1__0 
       (.I0(tmp_35_fu_384_p2),
        .I1(input_r_ce0),
        .I2(tmp_44_fu_438_p2),
        .I3(ap_CS_fsm_state9),
        .O(\width4_0_in_reg_197[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[0]_i_3__1 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_4__0 
       (.I0(tmp_35_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[3]),
        .O(\width4_0_in_reg_197[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_5__0 
       (.I0(tmp_35_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[2]),
        .O(\width4_0_in_reg_197[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \width4_0_in_reg_197[0]_i_6 
       (.I0(tmp_35_fu_384_p2),
        .I1(input_r_ce0),
        .I2(width4_0_in_reg_197_reg[1]),
        .O(\width4_0_in_reg_197[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \width4_0_in_reg_197[0]_i_7__0 
       (.I0(width4_0_in_reg_197_reg[0]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_2__0 
       (.I0(width4_0_in_reg_197_reg[15]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_3__0 
       (.I0(width4_0_in_reg_197_reg[14]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_4__0 
       (.I0(width4_0_in_reg_197_reg[13]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[12]_i_5__0 
       (.I0(width4_0_in_reg_197_reg[12]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_2__0 
       (.I0(width4_0_in_reg_197_reg[7]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_3__0 
       (.I0(width4_0_in_reg_197_reg[6]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_4__0 
       (.I0(width4_0_in_reg_197_reg[5]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[4]_i_5__0 
       (.I0(width4_0_in_reg_197_reg[4]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_2__0 
       (.I0(width4_0_in_reg_197_reg[11]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_3__0 
       (.I0(width4_0_in_reg_197_reg[10]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_4__0 
       (.I0(width4_0_in_reg_197_reg[9]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \width4_0_in_reg_197[8]_i_5__0 
       (.I0(width4_0_in_reg_197_reg[8]),
        .I1(tmp_35_fu_384_p2),
        .I2(input_r_ce0),
        .O(\width4_0_in_reg_197[8]_i_5__0_n_0 ));
  FDRE \width4_0_in_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__0_n_7 ),
        .Q(width4_0_in_reg_197_reg[0]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\width4_0_in_reg_197_reg[0]_i_2__0_n_0 ,\width4_0_in_reg_197_reg[0]_i_2__0_n_1 ,\width4_0_in_reg_197_reg[0]_i_2__0_n_2 ,\width4_0_in_reg_197_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\width4_0_in_reg_197[0]_i_3__1_n_0 }),
        .O({\width4_0_in_reg_197_reg[0]_i_2__0_n_4 ,\width4_0_in_reg_197_reg[0]_i_2__0_n_5 ,\width4_0_in_reg_197_reg[0]_i_2__0_n_6 ,\width4_0_in_reg_197_reg[0]_i_2__0_n_7 }),
        .S({\width4_0_in_reg_197[0]_i_4__0_n_0 ,\width4_0_in_reg_197[0]_i_5__0_n_0 ,\width4_0_in_reg_197[0]_i_6_n_0 ,\width4_0_in_reg_197[0]_i_7__0_n_0 }));
  FDRE \width4_0_in_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__0_n_5 ),
        .Q(width4_0_in_reg_197_reg[10]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__0_n_4 ),
        .Q(width4_0_in_reg_197_reg[11]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__0_n_7 ),
        .Q(width4_0_in_reg_197_reg[12]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[12]_i_1__0 
       (.CI(\width4_0_in_reg_197_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_width4_0_in_reg_197_reg[12]_i_1__0_CO_UNCONNECTED [3],\width4_0_in_reg_197_reg[12]_i_1__0_n_1 ,\width4_0_in_reg_197_reg[12]_i_1__0_n_2 ,\width4_0_in_reg_197_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[12]_i_1__0_n_4 ,\width4_0_in_reg_197_reg[12]_i_1__0_n_5 ,\width4_0_in_reg_197_reg[12]_i_1__0_n_6 ,\width4_0_in_reg_197_reg[12]_i_1__0_n_7 }),
        .S({\width4_0_in_reg_197[12]_i_2__0_n_0 ,\width4_0_in_reg_197[12]_i_3__0_n_0 ,\width4_0_in_reg_197[12]_i_4__0_n_0 ,\width4_0_in_reg_197[12]_i_5__0_n_0 }));
  FDRE \width4_0_in_reg_197_reg[13] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__0_n_6 ),
        .Q(width4_0_in_reg_197_reg[13]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[14] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__0_n_5 ),
        .Q(width4_0_in_reg_197_reg[14]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[15] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[12]_i_1__0_n_4 ),
        .Q(width4_0_in_reg_197_reg[15]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__0_n_6 ),
        .Q(width4_0_in_reg_197_reg[1]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__0_n_5 ),
        .Q(width4_0_in_reg_197_reg[2]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[0]_i_2__0_n_4 ),
        .Q(width4_0_in_reg_197_reg[3]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__0_n_7 ),
        .Q(width4_0_in_reg_197_reg[4]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[4]_i_1__0 
       (.CI(\width4_0_in_reg_197_reg[0]_i_2__0_n_0 ),
        .CO({\width4_0_in_reg_197_reg[4]_i_1__0_n_0 ,\width4_0_in_reg_197_reg[4]_i_1__0_n_1 ,\width4_0_in_reg_197_reg[4]_i_1__0_n_2 ,\width4_0_in_reg_197_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[4]_i_1__0_n_4 ,\width4_0_in_reg_197_reg[4]_i_1__0_n_5 ,\width4_0_in_reg_197_reg[4]_i_1__0_n_6 ,\width4_0_in_reg_197_reg[4]_i_1__0_n_7 }),
        .S({\width4_0_in_reg_197[4]_i_2__0_n_0 ,\width4_0_in_reg_197[4]_i_3__0_n_0 ,\width4_0_in_reg_197[4]_i_4__0_n_0 ,\width4_0_in_reg_197[4]_i_5__0_n_0 }));
  FDRE \width4_0_in_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__0_n_6 ),
        .Q(width4_0_in_reg_197_reg[5]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__0_n_5 ),
        .Q(width4_0_in_reg_197_reg[6]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[4]_i_1__0_n_4 ),
        .Q(width4_0_in_reg_197_reg[7]),
        .R(1'b0));
  FDRE \width4_0_in_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__0_n_7 ),
        .Q(width4_0_in_reg_197_reg[8]),
        .R(1'b0));
  CARRY4 \width4_0_in_reg_197_reg[8]_i_1__0 
       (.CI(\width4_0_in_reg_197_reg[4]_i_1__0_n_0 ),
        .CO({\width4_0_in_reg_197_reg[8]_i_1__0_n_0 ,\width4_0_in_reg_197_reg[8]_i_1__0_n_1 ,\width4_0_in_reg_197_reg[8]_i_1__0_n_2 ,\width4_0_in_reg_197_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width4_0_in_reg_197_reg[8]_i_1__0_n_4 ,\width4_0_in_reg_197_reg[8]_i_1__0_n_5 ,\width4_0_in_reg_197_reg[8]_i_1__0_n_6 ,\width4_0_in_reg_197_reg[8]_i_1__0_n_7 }),
        .S({\width4_0_in_reg_197[8]_i_2__0_n_0 ,\width4_0_in_reg_197[8]_i_3__0_n_0 ,\width4_0_in_reg_197[8]_i_4__0_n_0 ,\width4_0_in_reg_197[8]_i_5__0_n_0 }));
  FDRE \width4_0_in_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(\width4_0_in_reg_197[0]_i_1__0_n_0 ),
        .D(\width4_0_in_reg_197_reg[8]_i_1__0_n_6 ),
        .Q(width4_0_in_reg_197_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \width6_reg_215[0]_i_1__0 
       (.I0(ap_CS_fsm_state11),
        .I1(tmp_46_fu_486_p2),
        .O(width6_reg_21509_out));
  LUT1 #(
    .INIT(2'h1)) 
    \width6_reg_215[0]_i_3__0 
       (.I0(width6_reg_215_reg[0]),
        .O(\width6_reg_215[0]_i_3__0_n_0 ));
  FDRE \width6_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__0_n_7 ),
        .Q(width6_reg_215_reg[0]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\width6_reg_215_reg[0]_i_2__0_n_0 ,\width6_reg_215_reg[0]_i_2__0_n_1 ,\width6_reg_215_reg[0]_i_2__0_n_2 ,\width6_reg_215_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width6_reg_215_reg[0]_i_2__0_n_4 ,\width6_reg_215_reg[0]_i_2__0_n_5 ,\width6_reg_215_reg[0]_i_2__0_n_6 ,\width6_reg_215_reg[0]_i_2__0_n_7 }),
        .S({width6_reg_215_reg[3:1],\width6_reg_215[0]_i_3__0_n_0 }));
  FDRE \width6_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__0_n_5 ),
        .Q(width6_reg_215_reg[10]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__0_n_4 ),
        .Q(width6_reg_215_reg[11]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__0_n_7 ),
        .Q(width6_reg_215_reg[12]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[12]_i_1__0 
       (.CI(\width6_reg_215_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_width6_reg_215_reg[12]_i_1__0_CO_UNCONNECTED [3],\width6_reg_215_reg[12]_i_1__0_n_1 ,\width6_reg_215_reg[12]_i_1__0_n_2 ,\width6_reg_215_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[12]_i_1__0_n_4 ,\width6_reg_215_reg[12]_i_1__0_n_5 ,\width6_reg_215_reg[12]_i_1__0_n_6 ,\width6_reg_215_reg[12]_i_1__0_n_7 }),
        .S(width6_reg_215_reg[15:12]));
  FDRE \width6_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__0_n_6 ),
        .Q(width6_reg_215_reg[13]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__0_n_5 ),
        .Q(width6_reg_215_reg[14]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[12]_i_1__0_n_4 ),
        .Q(width6_reg_215_reg[15]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__0_n_6 ),
        .Q(width6_reg_215_reg[1]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__0_n_5 ),
        .Q(width6_reg_215_reg[2]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[0]_i_2__0_n_4 ),
        .Q(width6_reg_215_reg[3]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__0_n_7 ),
        .Q(width6_reg_215_reg[4]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[4]_i_1__0 
       (.CI(\width6_reg_215_reg[0]_i_2__0_n_0 ),
        .CO({\width6_reg_215_reg[4]_i_1__0_n_0 ,\width6_reg_215_reg[4]_i_1__0_n_1 ,\width6_reg_215_reg[4]_i_1__0_n_2 ,\width6_reg_215_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[4]_i_1__0_n_4 ,\width6_reg_215_reg[4]_i_1__0_n_5 ,\width6_reg_215_reg[4]_i_1__0_n_6 ,\width6_reg_215_reg[4]_i_1__0_n_7 }),
        .S(width6_reg_215_reg[7:4]));
  FDRE \width6_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__0_n_6 ),
        .Q(width6_reg_215_reg[5]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__0_n_5 ),
        .Q(width6_reg_215_reg[6]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[4]_i_1__0_n_4 ),
        .Q(width6_reg_215_reg[7]),
        .R(width6_reg_2150));
  FDRE \width6_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__0_n_7 ),
        .Q(width6_reg_215_reg[8]),
        .R(width6_reg_2150));
  CARRY4 \width6_reg_215_reg[8]_i_1__0 
       (.CI(\width6_reg_215_reg[4]_i_1__0_n_0 ),
        .CO({\width6_reg_215_reg[8]_i_1__0_n_0 ,\width6_reg_215_reg[8]_i_1__0_n_1 ,\width6_reg_215_reg[8]_i_1__0_n_2 ,\width6_reg_215_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width6_reg_215_reg[8]_i_1__0_n_4 ,\width6_reg_215_reg[8]_i_1__0_n_5 ,\width6_reg_215_reg[8]_i_1__0_n_6 ,\width6_reg_215_reg[8]_i_1__0_n_7 }),
        .S(width6_reg_215_reg[11:8]));
  FDRE \width6_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(width6_reg_21509_out),
        .D(\width6_reg_215_reg[8]_i_1__0_n_6 ),
        .Q(width6_reg_215_reg[9]),
        .R(width6_reg_2150));
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_646[0]_i_1__0 
       (.I0(\width3_reg_186_reg_n_0_[0] ),
        .O(width_3_fu_409_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \width_3_reg_646[15]_i_1__0 
       (.I0(input_r_ce0),
        .I1(tmp_35_fu_384_p2),
        .O(width_3_reg_6460));
  FDRE \width_3_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[0]),
        .Q(width_3_reg_646[0]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[10]),
        .Q(width_3_reg_646[10]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[11]),
        .Q(width_3_reg_646[11]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[12]),
        .Q(width_3_reg_646[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[12]_i_1__0 
       (.CI(\width_3_reg_646_reg[8]_i_1__0_n_0 ),
        .CO({\width_3_reg_646_reg[12]_i_1__0_n_0 ,\width_3_reg_646_reg[12]_i_1__0_n_1 ,\width_3_reg_646_reg[12]_i_1__0_n_2 ,\width_3_reg_646_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[12:9]),
        .S({\width3_reg_186_reg_n_0_[12] ,\width3_reg_186_reg_n_0_[11] ,\width3_reg_186_reg_n_0_[10] ,\width3_reg_186_reg_n_0_[9] }));
  FDRE \width_3_reg_646_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[13]),
        .Q(width_3_reg_646[13]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[14]),
        .Q(width_3_reg_646[14]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[15]),
        .Q(width_3_reg_646[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[15]_i_2__0 
       (.CI(\width_3_reg_646_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_width_3_reg_646_reg[15]_i_2__0_CO_UNCONNECTED [3:2],\width_3_reg_646_reg[15]_i_2__0_n_2 ,\width_3_reg_646_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_646_reg[15]_i_2__0_O_UNCONNECTED [3],width_3_fu_409_p2[15:13]}),
        .S({1'b0,\width3_reg_186_reg_n_0_[15] ,\width3_reg_186_reg_n_0_[14] ,\width3_reg_186_reg_n_0_[13] }));
  FDRE \width_3_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[1]),
        .Q(width_3_reg_646[1]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[2]),
        .Q(width_3_reg_646[2]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[3]),
        .Q(width_3_reg_646[3]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[4]),
        .Q(width_3_reg_646[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\width_3_reg_646_reg[4]_i_1__0_n_0 ,\width_3_reg_646_reg[4]_i_1__0_n_1 ,\width_3_reg_646_reg[4]_i_1__0_n_2 ,\width_3_reg_646_reg[4]_i_1__0_n_3 }),
        .CYINIT(\width3_reg_186_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[4:1]),
        .S({\width3_reg_186_reg_n_0_[4] ,\width3_reg_186_reg_n_0_[3] ,\width3_reg_186_reg_n_0_[2] ,\width3_reg_186_reg_n_0_[1] }));
  FDRE \width_3_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[5]),
        .Q(width_3_reg_646[5]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[6]),
        .Q(width_3_reg_646[6]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[7]),
        .Q(width_3_reg_646[7]),
        .R(1'b0));
  FDRE \width_3_reg_646_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[8]),
        .Q(width_3_reg_646[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_646_reg[8]_i_1__0 
       (.CI(\width_3_reg_646_reg[4]_i_1__0_n_0 ),
        .CO({\width_3_reg_646_reg[8]_i_1__0_n_0 ,\width_3_reg_646_reg[8]_i_1__0_n_1 ,\width_3_reg_646_reg[8]_i_1__0_n_2 ,\width_3_reg_646_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_409_p2[8:5]),
        .S({\width3_reg_186_reg_n_0_[8] ,\width3_reg_186_reg_n_0_[7] ,\width3_reg_186_reg_n_0_[6] ,\width3_reg_186_reg_n_0_[5] }));
  FDRE \width_3_reg_646_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6460),
        .D(width_3_fu_409_p2[9]),
        .Q(width_3_reg_646[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_163[0]_i_2__0 
       (.I0(width_reg_163_reg[0]),
        .O(\width_reg_163[0]_i_2__0_n_0 ));
  FDRE \width_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__0_n_7 ),
        .Q(width_reg_163_reg[0]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\width_reg_163_reg[0]_i_1__0_n_0 ,\width_reg_163_reg[0]_i_1__0_n_1 ,\width_reg_163_reg[0]_i_1__0_n_2 ,\width_reg_163_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_163_reg[0]_i_1__0_n_4 ,\width_reg_163_reg[0]_i_1__0_n_5 ,\width_reg_163_reg[0]_i_1__0_n_6 ,\width_reg_163_reg[0]_i_1__0_n_7 }),
        .S({width_reg_163_reg[3:1],\width_reg_163[0]_i_2__0_n_0 }));
  FDRE \width_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__0_n_5 ),
        .Q(width_reg_163_reg[10]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__0_n_4 ),
        .Q(width_reg_163_reg[11]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__0_n_7 ),
        .Q(width_reg_163_reg[12]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[12]_i_1__0 
       (.CI(\width_reg_163_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_width_reg_163_reg[12]_i_1__0_CO_UNCONNECTED [3],\width_reg_163_reg[12]_i_1__0_n_1 ,\width_reg_163_reg[12]_i_1__0_n_2 ,\width_reg_163_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[12]_i_1__0_n_4 ,\width_reg_163_reg[12]_i_1__0_n_5 ,\width_reg_163_reg[12]_i_1__0_n_6 ,\width_reg_163_reg[12]_i_1__0_n_7 }),
        .S(width_reg_163_reg[15:12]));
  FDRE \width_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__0_n_6 ),
        .Q(width_reg_163_reg[13]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__0_n_5 ),
        .Q(width_reg_163_reg[14]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[12]_i_1__0_n_4 ),
        .Q(width_reg_163_reg[15]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__0_n_6 ),
        .Q(width_reg_163_reg[1]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__0_n_5 ),
        .Q(width_reg_163_reg[2]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[0]_i_1__0_n_4 ),
        .Q(width_reg_163_reg[3]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__0_n_7 ),
        .Q(width_reg_163_reg[4]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[4]_i_1__0 
       (.CI(\width_reg_163_reg[0]_i_1__0_n_0 ),
        .CO({\width_reg_163_reg[4]_i_1__0_n_0 ,\width_reg_163_reg[4]_i_1__0_n_1 ,\width_reg_163_reg[4]_i_1__0_n_2 ,\width_reg_163_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[4]_i_1__0_n_4 ,\width_reg_163_reg[4]_i_1__0_n_5 ,\width_reg_163_reg[4]_i_1__0_n_6 ,\width_reg_163_reg[4]_i_1__0_n_7 }),
        .S(width_reg_163_reg[7:4]));
  FDRE \width_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__0_n_6 ),
        .Q(width_reg_163_reg[5]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__0_n_5 ),
        .Q(width_reg_163_reg[6]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[4]_i_1__0_n_4 ),
        .Q(width_reg_163_reg[7]),
        .R(width_reg_1630));
  FDRE \width_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__0_n_7 ),
        .Q(width_reg_163_reg[8]),
        .R(width_reg_1630));
  CARRY4 \width_reg_163_reg[8]_i_1__0 
       (.CI(\width_reg_163_reg[4]_i_1__0_n_0 ),
        .CO({\width_reg_163_reg[8]_i_1__0_n_0 ,\width_reg_163_reg[8]_i_1__0_n_1 ,\width_reg_163_reg[8]_i_1__0_n_2 ,\width_reg_163_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_163_reg[8]_i_1__0_n_4 ,\width_reg_163_reg[8]_i_1__0_n_5 ,\width_reg_163_reg[8]_i_1__0_n_6 ,\width_reg_163_reg[8]_i_1__0_n_7 }),
        .S(width_reg_163_reg[11:8]));
  FDRE \width_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_163010_out),
        .D(\width_reg_163_reg[8]_i_1__0_n_6 ),
        .Q(width_reg_163_reg[9]),
        .R(width_reg_1630));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16_4" *) 
module design_1_network_0_0_padding2d_fix16_4
   (ADDRARDADDR,
    WEA,
    D,
    \ap_CS_fsm_reg[8]_0 ,
    input_0_array_0_ce0,
    \height_reg_153_reg[1]_0 ,
    input_0_address0,
    grp_padding2d_fix16_4_fu_678_output_r_address0,
    DIADI,
    Q,
    ram_reg,
    ram_reg_0,
    grp_padding2d_fix16_4_fu_678_ap_start_reg,
    grp_padding2d_fix16_4_fu_678_ap_start_reg0,
    ram_reg_1,
    ram_reg_2,
    SR,
    ap_clk,
    DOADO);
  output [2:0]ADDRARDADDR;
  output [0:0]WEA;
  output [1:0]D;
  output \ap_CS_fsm_reg[8]_0 ;
  output input_0_array_0_ce0;
  output \height_reg_153_reg[1]_0 ;
  output [6:0]input_0_address0;
  output [9:0]grp_padding2d_fix16_4_fu_678_output_r_address0;
  output [15:0]DIADI;
  input [0:0]Q;
  input [2:0]ram_reg;
  input [1:0]ram_reg_0;
  input grp_padding2d_fix16_4_fu_678_ap_start_reg;
  input grp_padding2d_fix16_4_fu_678_ap_start_reg0;
  input ram_reg_1;
  input ram_reg_2;
  input [0:0]SR;
  input ap_clk;
  input [15:0]DOADO;

  wire [2:0]ADDRARDADDR;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire [9:0]data0;
  wire [9:0]data1;
  wire [9:0]data2;
  wire grp_padding2d_fix16_4_fu_678_ap_ready;
  wire grp_padding2d_fix16_4_fu_678_ap_start_reg;
  wire grp_padding2d_fix16_4_fu_678_ap_start_reg0;
  wire [2:0]grp_padding2d_fix16_4_fu_678_input_0_address0;
  wire grp_padding2d_fix16_4_fu_678_input_0_ce0;
  wire [9:0]grp_padding2d_fix16_4_fu_678_output_r_address0;
  wire \height1_reg_119[4]_i_1_n_0 ;
  wire \height1_reg_119[4]_i_2_n_0 ;
  wire [4:0]height1_reg_119_reg__0;
  wire [4:1]height_1_fu_326_p2;
  wire [2:0]height_reg_153;
  wire \height_reg_153[0]_i_1_n_0 ;
  wire \height_reg_153[1]_i_1_n_0 ;
  wire \height_reg_153[2]_i_1_n_0 ;
  wire \height_reg_153_reg[1]_0 ;
  wire [6:0]input_0_address0;
  wire input_0_array_0_ce0;
  wire [7:2]p_0_in;
  wire [2:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_105__1_n_0;
  wire ram_reg_i_106__1_n_0;
  wire ram_reg_i_107__1_n_3;
  wire ram_reg_i_116__1_n_0;
  wire ram_reg_i_116__1_n_1;
  wire ram_reg_i_116__1_n_2;
  wire ram_reg_i_116__1_n_3;
  wire ram_reg_i_117__1_n_0;
  wire ram_reg_i_118__1_n_0;
  wire ram_reg_i_119__1_n_0;
  wire ram_reg_i_120__1_n_0;
  wire ram_reg_i_121__1_n_0;
  wire ram_reg_i_122__1_n_0;
  wire ram_reg_i_122__1_n_1;
  wire ram_reg_i_122__1_n_2;
  wire ram_reg_i_122__1_n_3;
  wire ram_reg_i_123__1_n_0;
  wire ram_reg_i_124__1_n_0;
  wire ram_reg_i_124__1_n_1;
  wire ram_reg_i_124__1_n_2;
  wire ram_reg_i_124__1_n_3;
  wire ram_reg_i_133__1_n_0;
  wire ram_reg_i_133__1_n_1;
  wire ram_reg_i_133__1_n_2;
  wire ram_reg_i_133__1_n_3;
  wire ram_reg_i_136__1_n_0;
  wire ram_reg_i_137__1_n_0;
  wire ram_reg_i_138__1_n_0;
  wire ram_reg_i_139__1_n_0;
  wire ram_reg_i_140__1_n_0;
  wire ram_reg_i_141__1_n_0;
  wire ram_reg_i_142__1_n_0;
  wire ram_reg_i_143__1_n_0;
  wire ram_reg_i_144__1_n_0;
  wire ram_reg_i_145__1_n_0;
  wire ram_reg_i_146__0_n_0;
  wire ram_reg_i_147__1_n_0;
  wire ram_reg_i_148__1_n_0;
  wire ram_reg_i_149__1_n_0;
  wire ram_reg_i_31__3_n_1;
  wire ram_reg_i_31__3_n_2;
  wire ram_reg_i_31__3_n_3;
  wire ram_reg_i_33__5_n_0;
  wire ram_reg_i_33__5_n_1;
  wire ram_reg_i_33__5_n_2;
  wire ram_reg_i_33__5_n_3;
  wire ram_reg_i_34__3_n_0;
  wire ram_reg_i_39__1_n_0;
  wire ram_reg_i_40__2_n_0;
  wire ram_reg_i_66__3_n_3;
  wire ram_reg_i_67__3_n_3;
  wire ram_reg_i_68__3_n_0;
  wire ram_reg_i_69__3_n_0;
  wire ram_reg_i_71__3_n_0;
  wire ram_reg_i_71__3_n_1;
  wire ram_reg_i_71__3_n_2;
  wire ram_reg_i_71__3_n_3;
  wire ram_reg_i_72__3_n_0;
  wire ram_reg_i_72__3_n_1;
  wire ram_reg_i_72__3_n_2;
  wire ram_reg_i_72__3_n_3;
  wire ram_reg_i_73__3_n_0;
  wire ram_reg_i_74__3_n_0;
  wire ram_reg_i_75__3_n_0;
  wire ram_reg_i_76__3_n_0;
  wire ram_reg_i_77__3_n_0;
  wire ram_reg_i_79__2_n_0;
  wire ram_reg_i_80__2_n_0;
  wire ram_reg_i_81__2_n_0;
  wire ram_reg_i_82__1_n_0;
  wire [0:0]tmp2_fu_211_p2;
  wire [9:2]tmp3_reg_412;
  wire tmp_15_reg_405_reg_n_100;
  wire tmp_15_reg_405_reg_n_101;
  wire tmp_15_reg_405_reg_n_102;
  wire tmp_15_reg_405_reg_n_103;
  wire tmp_15_reg_405_reg_n_104;
  wire tmp_15_reg_405_reg_n_105;
  wire tmp_15_reg_405_reg_n_96;
  wire tmp_15_reg_405_reg_n_97;
  wire tmp_15_reg_405_reg_n_98;
  wire tmp_15_reg_405_reg_n_99;
  wire tmp_17_reg_451_reg_n_100;
  wire tmp_17_reg_451_reg_n_101;
  wire tmp_17_reg_451_reg_n_102;
  wire tmp_17_reg_451_reg_n_103;
  wire tmp_17_reg_451_reg_n_104;
  wire tmp_17_reg_451_reg_n_105;
  wire tmp_17_reg_451_reg_n_96;
  wire tmp_17_reg_451_reg_n_97;
  wire tmp_17_reg_451_reg_n_98;
  wire tmp_17_reg_451_reg_n_99;
  wire [4:0]tmp_26_cast_reg_417;
  wire [4:0]width3_reg_131;
  wire width6_reg_1650;
  wire \width6_reg_165[4]_i_1_n_0 ;
  wire [4:0]width6_reg_165_reg__0;
  wire [4:1]width_1_fu_186_p2;
  wire [4:1]width_2_fu_281_p2;
  wire [4:0]width_2_reg_430;
  wire [2:0]width_3_reg_142;
  wire width_3_reg_1420;
  wire \width_3_reg_142[0]_i_1_n_0 ;
  wire \width_3_reg_142[1]_i_1_n_0 ;
  wire \width_3_reg_142[2]_i_1_n_0 ;
  wire [4:0]width_4_fu_356_p2;
  wire \width_reg_108[0]_i_1_n_0 ;
  wire \width_reg_108[4]_i_1_n_0 ;
  wire \width_reg_108[4]_i_2_n_0 ;
  wire [4:0]width_reg_108_reg__0;
  wire [3:1]NLW_ram_reg_i_107__1_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_107__1_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_31__3_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_33__5_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_66__3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_66__3_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_67__3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_67__3_O_UNCONNECTED;
  wire NLW_tmp_15_reg_405_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_15_reg_405_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_15_reg_405_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_15_reg_405_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_15_reg_405_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_15_reg_405_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_15_reg_405_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_15_reg_405_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_15_reg_405_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_15_reg_405_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_15_reg_405_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_17_reg_451_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_17_reg_451_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_17_reg_451_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_17_reg_451_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_17_reg_451_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_17_reg_451_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_17_reg_451_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_17_reg_451_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_17_reg_451_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_17_reg_451_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_17_reg_451_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(ap_CS_fsm_state8),
        .I1(height_reg_153[2]),
        .I2(height_reg_153[0]),
        .I3(height_reg_153[1]),
        .I4(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\width_reg_108[4]_i_2_n_0 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\height1_reg_119[4]_i_1_n_0 ),
        .I1(ap_CS_fsm_state7),
        .I2(width_3_reg_142[2]),
        .I3(width_3_reg_142[1]),
        .I4(width_3_reg_142[0]),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__8 
       (.I0(ap_CS_fsm_state3),
        .I1(height1_reg_119_reg__0[3]),
        .I2(height1_reg_119_reg__0[4]),
        .I3(height1_reg_119_reg__0[1]),
        .I4(height1_reg_119_reg__0[2]),
        .I5(height1_reg_119_reg__0[0]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[3]_i_1__9 
       (.I0(grp_padding2d_fix16_4_fu_678_ap_start_reg0),
        .I1(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_padding2d_fix16_4_fu_678_ap_ready),
        .I4(ram_reg_0[1]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__8 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[4]_i_1__9 
       (.I0(ram_reg_0[1]),
        .I1(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_padding2d_fix16_4_fu_678_ap_ready),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(height_reg_153[2]),
        .I2(height_reg_153[0]),
        .I3(height_reg_153[1]),
        .O(grp_padding2d_fix16_4_fu_678_ap_ready));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1__6 
       (.I0(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .I1(width3_reg_131[3]),
        .I2(width3_reg_131[4]),
        .I3(width3_reg_131[1]),
        .I4(width3_reg_131[2]),
        .I5(width3_reg_131[0]),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[6]_i_1__7 
       (.I0(ap_NS_fsm11_out),
        .I1(width_3_reg_142[2]),
        .I2(width_3_reg_142[1]),
        .I3(width_3_reg_142[0]),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(width3_reg_131[3]),
        .I1(width3_reg_131[4]),
        .I2(width3_reg_131[1]),
        .I3(width3_reg_131[2]),
        .I4(width3_reg_131[0]),
        .I5(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_NS_fsm12_out),
        .I1(ap_NS_fsm1),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(height1_reg_119_reg__0[3]),
        .I1(height1_reg_119_reg__0[4]),
        .I2(height1_reg_119_reg__0[1]),
        .I3(height1_reg_119_reg__0[2]),
        .I4(height1_reg_119_reg__0[0]),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm12_out));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(width6_reg_165_reg__0[3]),
        .I1(width6_reg_165_reg__0[4]),
        .I2(width6_reg_165_reg__0[2]),
        .I3(width6_reg_165_reg__0[1]),
        .I4(width6_reg_165_reg__0[0]),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFFFA2AA)) 
    \ap_CS_fsm[8]_i_1__5 
       (.I0(ap_CS_fsm_state8),
        .I1(height_reg_153[2]),
        .I2(height_reg_153[0]),
        .I3(height_reg_153[1]),
        .I4(\width6_reg_165[4]_i_1_n_0 ),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    grp_padding2d_fix16_4_fu_678_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_4_fu_678_ap_start_reg0),
        .I1(height_reg_153[1]),
        .I2(height_reg_153[0]),
        .I3(height_reg_153[2]),
        .I4(ap_CS_fsm_state8),
        .I5(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .O(\height_reg_153_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height1_reg_119[1]_i_1 
       (.I0(height1_reg_119_reg__0[0]),
        .I1(height1_reg_119_reg__0[1]),
        .O(height_1_fu_326_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height1_reg_119[2]_i_1 
       (.I0(height1_reg_119_reg__0[0]),
        .I1(height1_reg_119_reg__0[1]),
        .I2(height1_reg_119_reg__0[2]),
        .O(height_1_fu_326_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \height1_reg_119[3]_i_1 
       (.I0(height1_reg_119_reg__0[1]),
        .I1(height1_reg_119_reg__0[0]),
        .I2(height1_reg_119_reg__0[2]),
        .I3(height1_reg_119_reg__0[3]),
        .O(height_1_fu_326_p2[3]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \height1_reg_119[4]_i_1 
       (.I0(width_reg_108_reg__0[3]),
        .I1(width_reg_108_reg__0[4]),
        .I2(width_reg_108_reg__0[2]),
        .I3(width_reg_108_reg__0[1]),
        .I4(width_reg_108_reg__0[0]),
        .I5(ap_CS_fsm_state2),
        .O(\height1_reg_119[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \height1_reg_119[4]_i_2 
       (.I0(width_3_reg_142[0]),
        .I1(width_3_reg_142[1]),
        .I2(width_3_reg_142[2]),
        .I3(ap_CS_fsm_state7),
        .O(\height1_reg_119[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height1_reg_119[4]_i_3 
       (.I0(height1_reg_119_reg__0[3]),
        .I1(height1_reg_119_reg__0[2]),
        .I2(height1_reg_119_reg__0[0]),
        .I3(height1_reg_119_reg__0[1]),
        .I4(height1_reg_119_reg__0[4]),
        .O(height_1_fu_326_p2[4]));
  FDSE \height1_reg_119_reg[0] 
       (.C(ap_clk),
        .CE(\height1_reg_119[4]_i_2_n_0 ),
        .D(tmp2_fu_211_p2),
        .Q(height1_reg_119_reg__0[0]),
        .S(\height1_reg_119[4]_i_1_n_0 ));
  FDRE \height1_reg_119_reg[1] 
       (.C(ap_clk),
        .CE(\height1_reg_119[4]_i_2_n_0 ),
        .D(height_1_fu_326_p2[1]),
        .Q(height1_reg_119_reg__0[1]),
        .R(\height1_reg_119[4]_i_1_n_0 ));
  FDRE \height1_reg_119_reg[2] 
       (.C(ap_clk),
        .CE(\height1_reg_119[4]_i_2_n_0 ),
        .D(height_1_fu_326_p2[2]),
        .Q(height1_reg_119_reg__0[2]),
        .R(\height1_reg_119[4]_i_1_n_0 ));
  FDRE \height1_reg_119_reg[3] 
       (.C(ap_clk),
        .CE(\height1_reg_119[4]_i_2_n_0 ),
        .D(height_1_fu_326_p2[3]),
        .Q(height1_reg_119_reg__0[3]),
        .R(\height1_reg_119[4]_i_1_n_0 ));
  FDRE \height1_reg_119_reg[4] 
       (.C(ap_clk),
        .CE(\height1_reg_119[4]_i_2_n_0 ),
        .D(height_1_fu_326_p2[4]),
        .Q(height1_reg_119_reg__0[4]),
        .R(\height1_reg_119[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \height_reg_153[0]_i_1 
       (.I0(height_reg_153[0]),
        .I1(ap_NS_fsm1),
        .I2(ap_NS_fsm12_out),
        .O(\height_reg_153[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h006A)) 
    \height_reg_153[1]_i_1 
       (.I0(height_reg_153[1]),
        .I1(ap_NS_fsm1),
        .I2(height_reg_153[0]),
        .I3(ap_NS_fsm12_out),
        .O(\height_reg_153[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \height_reg_153[2]_i_1 
       (.I0(height_reg_153[2]),
        .I1(ap_NS_fsm1),
        .I2(height_reg_153[0]),
        .I3(height_reg_153[1]),
        .I4(ap_NS_fsm12_out),
        .O(\height_reg_153[2]_i_1_n_0 ));
  FDRE \height_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\height_reg_153[0]_i_1_n_0 ),
        .Q(height_reg_153[0]),
        .R(1'b0));
  FDRE \height_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\height_reg_153[1]_i_1_n_0 ),
        .Q(height_reg_153[1]),
        .R(1'b0));
  FDRE \height_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\height_reg_153[2]_i_1_n_0 ),
        .Q(height_reg_153[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_105__1
       (.I0(tmp_15_reg_405_reg_n_97),
        .I1(tmp_15_reg_405_reg_n_96),
        .O(ram_reg_i_105__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_106__1
       (.I0(tmp_15_reg_405_reg_n_98),
        .I1(tmp_15_reg_405_reg_n_97),
        .O(ram_reg_i_106__1_n_0));
  CARRY4 ram_reg_i_107__1
       (.CI(ram_reg_i_124__1_n_0),
        .CO({NLW_ram_reg_i_107__1_CO_UNCONNECTED[3:1],ram_reg_i_107__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_15_reg_405_reg_n_97}),
        .O({NLW_ram_reg_i_107__1_O_UNCONNECTED[3:2],data2[9:8]}),
        .S({1'b0,1'b0,tmp_15_reg_405_reg_n_96,tmp_15_reg_405_reg_n_97}));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_i_10__5
       (.I0(ram_reg[1]),
        .I1(ram_reg_0[0]),
        .I2(width3_reg_131[1]),
        .I3(width3_reg_131[0]),
        .O(ADDRARDADDR[1]));
  CARRY4 ram_reg_i_116__1
       (.CI(1'b0),
        .CO({ram_reg_i_116__1_n_0,ram_reg_i_116__1_n_1,ram_reg_i_116__1_n_2,ram_reg_i_116__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_136__1_n_0,width_3_reg_142[2],tmp_15_reg_405_reg_n_104,tmp_15_reg_405_reg_n_105}),
        .O(data1[3:0]),
        .S({ram_reg_i_137__1_n_0,ram_reg_i_138__1_n_0,ram_reg_i_139__1_n_0,ram_reg_i_140__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_117__1
       (.I0(tmp_15_reg_405_reg_n_100),
        .I1(width_3_reg_142[2]),
        .O(ram_reg_i_117__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_118__1
       (.I0(tmp_15_reg_405_reg_n_99),
        .I1(tmp_15_reg_405_reg_n_98),
        .O(ram_reg_i_118__1_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    ram_reg_i_119__1
       (.I0(width_3_reg_142[2]),
        .I1(tmp_15_reg_405_reg_n_100),
        .I2(tmp_15_reg_405_reg_n_99),
        .O(ram_reg_i_119__1_n_0));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_i_11__6
       (.I0(ram_reg[0]),
        .I1(ram_reg_0[0]),
        .I2(width3_reg_131[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_120__1
       (.I0(width_3_reg_142[2]),
        .I1(tmp_15_reg_405_reg_n_100),
        .I2(tmp_15_reg_405_reg_n_101),
        .O(ram_reg_i_120__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_121__1
       (.I0(tmp_15_reg_405_reg_n_102),
        .I1(tmp_15_reg_405_reg_n_101),
        .O(ram_reg_i_121__1_n_0));
  CARRY4 ram_reg_i_122__1
       (.CI(1'b0),
        .CO({ram_reg_i_122__1_n_0,ram_reg_i_122__1_n_1,ram_reg_i_122__1_n_2,ram_reg_i_122__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_17_reg_451_reg_n_102,tmp_17_reg_451_reg_n_103,tmp_17_reg_451_reg_n_104,tmp_17_reg_451_reg_n_105}),
        .O(data0[3:0]),
        .S({ram_reg_i_141__1_n_0,ram_reg_i_142__1_n_0,ram_reg_i_143__1_n_0,ram_reg_i_144__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_123__1
       (.I0(tmp_17_reg_451_reg_n_101),
        .I1(width6_reg_165_reg__0[4]),
        .O(ram_reg_i_123__1_n_0));
  CARRY4 ram_reg_i_124__1
       (.CI(ram_reg_i_133__1_n_0),
        .CO({ram_reg_i_124__1_n_0,ram_reg_i_124__1_n_1,ram_reg_i_124__1_n_2,ram_reg_i_124__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_15_reg_405_reg_n_98,tmp_15_reg_405_reg_n_99,tmp_15_reg_405_reg_n_100,tmp_15_reg_405_reg_n_101}),
        .O(data2[7:4]),
        .S({tmp_15_reg_405_reg_n_98,tmp_15_reg_405_reg_n_99,tmp_15_reg_405_reg_n_100,ram_reg_i_145__1_n_0}));
  CARRY4 ram_reg_i_133__1
       (.CI(1'b0),
        .CO({ram_reg_i_133__1_n_0,ram_reg_i_133__1_n_1,ram_reg_i_133__1_n_2,ram_reg_i_133__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_15_reg_405_reg_n_102,tmp_15_reg_405_reg_n_103,tmp_15_reg_405_reg_n_104,tmp_15_reg_405_reg_n_105}),
        .O(data2[3:0]),
        .S({ram_reg_i_146__0_n_0,ram_reg_i_147__1_n_0,ram_reg_i_148__1_n_0,ram_reg_i_149__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_136__1
       (.I0(width_3_reg_142[2]),
        .O(ram_reg_i_136__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_137__1
       (.I0(width_3_reg_142[2]),
        .I1(tmp_15_reg_405_reg_n_102),
        .O(ram_reg_i_137__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_138__1
       (.I0(width_3_reg_142[2]),
        .I1(tmp_15_reg_405_reg_n_103),
        .O(ram_reg_i_138__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_139__1
       (.I0(tmp_15_reg_405_reg_n_104),
        .I1(width_3_reg_142[1]),
        .O(ram_reg_i_139__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_140__1
       (.I0(tmp_15_reg_405_reg_n_105),
        .I1(width_3_reg_142[0]),
        .O(ram_reg_i_140__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_141__1
       (.I0(tmp_17_reg_451_reg_n_102),
        .I1(width6_reg_165_reg__0[3]),
        .O(ram_reg_i_141__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_142__1
       (.I0(tmp_17_reg_451_reg_n_103),
        .I1(width6_reg_165_reg__0[2]),
        .O(ram_reg_i_142__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_143__1
       (.I0(tmp_17_reg_451_reg_n_104),
        .I1(width6_reg_165_reg__0[1]),
        .O(ram_reg_i_143__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_144__1
       (.I0(tmp_17_reg_451_reg_n_105),
        .I1(width6_reg_165_reg__0[0]),
        .O(ram_reg_i_144__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_145__1
       (.I0(tmp_15_reg_405_reg_n_101),
        .I1(tmp_26_cast_reg_417[4]),
        .O(ram_reg_i_145__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_146__0
       (.I0(tmp_15_reg_405_reg_n_102),
        .I1(tmp_26_cast_reg_417[3]),
        .O(ram_reg_i_146__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_147__1
       (.I0(tmp_15_reg_405_reg_n_103),
        .I1(tmp_26_cast_reg_417[2]),
        .O(ram_reg_i_147__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_148__1
       (.I0(tmp_15_reg_405_reg_n_104),
        .I1(tmp_26_cast_reg_417[1]),
        .O(ram_reg_i_148__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_149__1
       (.I0(tmp_15_reg_405_reg_n_105),
        .I1(tmp_26_cast_reg_417[0]),
        .O(ram_reg_i_149__1_n_0));
  LUT5 #(
    .INIT(32'hF888FFFF)) 
    ram_reg_i_1__5
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_1),
        .I2(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .I3(ram_reg_0[1]),
        .I4(ram_reg_2),
        .O(input_0_array_0_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__4
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[15]),
        .O(DIADI[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__4
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[14]),
        .O(DIADI[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__3
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[13]),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__3
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[12]),
        .O(DIADI[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__2
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[11]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__2
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[10]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__2
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[9]),
        .O(DIADI[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__1
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[8]),
        .O(DIADI[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__2
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[7]),
        .O(DIADI[7]));
  CARRY4 ram_reg_i_31__3
       (.CI(ram_reg_i_33__5_n_0),
        .CO({NLW_ram_reg_i_31__3_CO_UNCONNECTED[3],ram_reg_i_31__3_n_1,ram_reg_i_31__3_n_2,ram_reg_i_31__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(input_0_address0[6:3]),
        .S(tmp3_reg_412[9:6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__4
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[6]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__4
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[5]),
        .O(DIADI[5]));
  CARRY4 ram_reg_i_33__5
       (.CI(1'b0),
        .CO({ram_reg_i_33__5_n_0,ram_reg_i_33__5_n_1,ram_reg_i_33__5_n_2,ram_reg_i_33__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp3_reg_412[4:2]}),
        .O({input_0_address0[2:0],NLW_ram_reg_i_33__5_O_UNCONNECTED[0]}),
        .S({tmp3_reg_412[5],ram_reg_i_39__1_n_0,ram_reg_i_40__2_n_0,grp_padding2d_fix16_4_fu_678_input_0_address0[2]}));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_34__3
       (.I0(width3_reg_131[0]),
        .I1(width3_reg_131[1]),
        .O(ram_reg_i_34__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__4
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[4]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__3
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[3]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__4
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[2]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__2
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[1]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_38__1
       (.I0(ap_CS_fsm_state6),
        .I1(DOADO[0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    ram_reg_i_39__1
       (.I0(width3_reg_131[4]),
        .I1(width3_reg_131[2]),
        .I2(width3_reg_131[0]),
        .I3(width3_reg_131[1]),
        .I4(width3_reg_131[3]),
        .I5(tmp3_reg_412[4]),
        .O(ram_reg_i_39__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_39__3
       (.I0(width_3_reg_1420),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state4),
        .I3(\width_reg_108[4]_i_2_n_0 ),
        .I4(\width6_reg_165[4]_i_1_n_0 ),
        .I5(ram_reg_0[1]),
        .O(WEA));
  LUT5 #(
    .INIT(32'h01FEFE01)) 
    ram_reg_i_40__2
       (.I0(width3_reg_131[2]),
        .I1(width3_reg_131[0]),
        .I2(width3_reg_131[1]),
        .I3(width3_reg_131[3]),
        .I4(tmp3_reg_412[3]),
        .O(ram_reg_i_40__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_40__3
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state2),
        .I5(ram_reg_0[1]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h56A9)) 
    ram_reg_i_41__2
       (.I0(width3_reg_131[2]),
        .I1(width3_reg_131[0]),
        .I2(width3_reg_131[1]),
        .I3(tmp3_reg_412[2]),
        .O(grp_padding2d_fix16_4_fu_678_input_0_address0[2]));
  LUT5 #(
    .INIT(32'hFFFFEC20)) 
    ram_reg_i_42__2
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .I2(data1[9]),
        .I3(data0[9]),
        .I4(ram_reg_i_68__3_n_0),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[9]));
  LUT5 #(
    .INIT(32'hFFFFEC20)) 
    ram_reg_i_44__3
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .I2(data1[8]),
        .I3(data0[8]),
        .I4(ram_reg_i_69__3_n_0),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[8]));
  LUT5 #(
    .INIT(32'hFFFFEC20)) 
    ram_reg_i_46__4
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .I2(data1[7]),
        .I3(data0[7]),
        .I4(ram_reg_i_73__3_n_0),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[7]));
  LUT5 #(
    .INIT(32'hFFFFEC20)) 
    ram_reg_i_48__4
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .I2(data1[6]),
        .I3(data0[6]),
        .I4(ram_reg_i_74__3_n_0),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[6]));
  LUT5 #(
    .INIT(32'hFFFFEC20)) 
    ram_reg_i_50__4
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .I2(data1[5]),
        .I3(data0[5]),
        .I4(ram_reg_i_75__3_n_0),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[5]));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    ram_reg_i_52__3
       (.I0(ram_reg_i_76__3_n_0),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_77__3_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(width_reg_108_reg__0[4]),
        .I5(tmp_15_reg_405_reg_n_101),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[4]));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    ram_reg_i_54__3
       (.I0(ram_reg_i_79__2_n_0),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_77__3_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(width_reg_108_reg__0[3]),
        .I5(tmp_15_reg_405_reg_n_102),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[3]));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    ram_reg_i_56__3
       (.I0(ram_reg_i_80__2_n_0),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_77__3_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(width_reg_108_reg__0[2]),
        .I5(tmp_15_reg_405_reg_n_103),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[2]));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    ram_reg_i_58__3
       (.I0(ram_reg_i_81__2_n_0),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_77__3_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(width_reg_108_reg__0[1]),
        .I5(tmp_15_reg_405_reg_n_104),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[1]));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    ram_reg_i_60__3
       (.I0(ram_reg_i_82__1_n_0),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_77__3_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(width_reg_108_reg__0[0]),
        .I5(tmp_15_reg_405_reg_n_105),
        .O(grp_padding2d_fix16_4_fu_678_output_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    ram_reg_i_64__3
       (.I0(ap_CS_fsm_state7),
        .I1(width_3_reg_142[0]),
        .I2(width_3_reg_142[1]),
        .I3(width_3_reg_142[2]),
        .O(width_3_reg_1420));
  CARRY4 ram_reg_i_66__3
       (.CI(ram_reg_i_71__3_n_0),
        .CO({NLW_ram_reg_i_66__3_CO_UNCONNECTED[3:1],ram_reg_i_66__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_15_reg_405_reg_n_98}),
        .O({NLW_ram_reg_i_66__3_O_UNCONNECTED[3:2],data1[9:8]}),
        .S({1'b0,1'b0,ram_reg_i_105__1_n_0,ram_reg_i_106__1_n_0}));
  CARRY4 ram_reg_i_67__3
       (.CI(ram_reg_i_72__3_n_0),
        .CO({NLW_ram_reg_i_67__3_CO_UNCONNECTED[3:1],ram_reg_i_67__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_67__3_O_UNCONNECTED[3:2],data0[9:8]}),
        .S({1'b0,1'b0,tmp_17_reg_451_reg_n_96,tmp_17_reg_451_reg_n_97}));
  LUT6 #(
    .INIT(64'h000000AC000000A0)) 
    ram_reg_i_68__3
       (.I0(data2[9]),
        .I1(tmp_15_reg_405_reg_n_96),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_68__3_n_0));
  LUT6 #(
    .INIT(64'h000000AC000000A0)) 
    ram_reg_i_69__3
       (.I0(data2[8]),
        .I1(tmp_15_reg_405_reg_n_97),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_69__3_n_0));
  CARRY4 ram_reg_i_71__3
       (.CI(ram_reg_i_116__1_n_0),
        .CO({ram_reg_i_71__3_n_0,ram_reg_i_71__3_n_1,ram_reg_i_71__3_n_2,ram_reg_i_71__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_15_reg_405_reg_n_99,ram_reg_i_117__1_n_0,tmp_15_reg_405_reg_n_101,tmp_15_reg_405_reg_n_102}),
        .O(data1[7:4]),
        .S({ram_reg_i_118__1_n_0,ram_reg_i_119__1_n_0,ram_reg_i_120__1_n_0,ram_reg_i_121__1_n_0}));
  CARRY4 ram_reg_i_72__3
       (.CI(ram_reg_i_122__1_n_0),
        .CO({ram_reg_i_72__3_n_0,ram_reg_i_72__3_n_1,ram_reg_i_72__3_n_2,ram_reg_i_72__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_17_reg_451_reg_n_101}),
        .O(data0[7:4]),
        .S({tmp_17_reg_451_reg_n_98,tmp_17_reg_451_reg_n_99,tmp_17_reg_451_reg_n_100,ram_reg_i_123__1_n_0}));
  LUT6 #(
    .INIT(64'h000000AC000000A0)) 
    ram_reg_i_73__3
       (.I0(data2[7]),
        .I1(tmp_15_reg_405_reg_n_98),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_73__3_n_0));
  LUT6 #(
    .INIT(64'h000000AC000000A0)) 
    ram_reg_i_74__3
       (.I0(data2[6]),
        .I1(tmp_15_reg_405_reg_n_99),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_74__3_n_0));
  LUT6 #(
    .INIT(64'h000000AC000000A0)) 
    ram_reg_i_75__3
       (.I0(data2[5]),
        .I1(tmp_15_reg_405_reg_n_100),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_75__3_n_0));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F08888)) 
    ram_reg_i_76__3
       (.I0(ap_CS_fsm_state6),
        .I1(data2[4]),
        .I2(data0[4]),
        .I3(data1[4]),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_76__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_77__3
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .O(ram_reg_i_77__3_n_0));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F08888)) 
    ram_reg_i_79__2
       (.I0(ap_CS_fsm_state6),
        .I1(data2[3]),
        .I2(data0[3]),
        .I3(data1[3]),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_79__2_n_0));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F08888)) 
    ram_reg_i_80__2
       (.I0(ap_CS_fsm_state6),
        .I1(data2[2]),
        .I2(data0[2]),
        .I3(data1[2]),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_80__2_n_0));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F08888)) 
    ram_reg_i_81__2
       (.I0(ap_CS_fsm_state6),
        .I1(data2[1]),
        .I2(data0[1]),
        .I3(data1[1]),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_81__2_n_0));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F08888)) 
    ram_reg_i_82__1
       (.I0(ap_CS_fsm_state6),
        .I1(data2[0]),
        .I2(data0[0]),
        .I3(data1[0]),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_82__1_n_0));
  LUT6 #(
    .INIT(64'h606F6F606F60606F)) 
    ram_reg_i_9__5
       (.I0(Q),
        .I1(ram_reg[2]),
        .I2(ram_reg_0[0]),
        .I3(width3_reg_131[2]),
        .I4(ram_reg_i_34__3_n_0),
        .I5(tmp3_reg_412[2]),
        .O(ADDRARDADDR[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp3_reg_412[2]_i_1 
       (.I0(height1_reg_119_reg__0[0]),
        .O(tmp2_fu_211_p2));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_412[4]_i_1 
       (.I0(height1_reg_119_reg__0[2]),
        .I1(height1_reg_119_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6669)) 
    \tmp3_reg_412[5]_i_1 
       (.I0(height1_reg_119_reg__0[3]),
        .I1(height1_reg_119_reg__0[0]),
        .I2(height1_reg_119_reg__0[1]),
        .I3(height1_reg_119_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hA659A665)) 
    \tmp3_reg_412[6]_i_1 
       (.I0(height1_reg_119_reg__0[4]),
        .I1(height1_reg_119_reg__0[3]),
        .I2(height1_reg_119_reg__0[0]),
        .I3(height1_reg_119_reg__0[1]),
        .I4(height1_reg_119_reg__0[2]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h1F0F87C0)) 
    \tmp3_reg_412[7]_i_1 
       (.I0(height1_reg_119_reg__0[0]),
        .I1(height1_reg_119_reg__0[1]),
        .I2(height1_reg_119_reg__0[2]),
        .I3(height1_reg_119_reg__0[3]),
        .I4(height1_reg_119_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hA855EA01)) 
    \tmp3_reg_412[8]_i_1 
       (.I0(height1_reg_119_reg__0[2]),
        .I1(height1_reg_119_reg__0[1]),
        .I2(height1_reg_119_reg__0[0]),
        .I3(height1_reg_119_reg__0[3]),
        .I4(height1_reg_119_reg__0[4]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAAAA8889)) 
    \tmp3_reg_412[9]_i_1 
       (.I0(height1_reg_119_reg__0[4]),
        .I1(height1_reg_119_reg__0[2]),
        .I2(height1_reg_119_reg__0[1]),
        .I3(height1_reg_119_reg__0[0]),
        .I4(height1_reg_119_reg__0[3]),
        .O(p_0_in[7]));
  FDRE \tmp3_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp2_fu_211_p2),
        .Q(tmp3_reg_412[2]),
        .R(1'b0));
  FDRE \tmp3_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height1_reg_119_reg__0[1]),
        .Q(tmp3_reg_412[3]),
        .R(1'b0));
  FDRE \tmp3_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[2]),
        .Q(tmp3_reg_412[4]),
        .R(1'b0));
  FDRE \tmp3_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[3]),
        .Q(tmp3_reg_412[5]),
        .R(1'b0));
  FDRE \tmp3_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[4]),
        .Q(tmp3_reg_412[6]),
        .R(1'b0));
  FDRE \tmp3_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[5]),
        .Q(tmp3_reg_412[7]),
        .R(1'b0));
  FDRE \tmp3_reg_412_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[6]),
        .Q(tmp3_reg_412[8]),
        .R(1'b0));
  FDRE \tmp3_reg_412_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[7]),
        .Q(tmp3_reg_412[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_15_reg_405_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_15_reg_405_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,height1_reg_119_reg__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_15_reg_405_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_15_reg_405_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_15_reg_405_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_15_reg_405_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_15_reg_405_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_15_reg_405_reg_P_UNCONNECTED[47:10],tmp_15_reg_405_reg_n_96,tmp_15_reg_405_reg_n_97,tmp_15_reg_405_reg_n_98,tmp_15_reg_405_reg_n_99,tmp_15_reg_405_reg_n_100,tmp_15_reg_405_reg_n_101,tmp_15_reg_405_reg_n_102,tmp_15_reg_405_reg_n_103,tmp_15_reg_405_reg_n_104,tmp_15_reg_405_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_15_reg_405_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_15_reg_405_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_15_reg_405_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_15_reg_405_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_17_reg_451_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_17_reg_451_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\height_reg_153[2]_i_1_n_0 ,\height_reg_153[2]_i_1_n_0 ,\height_reg_153[2]_i_1_n_0 ,\height_reg_153[1]_i_1_n_0 ,\height_reg_153[0]_i_1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_17_reg_451_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_17_reg_451_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_17_reg_451_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(width6_reg_1650),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_17_reg_451_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_17_reg_451_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_17_reg_451_reg_P_UNCONNECTED[47:10],tmp_17_reg_451_reg_n_96,tmp_17_reg_451_reg_n_97,tmp_17_reg_451_reg_n_98,tmp_17_reg_451_reg_n_99,tmp_17_reg_451_reg_n_100,tmp_17_reg_451_reg_n_101,tmp_17_reg_451_reg_n_102,tmp_17_reg_451_reg_n_103,tmp_17_reg_451_reg_n_104,tmp_17_reg_451_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_17_reg_451_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_17_reg_451_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_17_reg_451_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_17_reg_451_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDF00)) 
    tmp_17_reg_451_reg_i_1
       (.I0(height_reg_153[2]),
        .I1(height_reg_153[0]),
        .I2(height_reg_153[1]),
        .I3(ap_CS_fsm_state8),
        .O(width6_reg_1650));
  FDRE \tmp_26_cast_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .D(width3_reg_131[0]),
        .Q(tmp_26_cast_reg_417[0]),
        .R(1'b0));
  FDRE \tmp_26_cast_reg_417_reg[1] 
       (.C(ap_clk),
        .CE(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .D(width3_reg_131[1]),
        .Q(tmp_26_cast_reg_417[1]),
        .R(1'b0));
  FDRE \tmp_26_cast_reg_417_reg[2] 
       (.C(ap_clk),
        .CE(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .D(width3_reg_131[2]),
        .Q(tmp_26_cast_reg_417[2]),
        .R(1'b0));
  FDRE \tmp_26_cast_reg_417_reg[3] 
       (.C(ap_clk),
        .CE(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .D(width3_reg_131[3]),
        .Q(tmp_26_cast_reg_417[3]),
        .R(1'b0));
  FDRE \tmp_26_cast_reg_417_reg[4] 
       (.C(ap_clk),
        .CE(grp_padding2d_fix16_4_fu_678_input_0_ce0),
        .D(width3_reg_131[4]),
        .Q(tmp_26_cast_reg_417[4]),
        .R(1'b0));
  FDSE \width3_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(width_2_reg_430[0]),
        .Q(width3_reg_131[0]),
        .S(ap_CS_fsm_state4));
  FDRE \width3_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(width_2_reg_430[1]),
        .Q(width3_reg_131[1]),
        .R(ap_CS_fsm_state4));
  FDRE \width3_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(width_2_reg_430[2]),
        .Q(width3_reg_131[2]),
        .R(ap_CS_fsm_state4));
  FDRE \width3_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(width_2_reg_430[3]),
        .Q(width3_reg_131[3]),
        .R(ap_CS_fsm_state4));
  FDRE \width3_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(width_2_reg_430[4]),
        .Q(width3_reg_131[4]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \width6_reg_165[0]_i_1 
       (.I0(width6_reg_165_reg__0[0]),
        .O(width_4_fu_356_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \width6_reg_165[1]_i_1 
       (.I0(width6_reg_165_reg__0[0]),
        .I1(width6_reg_165_reg__0[1]),
        .O(width_4_fu_356_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \width6_reg_165[2]_i_1 
       (.I0(width6_reg_165_reg__0[1]),
        .I1(width6_reg_165_reg__0[0]),
        .I2(width6_reg_165_reg__0[2]),
        .O(width_4_fu_356_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \width6_reg_165[3]_i_1 
       (.I0(width6_reg_165_reg__0[0]),
        .I1(width6_reg_165_reg__0[1]),
        .I2(width6_reg_165_reg__0[2]),
        .I3(width6_reg_165_reg__0[3]),
        .O(width_4_fu_356_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \width6_reg_165[4]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(width6_reg_165_reg__0[3]),
        .I2(width6_reg_165_reg__0[4]),
        .I3(width6_reg_165_reg__0[2]),
        .I4(width6_reg_165_reg__0[1]),
        .I5(width6_reg_165_reg__0[0]),
        .O(\width6_reg_165[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \width6_reg_165[4]_i_2 
       (.I0(width6_reg_165_reg__0[3]),
        .I1(width6_reg_165_reg__0[2]),
        .I2(width6_reg_165_reg__0[1]),
        .I3(width6_reg_165_reg__0[0]),
        .I4(width6_reg_165_reg__0[4]),
        .O(width_4_fu_356_p2[4]));
  FDRE \width6_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(\width6_reg_165[4]_i_1_n_0 ),
        .D(width_4_fu_356_p2[0]),
        .Q(width6_reg_165_reg__0[0]),
        .R(width6_reg_1650));
  FDRE \width6_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(\width6_reg_165[4]_i_1_n_0 ),
        .D(width_4_fu_356_p2[1]),
        .Q(width6_reg_165_reg__0[1]),
        .R(width6_reg_1650));
  FDRE \width6_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(\width6_reg_165[4]_i_1_n_0 ),
        .D(width_4_fu_356_p2[2]),
        .Q(width6_reg_165_reg__0[2]),
        .R(width6_reg_1650));
  FDRE \width6_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(\width6_reg_165[4]_i_1_n_0 ),
        .D(width_4_fu_356_p2[3]),
        .Q(width6_reg_165_reg__0[3]),
        .R(width6_reg_1650));
  FDRE \width6_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(\width6_reg_165[4]_i_1_n_0 ),
        .D(width_4_fu_356_p2[4]),
        .Q(width6_reg_165_reg__0[4]),
        .R(width6_reg_1650));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \width_2_reg_430[0]_i_1 
       (.I0(width3_reg_131[0]),
        .O(grp_padding2d_fix16_4_fu_678_input_0_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \width_2_reg_430[1]_i_1 
       (.I0(width3_reg_131[0]),
        .I1(width3_reg_131[1]),
        .O(width_2_fu_281_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \width_2_reg_430[2]_i_1 
       (.I0(width3_reg_131[1]),
        .I1(width3_reg_131[0]),
        .I2(width3_reg_131[2]),
        .O(width_2_fu_281_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \width_2_reg_430[3]_i_1 
       (.I0(width3_reg_131[0]),
        .I1(width3_reg_131[1]),
        .I2(width3_reg_131[2]),
        .I3(width3_reg_131[3]),
        .O(width_2_fu_281_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \width_2_reg_430[4]_i_1 
       (.I0(width3_reg_131[3]),
        .I1(width3_reg_131[2]),
        .I2(width3_reg_131[1]),
        .I3(width3_reg_131[0]),
        .I4(width3_reg_131[4]),
        .O(width_2_fu_281_p2[4]));
  FDRE \width_2_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(grp_padding2d_fix16_4_fu_678_input_0_address0[0]),
        .Q(width_2_reg_430[0]),
        .R(1'b0));
  FDRE \width_2_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(width_2_fu_281_p2[1]),
        .Q(width_2_reg_430[1]),
        .R(1'b0));
  FDRE \width_2_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(width_2_fu_281_p2[2]),
        .Q(width_2_reg_430[2]),
        .R(1'b0));
  FDRE \width_2_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(width_2_fu_281_p2[3]),
        .Q(width_2_reg_430[3]),
        .R(1'b0));
  FDRE \width_2_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(width_2_fu_281_p2[4]),
        .Q(width_2_reg_430[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFF2666)) 
    \width_3_reg_142[0]_i_1 
       (.I0(width_3_reg_142[0]),
        .I1(ap_CS_fsm_state7),
        .I2(width_3_reg_142[1]),
        .I3(width_3_reg_142[2]),
        .I4(ap_NS_fsm11_out),
        .O(\width_3_reg_142[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \width_3_reg_142[1]_i_1 
       (.I0(width_3_reg_142[1]),
        .I1(width_3_reg_142[0]),
        .I2(ap_CS_fsm_state7),
        .I3(ap_NS_fsm11_out),
        .O(\width_3_reg_142[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \width_3_reg_142[2]_i_1 
       (.I0(width_3_reg_142[2]),
        .I1(width_3_reg_142[1]),
        .I2(width_3_reg_142[0]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_NS_fsm11_out),
        .O(\width_3_reg_142[2]_i_1_n_0 ));
  FDRE \width_3_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\width_3_reg_142[0]_i_1_n_0 ),
        .Q(width_3_reg_142[0]),
        .R(1'b0));
  FDRE \width_3_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\width_3_reg_142[1]_i_1_n_0 ),
        .Q(width_3_reg_142[1]),
        .R(1'b0));
  FDRE \width_3_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\width_3_reg_142[2]_i_1_n_0 ),
        .Q(width_3_reg_142[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_108[0]_i_1 
       (.I0(width_reg_108_reg__0[0]),
        .O(\width_reg_108[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \width_reg_108[1]_i_1 
       (.I0(width_reg_108_reg__0[0]),
        .I1(width_reg_108_reg__0[1]),
        .O(width_1_fu_186_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \width_reg_108[2]_i_1 
       (.I0(width_reg_108_reg__0[1]),
        .I1(width_reg_108_reg__0[0]),
        .I2(width_reg_108_reg__0[2]),
        .O(width_1_fu_186_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \width_reg_108[3]_i_1 
       (.I0(width_reg_108_reg__0[0]),
        .I1(width_reg_108_reg__0[1]),
        .I2(width_reg_108_reg__0[2]),
        .I3(width_reg_108_reg__0[3]),
        .O(width_1_fu_186_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \width_reg_108[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_4_fu_678_ap_start_reg),
        .O(\width_reg_108[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \width_reg_108[4]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(width_reg_108_reg__0[3]),
        .I2(width_reg_108_reg__0[4]),
        .I3(width_reg_108_reg__0[2]),
        .I4(width_reg_108_reg__0[1]),
        .I5(width_reg_108_reg__0[0]),
        .O(\width_reg_108[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \width_reg_108[4]_i_3 
       (.I0(width_reg_108_reg__0[3]),
        .I1(width_reg_108_reg__0[2]),
        .I2(width_reg_108_reg__0[1]),
        .I3(width_reg_108_reg__0[0]),
        .I4(width_reg_108_reg__0[4]),
        .O(width_1_fu_186_p2[4]));
  FDRE \width_reg_108_reg[0] 
       (.C(ap_clk),
        .CE(\width_reg_108[4]_i_2_n_0 ),
        .D(\width_reg_108[0]_i_1_n_0 ),
        .Q(width_reg_108_reg__0[0]),
        .R(\width_reg_108[4]_i_1_n_0 ));
  FDRE \width_reg_108_reg[1] 
       (.C(ap_clk),
        .CE(\width_reg_108[4]_i_2_n_0 ),
        .D(width_1_fu_186_p2[1]),
        .Q(width_reg_108_reg__0[1]),
        .R(\width_reg_108[4]_i_1_n_0 ));
  FDRE \width_reg_108_reg[2] 
       (.C(ap_clk),
        .CE(\width_reg_108[4]_i_2_n_0 ),
        .D(width_1_fu_186_p2[2]),
        .Q(width_reg_108_reg__0[2]),
        .R(\width_reg_108[4]_i_1_n_0 ));
  FDRE \width_reg_108_reg[3] 
       (.C(ap_clk),
        .CE(\width_reg_108[4]_i_2_n_0 ),
        .D(width_1_fu_186_p2[3]),
        .Q(width_reg_108_reg__0[3]),
        .R(\width_reg_108[4]_i_1_n_0 ));
  FDRE \width_reg_108_reg[4] 
       (.C(ap_clk),
        .CE(\width_reg_108[4]_i_2_n_0 ),
        .D(width_1_fu_186_p2[4]),
        .Q(width_reg_108_reg__0[4]),
        .R(\width_reg_108[4]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "up_sampling2d_fix16" *) 
module design_1_network_0_0_up_sampling2d_fix16
   (D,
    UpSampling2D_1_array_ce0,
    ADDRARDADDR,
    WEA,
    \ap_CS_fsm_reg[5]_0 ,
    Conv2D_3_array_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    Conv2D_3_array_address0,
    Q,
    grp_up_sampling2d_fix16_fu_652_ap_start_reg,
    input_r_ce0,
    input_r_address0,
    SR,
    ap_clk);
  output [1:0]D;
  output UpSampling2D_1_array_ce0;
  output [13:0]ADDRARDADDR;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[5]_0 ;
  output Conv2D_3_array_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [11:0]Conv2D_3_array_address0;
  input [2:0]Q;
  input grp_up_sampling2d_fix16_fu_652_ap_start_reg;
  input input_r_ce0;
  input [13:0]input_r_address0;
  input [0:0]SR;
  input ap_clk;

  wire [13:0]ADDRARDADDR;
  wire [11:0]B;
  wire [11:0]C;
  wire [11:0]Conv2D_3_array_address0;
  wire Conv2D_3_array_ce0;
  wire [1:0]D;
  wire [2:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire UpSampling2D_1_array_ce0;
  wire [1:0]WEA;
  wire \ap_CS_fsm[2]_i_4__10_n_0 ;
  wire \ap_CS_fsm[2]_i_5__10_n_0 ;
  wire \ap_CS_fsm[2]_i_6__10_n_0 ;
  wire \ap_CS_fsm[2]_i_7__10_n_0 ;
  wire \ap_CS_fsm[2]_i_8__11_n_0 ;
  wire \ap_CS_fsm[2]_i_9__10_n_0 ;
  wire \ap_CS_fsm[3]_i_4__2_n_0 ;
  wire \ap_CS_fsm[3]_i_5__6_n_0 ;
  wire \ap_CS_fsm[3]_i_6__6_n_0 ;
  wire \ap_CS_fsm[3]_i_7__6_n_0 ;
  wire \ap_CS_fsm[3]_i_8__2_n_0 ;
  wire \ap_CS_fsm[3]_i_9__7_n_0 ;
  wire \ap_CS_fsm[5]_i_1__8_n_0 ;
  wire \ap_CS_fsm[5]_i_4__1_n_0 ;
  wire \ap_CS_fsm[5]_i_5__1_n_0 ;
  wire \ap_CS_fsm[5]_i_6__1_n_0 ;
  wire \ap_CS_fsm[5]_i_7__1_n_0 ;
  wire \ap_CS_fsm[5]_i_8__0_n_0 ;
  wire \ap_CS_fsm[5]_i_9__2_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__10_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__6_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__6_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__6_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__6_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__6_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire exitcond2_fu_181_p2;
  wire exitcond3_fu_170_p2;
  wire exitcond_fu_230_p2;
  wire [13:0]grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0;
  wire grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0;
  wire grp_up_sampling2d_fix16_fu_652_ap_start_reg;
  wire [13:0]input_r_address0;
  wire input_r_ce0;
  wire [13:2]next_mul3_fu_160_p2;
  wire [13:2]next_mul3_reg_313;
  wire \next_mul3_reg_313[6]_i_2_n_0 ;
  wire \next_mul3_reg_313[6]_i_3_n_0 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_3 ;
  wire \next_mul3_reg_313_reg[13]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[13]_i_1_n_3 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_3 ;
  wire [11:1]next_mul_fu_165_p2;
  wire [11:1]next_mul_reg_318;
  wire \next_mul_reg_318[5]_i_2_n_0 ;
  wire \next_mul_reg_318[5]_i_3_n_0 ;
  wire \next_mul_reg_318_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_3 ;
  wire [15:0]out_d_1_fu_175_p2;
  wire [15:0]out_d_1_reg_326;
  wire \out_d_1_reg_326_reg[12]_i_1_n_0 ;
  wire \out_d_1_reg_326_reg[12]_i_1_n_1 ;
  wire \out_d_1_reg_326_reg[12]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[12]_i_1_n_3 ;
  wire \out_d_1_reg_326_reg[15]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[15]_i_1_n_3 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_0 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_1 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_3 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_0 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_1 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_3 ;
  wire out_d_reg_87;
  wire \out_d_reg_87_reg_n_0_[0] ;
  wire \out_d_reg_87_reg_n_0_[10] ;
  wire \out_d_reg_87_reg_n_0_[11] ;
  wire \out_d_reg_87_reg_n_0_[12] ;
  wire \out_d_reg_87_reg_n_0_[13] ;
  wire \out_d_reg_87_reg_n_0_[14] ;
  wire \out_d_reg_87_reg_n_0_[15] ;
  wire \out_d_reg_87_reg_n_0_[1] ;
  wire \out_d_reg_87_reg_n_0_[2] ;
  wire \out_d_reg_87_reg_n_0_[3] ;
  wire \out_d_reg_87_reg_n_0_[4] ;
  wire \out_d_reg_87_reg_n_0_[5] ;
  wire \out_d_reg_87_reg_n_0_[6] ;
  wire \out_d_reg_87_reg_n_0_[7] ;
  wire \out_d_reg_87_reg_n_0_[8] ;
  wire \out_d_reg_87_reg_n_0_[9] ;
  wire [15:0]out_h_1_fu_186_p2;
  wire [15:0]out_h_1_reg_334;
  wire \out_h_1_reg_334_reg[12]_i_1_n_0 ;
  wire \out_h_1_reg_334_reg[12]_i_1_n_1 ;
  wire \out_h_1_reg_334_reg[12]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[12]_i_1_n_3 ;
  wire \out_h_1_reg_334_reg[15]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[15]_i_1_n_3 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_0 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_1 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_3 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_0 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_1 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_3 ;
  wire out_h_reg_1220;
  wire \out_h_reg_122_reg_n_0_[0] ;
  wire [15:0]out_w_1_fu_235_p2;
  wire \out_w_1_reg_362_reg[12]_i_1_n_0 ;
  wire \out_w_1_reg_362_reg[12]_i_1_n_1 ;
  wire \out_w_1_reg_362_reg[12]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[12]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg[15]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[15]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_0 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_1 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_0 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_1 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg_n_0_[0] ;
  wire \out_w_1_reg_362_reg_n_0_[13] ;
  wire \out_w_1_reg_362_reg_n_0_[14] ;
  wire \out_w_1_reg_362_reg_n_0_[15] ;
  wire [15:0]out_w_reg_133;
  wire [13:2]phi_mul2_reg_110;
  wire [11:1]phi_mul_reg_98;
  wire tmp2_reg_3440;
  wire tmp_10_fu_255_p2_i_10_n_0;
  wire tmp_10_fu_255_p2_i_11_n_0;
  wire tmp_10_fu_255_p2_i_12_n_0;
  wire tmp_10_fu_255_p2_i_13_n_0;
  wire tmp_10_fu_255_p2_i_14_n_0;
  wire tmp_10_fu_255_p2_i_15_n_0;
  wire tmp_10_fu_255_p2_i_1_n_1;
  wire tmp_10_fu_255_p2_i_1_n_2;
  wire tmp_10_fu_255_p2_i_1_n_3;
  wire tmp_10_fu_255_p2_i_2_n_0;
  wire tmp_10_fu_255_p2_i_2_n_1;
  wire tmp_10_fu_255_p2_i_2_n_2;
  wire tmp_10_fu_255_p2_i_2_n_3;
  wire tmp_10_fu_255_p2_i_3_n_0;
  wire tmp_10_fu_255_p2_i_3_n_1;
  wire tmp_10_fu_255_p2_i_3_n_2;
  wire tmp_10_fu_255_p2_i_3_n_3;
  wire tmp_10_fu_255_p2_i_4_n_0;
  wire tmp_10_fu_255_p2_i_5_n_0;
  wire tmp_10_fu_255_p2_i_6_n_0;
  wire tmp_10_fu_255_p2_i_7_n_0;
  wire tmp_10_fu_255_p2_i_8_n_0;
  wire tmp_10_fu_255_p2_i_9_n_0;
  wire tmp_13_reg_3720;
  wire tmp_13_reg_372_reg_i_10_n_0;
  wire tmp_13_reg_372_reg_i_11_n_0;
  wire tmp_13_reg_372_reg_i_12_n_0;
  wire tmp_13_reg_372_reg_i_13_n_0;
  wire tmp_13_reg_372_reg_i_14_n_0;
  wire tmp_13_reg_372_reg_i_15_n_0;
  wire tmp_13_reg_372_reg_i_16_n_0;
  wire tmp_13_reg_372_reg_i_17_n_0;
  wire tmp_13_reg_372_reg_i_18_n_0;
  wire tmp_13_reg_372_reg_i_19_n_0;
  wire tmp_13_reg_372_reg_i_2_n_3;
  wire tmp_13_reg_372_reg_i_2_n_6;
  wire tmp_13_reg_372_reg_i_2_n_7;
  wire tmp_13_reg_372_reg_i_3_n_0;
  wire tmp_13_reg_372_reg_i_3_n_1;
  wire tmp_13_reg_372_reg_i_3_n_2;
  wire tmp_13_reg_372_reg_i_3_n_3;
  wire tmp_13_reg_372_reg_i_3_n_4;
  wire tmp_13_reg_372_reg_i_3_n_5;
  wire tmp_13_reg_372_reg_i_3_n_6;
  wire tmp_13_reg_372_reg_i_3_n_7;
  wire tmp_13_reg_372_reg_i_4_n_0;
  wire tmp_13_reg_372_reg_i_4_n_1;
  wire tmp_13_reg_372_reg_i_4_n_2;
  wire tmp_13_reg_372_reg_i_4_n_3;
  wire tmp_13_reg_372_reg_i_4_n_4;
  wire tmp_13_reg_372_reg_i_4_n_5;
  wire tmp_13_reg_372_reg_i_4_n_6;
  wire tmp_13_reg_372_reg_i_4_n_7;
  wire tmp_13_reg_372_reg_i_5_n_0;
  wire tmp_13_reg_372_reg_i_5_n_1;
  wire tmp_13_reg_372_reg_i_5_n_2;
  wire tmp_13_reg_372_reg_i_5_n_3;
  wire tmp_13_reg_372_reg_i_5_n_4;
  wire tmp_13_reg_372_reg_i_5_n_5;
  wire tmp_13_reg_372_reg_i_5_n_6;
  wire tmp_13_reg_372_reg_i_5_n_7;
  wire tmp_13_reg_372_reg_i_6_n_0;
  wire tmp_13_reg_372_reg_i_7_n_0;
  wire tmp_13_reg_372_reg_i_8_n_0;
  wire tmp_13_reg_372_reg_i_9_n_0;
  wire [14:0]tmp_9_fu_202_p1;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__10_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__6_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_313_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_313_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_318_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_318_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_1_reg_326_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_1_reg_326_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_1_reg_334_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_1_reg_334_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_1_reg_362_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_1_reg_362_reg[15]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_10_fu_255_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_10_fu_255_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_10_fu_255_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_255_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_10_fu_255_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_10_fu_255_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_10_fu_255_p2_i_1_CO_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_13_reg_372_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_13_reg_372_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_13_reg_372_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_13_reg_372_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_13_reg_372_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_13_reg_372_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_13_reg_372_reg_i_2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond3_fu_170_p2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .I2(exitcond2_fu_181_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(exitcond3_fu_170_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[1]),
        .I1(exitcond3_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .I2(Conv2D_3_array_ce0),
        .I3(exitcond_fu_230_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__10 
       (.I0(\out_d_reg_87_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__10 
       (.I0(\out_d_reg_87_reg_n_0_[14] ),
        .I1(\out_d_reg_87_reg_n_0_[13] ),
        .I2(\out_d_reg_87_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__10 
       (.I0(\out_d_reg_87_reg_n_0_[11] ),
        .I1(\out_d_reg_87_reg_n_0_[10] ),
        .I2(\out_d_reg_87_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__10 
       (.I0(\out_d_reg_87_reg_n_0_[8] ),
        .I1(\out_d_reg_87_reg_n_0_[7] ),
        .I2(\out_d_reg_87_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__10_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__11 
       (.I0(\out_d_reg_87_reg_n_0_[5] ),
        .I1(\out_d_reg_87_reg_n_0_[4] ),
        .I2(\out_d_reg_87_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__10 
       (.I0(\out_d_reg_87_reg_n_0_[2] ),
        .I1(\out_d_reg_87_reg_n_0_[1] ),
        .I2(\out_d_reg_87_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__10 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond2_fu_181_p2),
        .O(tmp2_reg_3440));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__2 
       (.I0(tmp_9_fu_202_p1[14]),
        .O(\ap_CS_fsm[3]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__6 
       (.I0(tmp_9_fu_202_p1[13]),
        .I1(tmp_9_fu_202_p1[12]),
        .I2(tmp_9_fu_202_p1[11]),
        .O(\ap_CS_fsm[3]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__6 
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(tmp_9_fu_202_p1[9]),
        .I2(tmp_9_fu_202_p1[8]),
        .O(\ap_CS_fsm[3]_i_6__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__6 
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(tmp_9_fu_202_p1[6]),
        .I2(tmp_9_fu_202_p1[5]),
        .O(\ap_CS_fsm[3]_i_7__6_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[3]_i_8__2 
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(tmp_9_fu_202_p1[4]),
        .I2(tmp_9_fu_202_p1[3]),
        .O(\ap_CS_fsm[3]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_9__7 
       (.I0(tmp_9_fu_202_p1[0]),
        .I1(tmp_9_fu_202_p1[1]),
        .I2(\out_h_reg_122_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_9__7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(RSTC),
        .I1(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[5]_i_1__8 
       (.I0(exitcond_fu_230_p2),
        .I1(Conv2D_3_array_ce0),
        .O(\ap_CS_fsm[5]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4__1 
       (.I0(out_w_reg_133[15]),
        .O(\ap_CS_fsm[5]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5__1 
       (.I0(out_w_reg_133[14]),
        .I1(out_w_reg_133[13]),
        .I2(out_w_reg_133[12]),
        .O(\ap_CS_fsm[5]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6__1 
       (.I0(out_w_reg_133[11]),
        .I1(out_w_reg_133[10]),
        .I2(out_w_reg_133[9]),
        .O(\ap_CS_fsm[5]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7__1 
       (.I0(out_w_reg_133[8]),
        .I1(out_w_reg_133[7]),
        .I2(out_w_reg_133[6]),
        .O(\ap_CS_fsm[5]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[5]_i_8__0 
       (.I0(out_w_reg_133[3]),
        .I1(out_w_reg_133[5]),
        .I2(out_w_reg_133[4]),
        .O(\ap_CS_fsm[5]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[5]_i_9__2 
       (.I0(out_w_reg_133[1]),
        .I1(out_w_reg_133[2]),
        .I2(out_w_reg_133[0]),
        .O(\ap_CS_fsm[5]_i_9__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__10 
       (.CI(\ap_CS_fsm_reg[2]_i_3__10_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__10_CO_UNCONNECTED [3:2],exitcond3_fu_170_p2,\ap_CS_fsm_reg[2]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__10_n_0 ,\ap_CS_fsm[2]_i_5__10_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__10 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__10_n_0 ,\ap_CS_fsm_reg[2]_i_3__10_n_1 ,\ap_CS_fsm_reg[2]_i_3__10_n_2 ,\ap_CS_fsm_reg[2]_i_3__10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__10_n_0 ,\ap_CS_fsm[2]_i_7__10_n_0 ,\ap_CS_fsm[2]_i_8__11_n_0 ,\ap_CS_fsm[2]_i_9__10_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp2_reg_3440),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__6 
       (.CI(\ap_CS_fsm_reg[3]_i_3__6_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__6_CO_UNCONNECTED [3:2],exitcond2_fu_181_p2,\ap_CS_fsm_reg[3]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__2_n_0 ,\ap_CS_fsm[3]_i_5__6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__6_n_0 ,\ap_CS_fsm_reg[3]_i_3__6_n_1 ,\ap_CS_fsm_reg[3]_i_3__6_n_2 ,\ap_CS_fsm_reg[3]_i_3__6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__6_n_0 ,\ap_CS_fsm[3]_i_7__6_n_0 ,\ap_CS_fsm[3]_i_8__2_n_0 ,\ap_CS_fsm[3]_i_9__7_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Conv2D_3_array_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__8_n_0 ),
        .Q(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__1 
       (.CI(\ap_CS_fsm_reg[5]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__1_CO_UNCONNECTED [3:2],exitcond_fu_230_p2,\ap_CS_fsm_reg[5]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__1_n_0 ,\ap_CS_fsm[5]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__1_n_0 ,\ap_CS_fsm_reg[5]_i_3__1_n_1 ,\ap_CS_fsm_reg[5]_i_3__1_n_2 ,\ap_CS_fsm_reg[5]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6__1_n_0 ,\ap_CS_fsm[5]_i_7__1_n_0 ,\ap_CS_fsm[5]_i_8__0_n_0 ,\ap_CS_fsm[5]_i_9__2_n_0 }));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_up_sampling2d_fix16_fu_652_ap_start_reg_i_1
       (.I0(exitcond3_fu_170_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .I3(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[2]_i_1 
       (.I0(phi_mul2_reg_110[2]),
        .O(next_mul3_fu_160_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[6]_i_2 
       (.I0(phi_mul2_reg_110[4]),
        .O(\next_mul3_reg_313[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[6]_i_3 
       (.I0(phi_mul2_reg_110[3]),
        .O(\next_mul3_reg_313[6]_i_3_n_0 ));
  FDRE \next_mul3_reg_313_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[10]),
        .Q(next_mul3_reg_313[10]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[10]_i_1 
       (.CI(\next_mul3_reg_313_reg[6]_i_1_n_0 ),
        .CO({\next_mul3_reg_313_reg[10]_i_1_n_0 ,\next_mul3_reg_313_reg[10]_i_1_n_1 ,\next_mul3_reg_313_reg[10]_i_1_n_2 ,\next_mul3_reg_313_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_110[10:7]),
        .O(next_mul3_fu_160_p2[10:7]),
        .S(phi_mul2_reg_110[10:7]));
  FDRE \next_mul3_reg_313_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[11]),
        .Q(next_mul3_reg_313[11]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[12]),
        .Q(next_mul3_reg_313[12]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[13]),
        .Q(next_mul3_reg_313[13]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[13]_i_1 
       (.CI(\next_mul3_reg_313_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_313_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul3_reg_313_reg[13]_i_1_n_2 ,\next_mul3_reg_313_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_110[12:11]}),
        .O({\NLW_next_mul3_reg_313_reg[13]_i_1_O_UNCONNECTED [3],next_mul3_fu_160_p2[13:11]}),
        .S({1'b0,phi_mul2_reg_110[13:11]}));
  FDRE \next_mul3_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[2]),
        .Q(next_mul3_reg_313[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[3]),
        .Q(next_mul3_reg_313[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[4]),
        .Q(next_mul3_reg_313[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[5]),
        .Q(next_mul3_reg_313[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[6]),
        .Q(next_mul3_reg_313[6]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_313_reg[6]_i_1_n_0 ,\next_mul3_reg_313_reg[6]_i_1_n_1 ,\next_mul3_reg_313_reg[6]_i_1_n_2 ,\next_mul3_reg_313_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_110[2]),
        .DI(phi_mul2_reg_110[6:3]),
        .O(next_mul3_fu_160_p2[6:3]),
        .S({phi_mul2_reg_110[6:5],\next_mul3_reg_313[6]_i_2_n_0 ,\next_mul3_reg_313[6]_i_3_n_0 }));
  FDRE \next_mul3_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[7]),
        .Q(next_mul3_reg_313[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[8]),
        .Q(next_mul3_reg_313[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[9]),
        .Q(next_mul3_reg_313[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[1]_i_1 
       (.I0(phi_mul_reg_98[1]),
        .O(next_mul_fu_165_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[5]_i_2 
       (.I0(phi_mul_reg_98[3]),
        .O(\next_mul_reg_318[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[5]_i_3 
       (.I0(phi_mul_reg_98[2]),
        .O(\next_mul_reg_318[5]_i_3_n_0 ));
  FDRE \next_mul_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[10]),
        .Q(next_mul_reg_318[10]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[11]),
        .Q(next_mul_reg_318[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[11]_i_1 
       (.CI(\next_mul_reg_318_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_318_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul_reg_318_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_98[10]}),
        .O({\NLW_next_mul_reg_318_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul_fu_165_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul_reg_98[11:10]}));
  FDRE \next_mul_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[1]),
        .Q(next_mul_reg_318[1]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[2]),
        .Q(next_mul_reg_318[2]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[3]),
        .Q(next_mul_reg_318[3]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[4]),
        .Q(next_mul_reg_318[4]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[5]),
        .Q(next_mul_reg_318[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_318_reg[5]_i_1_n_0 ,\next_mul_reg_318_reg[5]_i_1_n_1 ,\next_mul_reg_318_reg[5]_i_1_n_2 ,\next_mul_reg_318_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_98[1]),
        .DI(phi_mul_reg_98[5:2]),
        .O(next_mul_fu_165_p2[5:2]),
        .S({phi_mul_reg_98[5:4],\next_mul_reg_318[5]_i_2_n_0 ,\next_mul_reg_318[5]_i_3_n_0 }));
  FDRE \next_mul_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[6]),
        .Q(next_mul_reg_318[6]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[7]),
        .Q(next_mul_reg_318[7]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[8]),
        .Q(next_mul_reg_318[8]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[9]),
        .Q(next_mul_reg_318[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[9]_i_1 
       (.CI(\next_mul_reg_318_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_318_reg[9]_i_1_n_0 ,\next_mul_reg_318_reg[9]_i_1_n_1 ,\next_mul_reg_318_reg[9]_i_1_n_2 ,\next_mul_reg_318_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_98[9:6]),
        .O(next_mul_fu_165_p2[9:6]),
        .S(phi_mul_reg_98[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_1_reg_326[0]_i_1 
       (.I0(\out_d_reg_87_reg_n_0_[0] ),
        .O(out_d_1_fu_175_p2[0]));
  FDRE \out_d_1_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[0]),
        .Q(out_d_1_reg_326[0]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[10]),
        .Q(out_d_1_reg_326[10]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[11]),
        .Q(out_d_1_reg_326[11]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[12]),
        .Q(out_d_1_reg_326[12]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[12]_i_1 
       (.CI(\out_d_1_reg_326_reg[8]_i_1_n_0 ),
        .CO({\out_d_1_reg_326_reg[12]_i_1_n_0 ,\out_d_1_reg_326_reg[12]_i_1_n_1 ,\out_d_1_reg_326_reg[12]_i_1_n_2 ,\out_d_1_reg_326_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[12:9]),
        .S({\out_d_reg_87_reg_n_0_[12] ,\out_d_reg_87_reg_n_0_[11] ,\out_d_reg_87_reg_n_0_[10] ,\out_d_reg_87_reg_n_0_[9] }));
  FDRE \out_d_1_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[13]),
        .Q(out_d_1_reg_326[13]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[14]),
        .Q(out_d_1_reg_326[14]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[15]),
        .Q(out_d_1_reg_326[15]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[15]_i_1 
       (.CI(\out_d_1_reg_326_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_1_reg_326_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_1_reg_326_reg[15]_i_1_n_2 ,\out_d_1_reg_326_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_1_reg_326_reg[15]_i_1_O_UNCONNECTED [3],out_d_1_fu_175_p2[15:13]}),
        .S({1'b0,\out_d_reg_87_reg_n_0_[15] ,\out_d_reg_87_reg_n_0_[14] ,\out_d_reg_87_reg_n_0_[13] }));
  FDRE \out_d_1_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[1]),
        .Q(out_d_1_reg_326[1]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[2]),
        .Q(out_d_1_reg_326[2]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[3]),
        .Q(out_d_1_reg_326[3]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[4]),
        .Q(out_d_1_reg_326[4]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_1_reg_326_reg[4]_i_1_n_0 ,\out_d_1_reg_326_reg[4]_i_1_n_1 ,\out_d_1_reg_326_reg[4]_i_1_n_2 ,\out_d_1_reg_326_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_87_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[4:1]),
        .S({\out_d_reg_87_reg_n_0_[4] ,\out_d_reg_87_reg_n_0_[3] ,\out_d_reg_87_reg_n_0_[2] ,\out_d_reg_87_reg_n_0_[1] }));
  FDRE \out_d_1_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[5]),
        .Q(out_d_1_reg_326[5]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[6]),
        .Q(out_d_1_reg_326[6]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[7]),
        .Q(out_d_1_reg_326[7]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[8]),
        .Q(out_d_1_reg_326[8]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[8]_i_1 
       (.CI(\out_d_1_reg_326_reg[4]_i_1_n_0 ),
        .CO({\out_d_1_reg_326_reg[8]_i_1_n_0 ,\out_d_1_reg_326_reg[8]_i_1_n_1 ,\out_d_1_reg_326_reg[8]_i_1_n_2 ,\out_d_1_reg_326_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[8:5]),
        .S({\out_d_reg_87_reg_n_0_[8] ,\out_d_reg_87_reg_n_0_[7] ,\out_d_reg_87_reg_n_0_[6] ,\out_d_reg_87_reg_n_0_[5] }));
  FDRE \out_d_1_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[9]),
        .Q(out_d_1_reg_326[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_87[15]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_652_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond2_fu_181_p2),
        .O(out_d_reg_87));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_87[15]_i_2 
       (.I0(exitcond2_fu_181_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[0]),
        .Q(\out_d_reg_87_reg_n_0_[0] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[10]),
        .Q(\out_d_reg_87_reg_n_0_[10] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[11]),
        .Q(\out_d_reg_87_reg_n_0_[11] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[12]),
        .Q(\out_d_reg_87_reg_n_0_[12] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[13]),
        .Q(\out_d_reg_87_reg_n_0_[13] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[14]),
        .Q(\out_d_reg_87_reg_n_0_[14] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[15]),
        .Q(\out_d_reg_87_reg_n_0_[15] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[1]),
        .Q(\out_d_reg_87_reg_n_0_[1] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[2]),
        .Q(\out_d_reg_87_reg_n_0_[2] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[3]),
        .Q(\out_d_reg_87_reg_n_0_[3] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[4]),
        .Q(\out_d_reg_87_reg_n_0_[4] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[5]),
        .Q(\out_d_reg_87_reg_n_0_[5] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[6]),
        .Q(\out_d_reg_87_reg_n_0_[6] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[7]),
        .Q(\out_d_reg_87_reg_n_0_[7] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[8]),
        .Q(\out_d_reg_87_reg_n_0_[8] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[9]),
        .Q(\out_d_reg_87_reg_n_0_[9] ),
        .R(out_d_reg_87));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_1_reg_334[0]_i_1 
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(out_h_1_fu_186_p2[0]));
  FDRE \out_h_1_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[0]),
        .Q(out_h_1_reg_334[0]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[10]),
        .Q(out_h_1_reg_334[10]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[11]),
        .Q(out_h_1_reg_334[11]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[12]),
        .Q(out_h_1_reg_334[12]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[12]_i_1 
       (.CI(\out_h_1_reg_334_reg[8]_i_1_n_0 ),
        .CO({\out_h_1_reg_334_reg[12]_i_1_n_0 ,\out_h_1_reg_334_reg[12]_i_1_n_1 ,\out_h_1_reg_334_reg[12]_i_1_n_2 ,\out_h_1_reg_334_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[12:9]),
        .S(tmp_9_fu_202_p1[11:8]));
  FDRE \out_h_1_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[13]),
        .Q(out_h_1_reg_334[13]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[14]),
        .Q(out_h_1_reg_334[14]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[15]),
        .Q(out_h_1_reg_334[15]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[15]_i_1 
       (.CI(\out_h_1_reg_334_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_1_reg_334_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_1_reg_334_reg[15]_i_1_n_2 ,\out_h_1_reg_334_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_1_reg_334_reg[15]_i_1_O_UNCONNECTED [3],out_h_1_fu_186_p2[15:13]}),
        .S({1'b0,tmp_9_fu_202_p1[14:12]}));
  FDRE \out_h_1_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[1]),
        .Q(out_h_1_reg_334[1]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[2]),
        .Q(out_h_1_reg_334[2]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[3]),
        .Q(out_h_1_reg_334[3]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[4]),
        .Q(out_h_1_reg_334[4]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_1_reg_334_reg[4]_i_1_n_0 ,\out_h_1_reg_334_reg[4]_i_1_n_1 ,\out_h_1_reg_334_reg[4]_i_1_n_2 ,\out_h_1_reg_334_reg[4]_i_1_n_3 }),
        .CYINIT(\out_h_reg_122_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[4:1]),
        .S(tmp_9_fu_202_p1[3:0]));
  FDRE \out_h_1_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[5]),
        .Q(out_h_1_reg_334[5]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[6]),
        .Q(out_h_1_reg_334[6]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[7]),
        .Q(out_h_1_reg_334[7]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[8]),
        .Q(out_h_1_reg_334[8]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[8]_i_1 
       (.CI(\out_h_1_reg_334_reg[4]_i_1_n_0 ),
        .CO({\out_h_1_reg_334_reg[8]_i_1_n_0 ,\out_h_1_reg_334_reg[8]_i_1_n_1 ,\out_h_1_reg_334_reg[8]_i_1_n_2 ,\out_h_1_reg_334_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[8:5]),
        .S(tmp_9_fu_202_p1[7:4]));
  FDRE \out_h_1_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[9]),
        .Q(out_h_1_reg_334[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_122[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .O(out_h_reg_1220));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_122[15]_i_2 
       (.I0(Conv2D_3_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[0]),
        .Q(\out_h_reg_122_reg_n_0_[0] ),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[10]),
        .Q(tmp_9_fu_202_p1[9]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[11]),
        .Q(tmp_9_fu_202_p1[10]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[12]),
        .Q(tmp_9_fu_202_p1[11]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[13]),
        .Q(tmp_9_fu_202_p1[12]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[14]),
        .Q(tmp_9_fu_202_p1[13]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[15]),
        .Q(tmp_9_fu_202_p1[14]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[1]),
        .Q(tmp_9_fu_202_p1[0]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[2]),
        .Q(tmp_9_fu_202_p1[1]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[3]),
        .Q(tmp_9_fu_202_p1[2]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[4]),
        .Q(tmp_9_fu_202_p1[3]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[5]),
        .Q(tmp_9_fu_202_p1[4]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[6]),
        .Q(tmp_9_fu_202_p1[5]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[7]),
        .Q(tmp_9_fu_202_p1[6]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[8]),
        .Q(tmp_9_fu_202_p1[7]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[9]),
        .Q(tmp_9_fu_202_p1[8]),
        .R(out_h_reg_1220));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_1_reg_362[0]_i_1 
       (.I0(out_w_reg_133[0]),
        .O(out_w_1_fu_235_p2[0]));
  FDRE \out_w_1_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[0]),
        .Q(\out_w_1_reg_362_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[10] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[10]),
        .Q(C[9]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[11] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[11]),
        .Q(C[10]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[12] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[12]),
        .Q(C[11]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[12]_i_1 
       (.CI(\out_w_1_reg_362_reg[8]_i_1_n_0 ),
        .CO({\out_w_1_reg_362_reg[12]_i_1_n_0 ,\out_w_1_reg_362_reg[12]_i_1_n_1 ,\out_w_1_reg_362_reg[12]_i_1_n_2 ,\out_w_1_reg_362_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[12:9]),
        .S(out_w_reg_133[12:9]));
  FDRE \out_w_1_reg_362_reg[13] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[13]),
        .Q(\out_w_1_reg_362_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[14] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[14]),
        .Q(\out_w_1_reg_362_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[15] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[15]),
        .Q(\out_w_1_reg_362_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[15]_i_1 
       (.CI(\out_w_1_reg_362_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_1_reg_362_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_1_reg_362_reg[15]_i_1_n_2 ,\out_w_1_reg_362_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_1_reg_362_reg[15]_i_1_O_UNCONNECTED [3],out_w_1_fu_235_p2[15:13]}),
        .S({1'b0,out_w_reg_133[15:13]}));
  FDRE \out_w_1_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[1]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[2]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[3]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[4]),
        .Q(C[3]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_1_reg_362_reg[4]_i_1_n_0 ,\out_w_1_reg_362_reg[4]_i_1_n_1 ,\out_w_1_reg_362_reg[4]_i_1_n_2 ,\out_w_1_reg_362_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_133[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[4:1]),
        .S(out_w_reg_133[4:1]));
  FDRE \out_w_1_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[5]),
        .Q(C[4]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[6]),
        .Q(C[5]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[7]),
        .Q(C[6]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[8] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[8]),
        .Q(C[7]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[8]_i_1 
       (.CI(\out_w_1_reg_362_reg[4]_i_1_n_0 ),
        .CO({\out_w_1_reg_362_reg[8]_i_1_n_0 ,\out_w_1_reg_362_reg[8]_i_1_n_1 ,\out_w_1_reg_362_reg[8]_i_1_n_2 ,\out_w_1_reg_362_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[8:5]),
        .S(out_w_reg_133[8:5]));
  FDRE \out_w_1_reg_362_reg[9] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[9]),
        .Q(C[8]),
        .R(1'b0));
  FDRE \out_w_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[0] ),
        .Q(out_w_reg_133[0]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[9]),
        .Q(out_w_reg_133[10]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[10]),
        .Q(out_w_reg_133[11]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[11]),
        .Q(out_w_reg_133[12]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[13] ),
        .Q(out_w_reg_133[13]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[14] ),
        .Q(out_w_reg_133[14]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[15] ),
        .Q(out_w_reg_133[15]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[0]),
        .Q(out_w_reg_133[1]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[1]),
        .Q(out_w_reg_133[2]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[2]),
        .Q(out_w_reg_133[3]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[3]),
        .Q(out_w_reg_133[4]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[4]),
        .Q(out_w_reg_133[5]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[5]),
        .Q(out_w_reg_133[6]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[6]),
        .Q(out_w_reg_133[7]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[7]),
        .Q(out_w_reg_133[8]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .D(C[8]),
        .Q(out_w_reg_133[9]),
        .R(RSTC));
  FDRE \phi_mul2_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[10]),
        .Q(phi_mul2_reg_110[10]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[11]),
        .Q(phi_mul2_reg_110[11]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[12]),
        .Q(phi_mul2_reg_110[12]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[13]),
        .Q(phi_mul2_reg_110[13]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[2]),
        .Q(phi_mul2_reg_110[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[3]),
        .Q(phi_mul2_reg_110[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[4]),
        .Q(phi_mul2_reg_110[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[5]),
        .Q(phi_mul2_reg_110[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[6]),
        .Q(phi_mul2_reg_110[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[7]),
        .Q(phi_mul2_reg_110[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[8]),
        .Q(phi_mul2_reg_110[8]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[9]),
        .Q(phi_mul2_reg_110[9]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[10]),
        .Q(phi_mul_reg_98[10]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[11]),
        .Q(phi_mul_reg_98[11]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[1]),
        .Q(phi_mul_reg_98[1]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[2]),
        .Q(phi_mul_reg_98[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[3]),
        .Q(phi_mul_reg_98[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[4]),
        .Q(phi_mul_reg_98[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[5]),
        .Q(phi_mul_reg_98[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[6]),
        .Q(phi_mul_reg_98[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[7]),
        .Q(phi_mul_reg_98[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[8]),
        .Q(phi_mul_reg_98[8]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[9]),
        .Q(phi_mul_reg_98[9]),
        .R(out_d_reg_87));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_16__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(WEA[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_1__3
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .I2(input_r_ce0),
        .I3(Q[2]),
        .O(UpSampling2D_1_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[13]),
        .I1(Q[1]),
        .I2(input_r_address0[13]),
        .O(ADDRARDADDR[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[12]),
        .I1(Q[1]),
        .I2(input_r_address0[12]),
        .O(ADDRARDADDR[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[11]),
        .I1(Q[1]),
        .I2(input_r_address0[11]),
        .O(ADDRARDADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[10]),
        .I1(Q[1]),
        .I2(input_r_address0[10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[9]),
        .I1(Q[1]),
        .I2(input_r_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__4
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_1__0
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_1__0
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[5]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_7_i_1__0
       (.I0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[5]_0 [1]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_10_fu_255_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_10_fu_255_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_10_fu_255_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_10_fu_255_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_10_fu_255_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_10_fu_255_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_10_fu_255_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_10_fu_255_p2_P_UNCONNECTED[47:12],Conv2D_3_array_address0}),
        .PATTERNBDETECT(NLW_tmp_10_fu_255_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_10_fu_255_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_10_fu_255_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_10_fu_255_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_10_fu_255_p2_i_1
       (.CI(tmp_10_fu_255_p2_i_2_n_0),
        .CO({NLW_tmp_10_fu_255_p2_i_1_CO_UNCONNECTED[3],tmp_10_fu_255_p2_i_1_n_1,tmp_10_fu_255_p2_i_1_n_2,tmp_10_fu_255_p2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_9_fu_202_p1[10:8]}),
        .O(B[11:8]),
        .S({tmp_10_fu_255_p2_i_4_n_0,tmp_10_fu_255_p2_i_5_n_0,tmp_10_fu_255_p2_i_6_n_0,tmp_10_fu_255_p2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_10
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul_reg_98[5]),
        .O(tmp_10_fu_255_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_11
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul_reg_98[4]),
        .O(tmp_10_fu_255_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_12
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul_reg_98[3]),
        .O(tmp_10_fu_255_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_13
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul_reg_98[2]),
        .O(tmp_10_fu_255_p2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_14
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul_reg_98[1]),
        .O(tmp_10_fu_255_p2_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_10_fu_255_p2_i_15
       (.I0(tmp_9_fu_202_p1[0]),
        .O(tmp_10_fu_255_p2_i_15_n_0));
  CARRY4 tmp_10_fu_255_p2_i_2
       (.CI(tmp_10_fu_255_p2_i_3_n_0),
        .CO({tmp_10_fu_255_p2_i_2_n_0,tmp_10_fu_255_p2_i_2_n_1,tmp_10_fu_255_p2_i_2_n_2,tmp_10_fu_255_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[7:4]),
        .O(B[7:4]),
        .S({tmp_10_fu_255_p2_i_8_n_0,tmp_10_fu_255_p2_i_9_n_0,tmp_10_fu_255_p2_i_10_n_0,tmp_10_fu_255_p2_i_11_n_0}));
  CARRY4 tmp_10_fu_255_p2_i_3
       (.CI(1'b0),
        .CO({tmp_10_fu_255_p2_i_3_n_0,tmp_10_fu_255_p2_i_3_n_1,tmp_10_fu_255_p2_i_3_n_2,tmp_10_fu_255_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[3:0]),
        .O(B[3:0]),
        .S({tmp_10_fu_255_p2_i_12_n_0,tmp_10_fu_255_p2_i_13_n_0,tmp_10_fu_255_p2_i_14_n_0,tmp_10_fu_255_p2_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_4
       (.I0(tmp_9_fu_202_p1[11]),
        .I1(phi_mul_reg_98[11]),
        .O(tmp_10_fu_255_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_5
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(phi_mul_reg_98[10]),
        .O(tmp_10_fu_255_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_6
       (.I0(tmp_9_fu_202_p1[9]),
        .I1(phi_mul_reg_98[9]),
        .O(tmp_10_fu_255_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_7
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul_reg_98[8]),
        .O(tmp_10_fu_255_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_8
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul_reg_98[7]),
        .O(tmp_10_fu_255_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_9
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul_reg_98[6]),
        .O(tmp_10_fu_255_p2_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_13_reg_372_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_13_reg_372_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_7,tmp_13_reg_372_reg_i_3_n_4,tmp_13_reg_372_reg_i_3_n_5,tmp_13_reg_372_reg_i_3_n_6,tmp_13_reg_372_reg_i_3_n_7,tmp_13_reg_372_reg_i_4_n_4,tmp_13_reg_372_reg_i_4_n_5,tmp_13_reg_372_reg_i_4_n_6,tmp_13_reg_372_reg_i_4_n_7,tmp_13_reg_372_reg_i_5_n_4,tmp_13_reg_372_reg_i_5_n_5,tmp_13_reg_372_reg_i_5_n_6,tmp_13_reg_372_reg_i_5_n_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_13_reg_372_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_1_reg_362_reg_n_0_[13] ,C,\out_w_1_reg_362_reg_n_0_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_13_reg_372_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_13_reg_372_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(tmp_13_reg_3720),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_13_reg_372_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_13_reg_372_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_13_reg_372_reg_P_UNCONNECTED[47:14],grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0}),
        .PATTERNBDETECT(NLW_tmp_13_reg_372_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_13_reg_372_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_13_reg_372_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_13_reg_372_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_13_reg_372_reg_i_1
       (.I0(Conv2D_3_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(tmp_13_reg_3720));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_10
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul2_reg_110[9]),
        .O(tmp_13_reg_372_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_11
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul2_reg_110[8]),
        .O(tmp_13_reg_372_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_12
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul2_reg_110[7]),
        .O(tmp_13_reg_372_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_13
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul2_reg_110[6]),
        .O(tmp_13_reg_372_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_14
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul2_reg_110[5]),
        .O(tmp_13_reg_372_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_15
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul2_reg_110[4]),
        .O(tmp_13_reg_372_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_16
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul2_reg_110[3]),
        .O(tmp_13_reg_372_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_17
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul2_reg_110[2]),
        .O(tmp_13_reg_372_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_13_reg_372_reg_i_18
       (.I0(tmp_9_fu_202_p1[0]),
        .O(tmp_13_reg_372_reg_i_18_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_13_reg_372_reg_i_19
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(tmp_13_reg_372_reg_i_19_n_0));
  CARRY4 tmp_13_reg_372_reg_i_2
       (.CI(tmp_13_reg_372_reg_i_3_n_0),
        .CO({NLW_tmp_13_reg_372_reg_i_2_CO_UNCONNECTED[3:1],tmp_13_reg_372_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_9_fu_202_p1[11]}),
        .O({NLW_tmp_13_reg_372_reg_i_2_O_UNCONNECTED[3:2],tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_7}),
        .S({1'b0,1'b0,tmp_13_reg_372_reg_i_6_n_0,tmp_13_reg_372_reg_i_7_n_0}));
  CARRY4 tmp_13_reg_372_reg_i_3
       (.CI(tmp_13_reg_372_reg_i_4_n_0),
        .CO({tmp_13_reg_372_reg_i_3_n_0,tmp_13_reg_372_reg_i_3_n_1,tmp_13_reg_372_reg_i_3_n_2,tmp_13_reg_372_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[10:7]),
        .O({tmp_13_reg_372_reg_i_3_n_4,tmp_13_reg_372_reg_i_3_n_5,tmp_13_reg_372_reg_i_3_n_6,tmp_13_reg_372_reg_i_3_n_7}),
        .S({tmp_13_reg_372_reg_i_8_n_0,tmp_13_reg_372_reg_i_9_n_0,tmp_13_reg_372_reg_i_10_n_0,tmp_13_reg_372_reg_i_11_n_0}));
  CARRY4 tmp_13_reg_372_reg_i_4
       (.CI(tmp_13_reg_372_reg_i_5_n_0),
        .CO({tmp_13_reg_372_reg_i_4_n_0,tmp_13_reg_372_reg_i_4_n_1,tmp_13_reg_372_reg_i_4_n_2,tmp_13_reg_372_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[6:3]),
        .O({tmp_13_reg_372_reg_i_4_n_4,tmp_13_reg_372_reg_i_4_n_5,tmp_13_reg_372_reg_i_4_n_6,tmp_13_reg_372_reg_i_4_n_7}),
        .S({tmp_13_reg_372_reg_i_12_n_0,tmp_13_reg_372_reg_i_13_n_0,tmp_13_reg_372_reg_i_14_n_0,tmp_13_reg_372_reg_i_15_n_0}));
  CARRY4 tmp_13_reg_372_reg_i_5
       (.CI(1'b0),
        .CO({tmp_13_reg_372_reg_i_5_n_0,tmp_13_reg_372_reg_i_5_n_1,tmp_13_reg_372_reg_i_5_n_2,tmp_13_reg_372_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_202_p1[2:0],\out_h_reg_122_reg_n_0_[0] }),
        .O({tmp_13_reg_372_reg_i_5_n_4,tmp_13_reg_372_reg_i_5_n_5,tmp_13_reg_372_reg_i_5_n_6,tmp_13_reg_372_reg_i_5_n_7}),
        .S({tmp_13_reg_372_reg_i_16_n_0,tmp_13_reg_372_reg_i_17_n_0,tmp_13_reg_372_reg_i_18_n_0,tmp_13_reg_372_reg_i_19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_6
       (.I0(tmp_9_fu_202_p1[12]),
        .I1(phi_mul2_reg_110[13]),
        .O(tmp_13_reg_372_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_7
       (.I0(tmp_9_fu_202_p1[11]),
        .I1(phi_mul2_reg_110[12]),
        .O(tmp_13_reg_372_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_8
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(phi_mul2_reg_110[11]),
        .O(tmp_13_reg_372_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_9
       (.I0(tmp_9_fu_202_p1[9]),
        .I1(phi_mul2_reg_110[10]),
        .O(tmp_13_reg_372_reg_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "up_sampling2d_fix16_1" *) 
module design_1_network_0_0_up_sampling2d_fix16_1
   (D,
    UpSampling2D_0_array_ce0,
    WEA,
    ADDRARDADDR,
    Conv2D_2_array_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    Conv2D_2_array_address0,
    Q,
    grp_up_sampling2d_fix16_1_fu_665_ap_start_reg,
    input_r_ce0,
    input_r_address0,
    SR,
    ap_clk);
  output [1:0]D;
  output UpSampling2D_0_array_ce0;
  output [0:0]WEA;
  output [10:0]ADDRARDADDR;
  output Conv2D_2_array_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [8:0]Conv2D_2_array_address0;
  input [2:0]Q;
  input grp_up_sampling2d_fix16_1_fu_665_ap_start_reg;
  input input_r_ce0;
  input [10:0]input_r_address0;
  input [0:0]SR;
  input ap_clk;

  wire [10:0]ADDRARDADDR;
  wire [8:0]B;
  wire [8:0]C;
  wire [8:0]Conv2D_2_array_address0;
  wire Conv2D_2_array_ce0;
  wire [1:0]D;
  wire [2:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire UpSampling2D_0_array_ce0;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_4__11_n_0 ;
  wire \ap_CS_fsm[2]_i_5__11_n_0 ;
  wire \ap_CS_fsm[2]_i_6__11_n_0 ;
  wire \ap_CS_fsm[2]_i_7__11_n_0 ;
  wire \ap_CS_fsm[2]_i_8__7_n_0 ;
  wire \ap_CS_fsm[2]_i_9__11_n_0 ;
  wire \ap_CS_fsm[3]_i_4__3_n_0 ;
  wire \ap_CS_fsm[3]_i_5__7_n_0 ;
  wire \ap_CS_fsm[3]_i_6__7_n_0 ;
  wire \ap_CS_fsm[3]_i_7__7_n_0 ;
  wire \ap_CS_fsm[3]_i_8__3_n_0 ;
  wire \ap_CS_fsm[3]_i_9__2_n_0 ;
  wire \ap_CS_fsm[5]_i_1__9_n_0 ;
  wire \ap_CS_fsm[5]_i_4__2_n_0 ;
  wire \ap_CS_fsm[5]_i_5__2_n_0 ;
  wire \ap_CS_fsm[5]_i_6__2_n_0 ;
  wire \ap_CS_fsm[5]_i_7__2_n_0 ;
  wire \ap_CS_fsm[5]_i_8__1_n_0 ;
  wire \ap_CS_fsm[5]_i_9__1_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__11_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__7_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__7_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__7_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__7_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__7_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire exitcond2_fu_181_p2;
  wire exitcond3_fu_170_p2;
  wire exitcond_fu_230_p2;
  wire [10:0]grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0;
  wire grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0;
  wire grp_up_sampling2d_fix16_1_fu_665_ap_start_reg;
  wire [10:0]input_r_address0;
  wire input_r_ce0;
  wire [10:1]next_mul3_fu_160_p2;
  wire [10:1]next_mul3_reg_313;
  wire \next_mul3_reg_313[5]_i_2_n_0 ;
  wire \next_mul3_reg_313[5]_i_3_n_0 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_3 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_3 ;
  wire [8:0]next_mul_fu_165_p2;
  wire [8:0]next_mul_reg_318;
  wire \next_mul_reg_318[4]_i_2_n_0 ;
  wire \next_mul_reg_318[4]_i_3_n_0 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_0 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_3 ;
  wire \next_mul_reg_318_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[8]_i_1_n_3 ;
  wire [15:0]out_d_1_fu_175_p2;
  wire [15:0]out_d_1_reg_326;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_0 ;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_1 ;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_3 ;
  wire \out_d_1_reg_326_reg[15]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[15]_i_1__0_n_3 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_0 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_1 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_3 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_0 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_1 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_87;
  wire \out_d_reg_87_reg_n_0_[0] ;
  wire \out_d_reg_87_reg_n_0_[10] ;
  wire \out_d_reg_87_reg_n_0_[11] ;
  wire \out_d_reg_87_reg_n_0_[12] ;
  wire \out_d_reg_87_reg_n_0_[13] ;
  wire \out_d_reg_87_reg_n_0_[14] ;
  wire \out_d_reg_87_reg_n_0_[15] ;
  wire \out_d_reg_87_reg_n_0_[1] ;
  wire \out_d_reg_87_reg_n_0_[2] ;
  wire \out_d_reg_87_reg_n_0_[3] ;
  wire \out_d_reg_87_reg_n_0_[4] ;
  wire \out_d_reg_87_reg_n_0_[5] ;
  wire \out_d_reg_87_reg_n_0_[6] ;
  wire \out_d_reg_87_reg_n_0_[7] ;
  wire \out_d_reg_87_reg_n_0_[8] ;
  wire \out_d_reg_87_reg_n_0_[9] ;
  wire [15:0]out_h_1_fu_186_p2;
  wire [15:0]out_h_1_reg_334;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_0 ;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_1 ;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_3 ;
  wire \out_h_1_reg_334_reg[15]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[15]_i_1__0_n_3 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_0 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_1 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_3 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_0 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_1 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_1220;
  wire \out_h_reg_122_reg_n_0_[0] ;
  wire [15:0]out_w_1_fu_235_p2;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_0 ;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_1 ;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg[15]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[15]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_0 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_1 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_0 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_1 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg_n_0_[0] ;
  wire \out_w_1_reg_362_reg_n_0_[10] ;
  wire \out_w_1_reg_362_reg_n_0_[11] ;
  wire \out_w_1_reg_362_reg_n_0_[12] ;
  wire \out_w_1_reg_362_reg_n_0_[13] ;
  wire \out_w_1_reg_362_reg_n_0_[14] ;
  wire \out_w_1_reg_362_reg_n_0_[15] ;
  wire [15:0]out_w_reg_133;
  wire [10:1]phi_mul2_reg_110;
  wire [8:0]phi_mul_reg_98;
  wire tmp2_reg_3440;
  wire tmp_10_reg_3720;
  wire tmp_10_reg_372_reg_i_10_n_0;
  wire tmp_10_reg_372_reg_i_11_n_0;
  wire tmp_10_reg_372_reg_i_12_n_0;
  wire tmp_10_reg_372_reg_i_13_n_0;
  wire tmp_10_reg_372_reg_i_14_n_0;
  wire tmp_10_reg_372_reg_i_15_n_0;
  wire tmp_10_reg_372_reg_i_2_n_2;
  wire tmp_10_reg_372_reg_i_2_n_3;
  wire tmp_10_reg_372_reg_i_2_n_5;
  wire tmp_10_reg_372_reg_i_2_n_6;
  wire tmp_10_reg_372_reg_i_2_n_7;
  wire tmp_10_reg_372_reg_i_3_n_0;
  wire tmp_10_reg_372_reg_i_3_n_1;
  wire tmp_10_reg_372_reg_i_3_n_2;
  wire tmp_10_reg_372_reg_i_3_n_3;
  wire tmp_10_reg_372_reg_i_3_n_4;
  wire tmp_10_reg_372_reg_i_3_n_5;
  wire tmp_10_reg_372_reg_i_3_n_6;
  wire tmp_10_reg_372_reg_i_3_n_7;
  wire tmp_10_reg_372_reg_i_4_n_0;
  wire tmp_10_reg_372_reg_i_4_n_1;
  wire tmp_10_reg_372_reg_i_4_n_2;
  wire tmp_10_reg_372_reg_i_4_n_3;
  wire tmp_10_reg_372_reg_i_4_n_4;
  wire tmp_10_reg_372_reg_i_4_n_5;
  wire tmp_10_reg_372_reg_i_4_n_6;
  wire tmp_10_reg_372_reg_i_4_n_7;
  wire tmp_10_reg_372_reg_i_5_n_0;
  wire tmp_10_reg_372_reg_i_6_n_0;
  wire tmp_10_reg_372_reg_i_7_n_0;
  wire tmp_10_reg_372_reg_i_8_n_0;
  wire tmp_10_reg_372_reg_i_9_n_0;
  wire tmp_5_fu_255_p2_i_10_n_0;
  wire tmp_5_fu_255_p2_i_11_n_0;
  wire tmp_5_fu_255_p2_i_12_n_0;
  wire tmp_5_fu_255_p2_i_2_n_0;
  wire tmp_5_fu_255_p2_i_2_n_1;
  wire tmp_5_fu_255_p2_i_2_n_2;
  wire tmp_5_fu_255_p2_i_2_n_3;
  wire tmp_5_fu_255_p2_i_3_n_0;
  wire tmp_5_fu_255_p2_i_3_n_1;
  wire tmp_5_fu_255_p2_i_3_n_2;
  wire tmp_5_fu_255_p2_i_3_n_3;
  wire tmp_5_fu_255_p2_i_4_n_0;
  wire tmp_5_fu_255_p2_i_5_n_0;
  wire tmp_5_fu_255_p2_i_6_n_0;
  wire tmp_5_fu_255_p2_i_7_n_0;
  wire tmp_5_fu_255_p2_i_8_n_0;
  wire tmp_5_fu_255_p2_i_9_n_0;
  wire [14:0]tmp_9_fu_202_p1;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__11_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__7_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_next_mul3_reg_313_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul3_reg_313_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_318_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_d_1_reg_326_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_1_reg_326_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_1_reg_334_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_1_reg_334_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_1_reg_362_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_1_reg_362_reg[15]_i_1__0_O_UNCONNECTED ;
  wire NLW_tmp_10_reg_372_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_10_reg_372_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_10_reg_372_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_10_reg_372_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_10_reg_372_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_10_reg_372_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_10_reg_372_reg_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_10_reg_372_reg_i_2_O_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_5_fu_255_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_5_fu_255_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_255_p2_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_tmp_5_fu_255_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_5_fu_255_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_255_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_5_fu_255_p2_i_1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond3_fu_170_p2),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(exitcond3_fu_170_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .I2(exitcond2_fu_181_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[1]),
        .I1(exitcond3_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .I2(Conv2D_2_array_ce0),
        .I3(exitcond_fu_230_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__11 
       (.I0(\out_d_reg_87_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__11 
       (.I0(\out_d_reg_87_reg_n_0_[14] ),
        .I1(\out_d_reg_87_reg_n_0_[13] ),
        .I2(\out_d_reg_87_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__11 
       (.I0(\out_d_reg_87_reg_n_0_[11] ),
        .I1(\out_d_reg_87_reg_n_0_[10] ),
        .I2(\out_d_reg_87_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__11 
       (.I0(\out_d_reg_87_reg_n_0_[8] ),
        .I1(\out_d_reg_87_reg_n_0_[7] ),
        .I2(\out_d_reg_87_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__11_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[2]_i_8__7 
       (.I0(\out_d_reg_87_reg_n_0_[3] ),
        .I1(\out_d_reg_87_reg_n_0_[5] ),
        .I2(\out_d_reg_87_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_8__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__11 
       (.I0(\out_d_reg_87_reg_n_0_[2] ),
        .I1(\out_d_reg_87_reg_n_0_[1] ),
        .I2(\out_d_reg_87_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__11 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond2_fu_181_p2),
        .O(tmp2_reg_3440));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__3 
       (.I0(tmp_9_fu_202_p1[14]),
        .O(\ap_CS_fsm[3]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__7 
       (.I0(tmp_9_fu_202_p1[13]),
        .I1(tmp_9_fu_202_p1[12]),
        .I2(tmp_9_fu_202_p1[11]),
        .O(\ap_CS_fsm[3]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__7 
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(tmp_9_fu_202_p1[9]),
        .I2(tmp_9_fu_202_p1[8]),
        .O(\ap_CS_fsm[3]_i_6__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__7 
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(tmp_9_fu_202_p1[6]),
        .I2(tmp_9_fu_202_p1[5]),
        .O(\ap_CS_fsm[3]_i_7__7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_8__3 
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(tmp_9_fu_202_p1[4]),
        .I2(tmp_9_fu_202_p1[3]),
        .O(\ap_CS_fsm[3]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_9__2 
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(tmp_9_fu_202_p1[0]),
        .I2(\out_h_reg_122_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__7 
       (.I0(RSTC),
        .I1(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[5]_i_1__9 
       (.I0(exitcond_fu_230_p2),
        .I1(Conv2D_2_array_ce0),
        .O(\ap_CS_fsm[5]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4__2 
       (.I0(out_w_reg_133[15]),
        .O(\ap_CS_fsm[5]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5__2 
       (.I0(out_w_reg_133[14]),
        .I1(out_w_reg_133[13]),
        .I2(out_w_reg_133[12]),
        .O(\ap_CS_fsm[5]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6__2 
       (.I0(out_w_reg_133[11]),
        .I1(out_w_reg_133[10]),
        .I2(out_w_reg_133[9]),
        .O(\ap_CS_fsm[5]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7__2 
       (.I0(out_w_reg_133[8]),
        .I1(out_w_reg_133[7]),
        .I2(out_w_reg_133[6]),
        .O(\ap_CS_fsm[5]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[5]_i_8__1 
       (.I0(out_w_reg_133[3]),
        .I1(out_w_reg_133[5]),
        .I2(out_w_reg_133[4]),
        .O(\ap_CS_fsm[5]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_9__1 
       (.I0(out_w_reg_133[2]),
        .I1(out_w_reg_133[1]),
        .I2(out_w_reg_133[0]),
        .O(\ap_CS_fsm[5]_i_9__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__11 
       (.CI(\ap_CS_fsm_reg[2]_i_3__11_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__11_CO_UNCONNECTED [3:2],exitcond3_fu_170_p2,\ap_CS_fsm_reg[2]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__11_n_0 ,\ap_CS_fsm[2]_i_5__11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__11 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__11_n_0 ,\ap_CS_fsm_reg[2]_i_3__11_n_1 ,\ap_CS_fsm_reg[2]_i_3__11_n_2 ,\ap_CS_fsm_reg[2]_i_3__11_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__11_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__11_n_0 ,\ap_CS_fsm[2]_i_7__11_n_0 ,\ap_CS_fsm[2]_i_8__7_n_0 ,\ap_CS_fsm[2]_i_9__11_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp2_reg_3440),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__7 
       (.CI(\ap_CS_fsm_reg[3]_i_3__7_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__7_CO_UNCONNECTED [3:2],exitcond2_fu_181_p2,\ap_CS_fsm_reg[3]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__3_n_0 ,\ap_CS_fsm[3]_i_5__7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__7_n_0 ,\ap_CS_fsm_reg[3]_i_3__7_n_1 ,\ap_CS_fsm_reg[3]_i_3__7_n_2 ,\ap_CS_fsm_reg[3]_i_3__7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__7_n_0 ,\ap_CS_fsm[3]_i_7__7_n_0 ,\ap_CS_fsm[3]_i_8__3_n_0 ,\ap_CS_fsm[3]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Conv2D_2_array_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__9_n_0 ),
        .Q(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__2 
       (.CI(\ap_CS_fsm_reg[5]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__2_CO_UNCONNECTED [3:2],exitcond_fu_230_p2,\ap_CS_fsm_reg[5]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__2_n_0 ,\ap_CS_fsm[5]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__2_n_0 ,\ap_CS_fsm_reg[5]_i_3__2_n_1 ,\ap_CS_fsm_reg[5]_i_3__2_n_2 ,\ap_CS_fsm_reg[5]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6__2_n_0 ,\ap_CS_fsm[5]_i_7__2_n_0 ,\ap_CS_fsm[5]_i_8__1_n_0 ,\ap_CS_fsm[5]_i_9__1_n_0 }));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_up_sampling2d_fix16_1_fu_665_ap_start_reg_i_1
       (.I0(exitcond3_fu_170_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .I3(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[1]_i_1 
       (.I0(phi_mul2_reg_110[1]),
        .O(next_mul3_fu_160_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[5]_i_2 
       (.I0(phi_mul2_reg_110[3]),
        .O(\next_mul3_reg_313[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[5]_i_3 
       (.I0(phi_mul2_reg_110[2]),
        .O(\next_mul3_reg_313[5]_i_3_n_0 ));
  FDRE \next_mul3_reg_313_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[10]),
        .Q(next_mul3_reg_313[10]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[10]_i_1__0 
       (.CI(\next_mul3_reg_313_reg[9]_i_1_n_0 ),
        .CO(\NLW_next_mul3_reg_313_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul3_reg_313_reg[10]_i_1__0_O_UNCONNECTED [3:1],next_mul3_fu_160_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul2_reg_110[10]}));
  FDRE \next_mul3_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[1]),
        .Q(next_mul3_reg_313[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[2]),
        .Q(next_mul3_reg_313[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[3]),
        .Q(next_mul3_reg_313[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[4]),
        .Q(next_mul3_reg_313[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[5]),
        .Q(next_mul3_reg_313[5]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_313_reg[5]_i_1_n_0 ,\next_mul3_reg_313_reg[5]_i_1_n_1 ,\next_mul3_reg_313_reg[5]_i_1_n_2 ,\next_mul3_reg_313_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_110[1]),
        .DI(phi_mul2_reg_110[5:2]),
        .O(next_mul3_fu_160_p2[5:2]),
        .S({phi_mul2_reg_110[5:4],\next_mul3_reg_313[5]_i_2_n_0 ,\next_mul3_reg_313[5]_i_3_n_0 }));
  FDRE \next_mul3_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[6]),
        .Q(next_mul3_reg_313[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[7]),
        .Q(next_mul3_reg_313[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[8]),
        .Q(next_mul3_reg_313[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[9]),
        .Q(next_mul3_reg_313[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[9]_i_1 
       (.CI(\next_mul3_reg_313_reg[5]_i_1_n_0 ),
        .CO({\next_mul3_reg_313_reg[9]_i_1_n_0 ,\next_mul3_reg_313_reg[9]_i_1_n_1 ,\next_mul3_reg_313_reg[9]_i_1_n_2 ,\next_mul3_reg_313_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_110[9:6]),
        .O(next_mul3_fu_160_p2[9:6]),
        .S(phi_mul2_reg_110[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[0]_i_1 
       (.I0(phi_mul_reg_98[0]),
        .O(next_mul_fu_165_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[4]_i_2 
       (.I0(phi_mul_reg_98[2]),
        .O(\next_mul_reg_318[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[4]_i_3 
       (.I0(phi_mul_reg_98[1]),
        .O(\next_mul_reg_318[4]_i_3_n_0 ));
  FDRE \next_mul_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[0]),
        .Q(next_mul_reg_318[0]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[1]),
        .Q(next_mul_reg_318[1]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[2]),
        .Q(next_mul_reg_318[2]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[3]),
        .Q(next_mul_reg_318[3]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[4]),
        .Q(next_mul_reg_318[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_318_reg[4]_i_1_n_0 ,\next_mul_reg_318_reg[4]_i_1_n_1 ,\next_mul_reg_318_reg[4]_i_1_n_2 ,\next_mul_reg_318_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_98[0]),
        .DI(phi_mul_reg_98[4:1]),
        .O(next_mul_fu_165_p2[4:1]),
        .S({phi_mul_reg_98[4:3],\next_mul_reg_318[4]_i_2_n_0 ,\next_mul_reg_318[4]_i_3_n_0 }));
  FDRE \next_mul_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[5]),
        .Q(next_mul_reg_318[5]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[6]),
        .Q(next_mul_reg_318[6]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[7]),
        .Q(next_mul_reg_318[7]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[8]),
        .Q(next_mul_reg_318[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[8]_i_1 
       (.CI(\next_mul_reg_318_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_318_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul_reg_318_reg[8]_i_1_n_1 ,\next_mul_reg_318_reg[8]_i_1_n_2 ,\next_mul_reg_318_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_98[7:5]}),
        .O(next_mul_fu_165_p2[8:5]),
        .S(phi_mul_reg_98[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_1_reg_326[0]_i_1__0 
       (.I0(\out_d_reg_87_reg_n_0_[0] ),
        .O(out_d_1_fu_175_p2[0]));
  FDRE \out_d_1_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[0]),
        .Q(out_d_1_reg_326[0]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[10]),
        .Q(out_d_1_reg_326[10]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[11]),
        .Q(out_d_1_reg_326[11]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[12]),
        .Q(out_d_1_reg_326[12]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[12]_i_1__0 
       (.CI(\out_d_1_reg_326_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_1_reg_326_reg[12]_i_1__0_n_0 ,\out_d_1_reg_326_reg[12]_i_1__0_n_1 ,\out_d_1_reg_326_reg[12]_i_1__0_n_2 ,\out_d_1_reg_326_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[12:9]),
        .S({\out_d_reg_87_reg_n_0_[12] ,\out_d_reg_87_reg_n_0_[11] ,\out_d_reg_87_reg_n_0_[10] ,\out_d_reg_87_reg_n_0_[9] }));
  FDRE \out_d_1_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[13]),
        .Q(out_d_1_reg_326[13]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[14]),
        .Q(out_d_1_reg_326[14]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[15]),
        .Q(out_d_1_reg_326[15]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[15]_i_1__0 
       (.CI(\out_d_1_reg_326_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_1_reg_326_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_1_reg_326_reg[15]_i_1__0_n_2 ,\out_d_1_reg_326_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_1_reg_326_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_1_fu_175_p2[15:13]}),
        .S({1'b0,\out_d_reg_87_reg_n_0_[15] ,\out_d_reg_87_reg_n_0_[14] ,\out_d_reg_87_reg_n_0_[13] }));
  FDRE \out_d_1_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[1]),
        .Q(out_d_1_reg_326[1]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[2]),
        .Q(out_d_1_reg_326[2]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[3]),
        .Q(out_d_1_reg_326[3]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[4]),
        .Q(out_d_1_reg_326[4]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_1_reg_326_reg[4]_i_1__0_n_0 ,\out_d_1_reg_326_reg[4]_i_1__0_n_1 ,\out_d_1_reg_326_reg[4]_i_1__0_n_2 ,\out_d_1_reg_326_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_87_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[4:1]),
        .S({\out_d_reg_87_reg_n_0_[4] ,\out_d_reg_87_reg_n_0_[3] ,\out_d_reg_87_reg_n_0_[2] ,\out_d_reg_87_reg_n_0_[1] }));
  FDRE \out_d_1_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[5]),
        .Q(out_d_1_reg_326[5]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[6]),
        .Q(out_d_1_reg_326[6]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[7]),
        .Q(out_d_1_reg_326[7]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[8]),
        .Q(out_d_1_reg_326[8]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[8]_i_1__0 
       (.CI(\out_d_1_reg_326_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_1_reg_326_reg[8]_i_1__0_n_0 ,\out_d_1_reg_326_reg[8]_i_1__0_n_1 ,\out_d_1_reg_326_reg[8]_i_1__0_n_2 ,\out_d_1_reg_326_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[8:5]),
        .S({\out_d_reg_87_reg_n_0_[8] ,\out_d_reg_87_reg_n_0_[7] ,\out_d_reg_87_reg_n_0_[6] ,\out_d_reg_87_reg_n_0_[5] }));
  FDRE \out_d_1_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[9]),
        .Q(out_d_1_reg_326[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_87[15]_i_1__0 
       (.I0(grp_up_sampling2d_fix16_1_fu_665_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond2_fu_181_p2),
        .O(out_d_reg_87));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_87[15]_i_2__0 
       (.I0(exitcond2_fu_181_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[0]),
        .Q(\out_d_reg_87_reg_n_0_[0] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[10]),
        .Q(\out_d_reg_87_reg_n_0_[10] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[11]),
        .Q(\out_d_reg_87_reg_n_0_[11] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[12]),
        .Q(\out_d_reg_87_reg_n_0_[12] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[13]),
        .Q(\out_d_reg_87_reg_n_0_[13] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[14]),
        .Q(\out_d_reg_87_reg_n_0_[14] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[15]),
        .Q(\out_d_reg_87_reg_n_0_[15] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[1]),
        .Q(\out_d_reg_87_reg_n_0_[1] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[2]),
        .Q(\out_d_reg_87_reg_n_0_[2] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[3]),
        .Q(\out_d_reg_87_reg_n_0_[3] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[4]),
        .Q(\out_d_reg_87_reg_n_0_[4] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[5]),
        .Q(\out_d_reg_87_reg_n_0_[5] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[6]),
        .Q(\out_d_reg_87_reg_n_0_[6] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[7]),
        .Q(\out_d_reg_87_reg_n_0_[7] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[8]),
        .Q(\out_d_reg_87_reg_n_0_[8] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[9]),
        .Q(\out_d_reg_87_reg_n_0_[9] ),
        .R(out_d_reg_87));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_1_reg_334[0]_i_1__0 
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(out_h_1_fu_186_p2[0]));
  FDRE \out_h_1_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[0]),
        .Q(out_h_1_reg_334[0]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[10]),
        .Q(out_h_1_reg_334[10]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[11]),
        .Q(out_h_1_reg_334[11]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[12]),
        .Q(out_h_1_reg_334[12]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[12]_i_1__0 
       (.CI(\out_h_1_reg_334_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_1_reg_334_reg[12]_i_1__0_n_0 ,\out_h_1_reg_334_reg[12]_i_1__0_n_1 ,\out_h_1_reg_334_reg[12]_i_1__0_n_2 ,\out_h_1_reg_334_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[12:9]),
        .S(tmp_9_fu_202_p1[11:8]));
  FDRE \out_h_1_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[13]),
        .Q(out_h_1_reg_334[13]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[14]),
        .Q(out_h_1_reg_334[14]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[15]),
        .Q(out_h_1_reg_334[15]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[15]_i_1__0 
       (.CI(\out_h_1_reg_334_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_1_reg_334_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_1_reg_334_reg[15]_i_1__0_n_2 ,\out_h_1_reg_334_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_1_reg_334_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_1_fu_186_p2[15:13]}),
        .S({1'b0,tmp_9_fu_202_p1[14:12]}));
  FDRE \out_h_1_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[1]),
        .Q(out_h_1_reg_334[1]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[2]),
        .Q(out_h_1_reg_334[2]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[3]),
        .Q(out_h_1_reg_334[3]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[4]),
        .Q(out_h_1_reg_334[4]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_1_reg_334_reg[4]_i_1__0_n_0 ,\out_h_1_reg_334_reg[4]_i_1__0_n_1 ,\out_h_1_reg_334_reg[4]_i_1__0_n_2 ,\out_h_1_reg_334_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_h_reg_122_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[4:1]),
        .S(tmp_9_fu_202_p1[3:0]));
  FDRE \out_h_1_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[5]),
        .Q(out_h_1_reg_334[5]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[6]),
        .Q(out_h_1_reg_334[6]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[7]),
        .Q(out_h_1_reg_334[7]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[8]),
        .Q(out_h_1_reg_334[8]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[8]_i_1__0 
       (.CI(\out_h_1_reg_334_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_1_reg_334_reg[8]_i_1__0_n_0 ,\out_h_1_reg_334_reg[8]_i_1__0_n_1 ,\out_h_1_reg_334_reg[8]_i_1__0_n_2 ,\out_h_1_reg_334_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[8:5]),
        .S(tmp_9_fu_202_p1[7:4]));
  FDRE \out_h_1_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[9]),
        .Q(out_h_1_reg_334[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_122[15]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .O(out_h_reg_1220));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_122[15]_i_2__0 
       (.I0(Conv2D_2_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[0]),
        .Q(\out_h_reg_122_reg_n_0_[0] ),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[10]),
        .Q(tmp_9_fu_202_p1[9]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[11]),
        .Q(tmp_9_fu_202_p1[10]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[12]),
        .Q(tmp_9_fu_202_p1[11]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[13]),
        .Q(tmp_9_fu_202_p1[12]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[14]),
        .Q(tmp_9_fu_202_p1[13]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[15]),
        .Q(tmp_9_fu_202_p1[14]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[1]),
        .Q(tmp_9_fu_202_p1[0]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[2]),
        .Q(tmp_9_fu_202_p1[1]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[3]),
        .Q(tmp_9_fu_202_p1[2]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[4]),
        .Q(tmp_9_fu_202_p1[3]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[5]),
        .Q(tmp_9_fu_202_p1[4]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[6]),
        .Q(tmp_9_fu_202_p1[5]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[7]),
        .Q(tmp_9_fu_202_p1[6]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[8]),
        .Q(tmp_9_fu_202_p1[7]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[9]),
        .Q(tmp_9_fu_202_p1[8]),
        .R(out_h_reg_1220));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_1_reg_362[0]_i_1__0 
       (.I0(out_w_reg_133[0]),
        .O(out_w_1_fu_235_p2[0]));
  FDRE \out_w_1_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[0]),
        .Q(\out_w_1_reg_362_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[10] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[10]),
        .Q(\out_w_1_reg_362_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[11] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[11]),
        .Q(\out_w_1_reg_362_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[12] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[12]),
        .Q(\out_w_1_reg_362_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[12]_i_1__0 
       (.CI(\out_w_1_reg_362_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_1_reg_362_reg[12]_i_1__0_n_0 ,\out_w_1_reg_362_reg[12]_i_1__0_n_1 ,\out_w_1_reg_362_reg[12]_i_1__0_n_2 ,\out_w_1_reg_362_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[12:9]),
        .S(out_w_reg_133[12:9]));
  FDRE \out_w_1_reg_362_reg[13] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[13]),
        .Q(\out_w_1_reg_362_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[14] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[14]),
        .Q(\out_w_1_reg_362_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[15] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[15]),
        .Q(\out_w_1_reg_362_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[15]_i_1__0 
       (.CI(\out_w_1_reg_362_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_1_reg_362_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_1_reg_362_reg[15]_i_1__0_n_2 ,\out_w_1_reg_362_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_1_reg_362_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_1_fu_235_p2[15:13]}),
        .S({1'b0,out_w_reg_133[15:13]}));
  FDRE \out_w_1_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[1]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[2]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[3]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[4]),
        .Q(C[3]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_1_reg_362_reg[4]_i_1__0_n_0 ,\out_w_1_reg_362_reg[4]_i_1__0_n_1 ,\out_w_1_reg_362_reg[4]_i_1__0_n_2 ,\out_w_1_reg_362_reg[4]_i_1__0_n_3 }),
        .CYINIT(out_w_reg_133[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[4:1]),
        .S(out_w_reg_133[4:1]));
  FDRE \out_w_1_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[5]),
        .Q(C[4]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[6]),
        .Q(C[5]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[7]),
        .Q(C[6]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[8] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[8]),
        .Q(C[7]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[8]_i_1__0 
       (.CI(\out_w_1_reg_362_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_1_reg_362_reg[8]_i_1__0_n_0 ,\out_w_1_reg_362_reg[8]_i_1__0_n_1 ,\out_w_1_reg_362_reg[8]_i_1__0_n_2 ,\out_w_1_reg_362_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[8:5]),
        .S(out_w_reg_133[8:5]));
  FDRE \out_w_1_reg_362_reg[9] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[9]),
        .Q(C[8]),
        .R(1'b0));
  FDRE \out_w_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[0] ),
        .Q(out_w_reg_133[0]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[10] ),
        .Q(out_w_reg_133[10]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[11] ),
        .Q(out_w_reg_133[11]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[12] ),
        .Q(out_w_reg_133[12]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[13] ),
        .Q(out_w_reg_133[13]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[14] ),
        .Q(out_w_reg_133[14]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[15] ),
        .Q(out_w_reg_133[15]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[0]),
        .Q(out_w_reg_133[1]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[1]),
        .Q(out_w_reg_133[2]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[2]),
        .Q(out_w_reg_133[3]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[3]),
        .Q(out_w_reg_133[4]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[4]),
        .Q(out_w_reg_133[5]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[5]),
        .Q(out_w_reg_133[6]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[6]),
        .Q(out_w_reg_133[7]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[7]),
        .Q(out_w_reg_133[8]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .D(C[8]),
        .Q(out_w_reg_133[9]),
        .R(RSTC));
  FDRE \phi_mul2_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[10]),
        .Q(phi_mul2_reg_110[10]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[1]),
        .Q(phi_mul2_reg_110[1]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[2]),
        .Q(phi_mul2_reg_110[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[3]),
        .Q(phi_mul2_reg_110[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[4]),
        .Q(phi_mul2_reg_110[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[5]),
        .Q(phi_mul2_reg_110[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[6]),
        .Q(phi_mul2_reg_110[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[7]),
        .Q(phi_mul2_reg_110[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[8]),
        .Q(phi_mul2_reg_110[8]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[9]),
        .Q(phi_mul2_reg_110[9]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[0]),
        .Q(phi_mul_reg_98[0]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[1]),
        .Q(phi_mul_reg_98[1]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[2]),
        .Q(phi_mul_reg_98[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[3]),
        .Q(phi_mul_reg_98[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[4]),
        .Q(phi_mul_reg_98[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[5]),
        .Q(phi_mul_reg_98[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[6]),
        .Q(phi_mul_reg_98[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[7]),
        .Q(phi_mul_reg_98[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[8]),
        .Q(phi_mul_reg_98[8]),
        .R(out_d_reg_87));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__6
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__6
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .I1(Q[1]),
        .O(WEA));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_1__7
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .I1(Q[1]),
        .I2(input_r_ce0),
        .I3(Q[2]),
        .O(UpSampling2D_0_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[10]),
        .I1(Q[1]),
        .I2(input_r_address0[10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[9]),
        .I1(Q[1]),
        .I2(input_r_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__8
       (.I0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(ADDRARDADDR[3]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_10_reg_372_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_10_reg_372_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_6,tmp_10_reg_372_reg_i_2_n_7,tmp_10_reg_372_reg_i_3_n_4,tmp_10_reg_372_reg_i_3_n_5,tmp_10_reg_372_reg_i_3_n_6,tmp_10_reg_372_reg_i_3_n_7,tmp_10_reg_372_reg_i_4_n_4,tmp_10_reg_372_reg_i_4_n_5,tmp_10_reg_372_reg_i_4_n_6,tmp_10_reg_372_reg_i_4_n_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_10_reg_372_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_1_reg_362_reg_n_0_[10] ,C,\out_w_1_reg_362_reg_n_0_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_10_reg_372_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_10_reg_372_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(tmp_10_reg_3720),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_10_reg_372_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_10_reg_372_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_10_reg_372_reg_P_UNCONNECTED[47:11],grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0}),
        .PATTERNBDETECT(NLW_tmp_10_reg_372_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_10_reg_372_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_10_reg_372_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_10_reg_372_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_10_reg_372_reg_i_1
       (.I0(Conv2D_2_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(tmp_10_reg_3720));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_10
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul2_reg_110[5]),
        .O(tmp_10_reg_372_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_11
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul2_reg_110[4]),
        .O(tmp_10_reg_372_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_12
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul2_reg_110[3]),
        .O(tmp_10_reg_372_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_13
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul2_reg_110[2]),
        .O(tmp_10_reg_372_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_14
       (.I0(tmp_9_fu_202_p1[0]),
        .I1(phi_mul2_reg_110[1]),
        .O(tmp_10_reg_372_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_10_reg_372_reg_i_15
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(tmp_10_reg_372_reg_i_15_n_0));
  CARRY4 tmp_10_reg_372_reg_i_2
       (.CI(tmp_10_reg_372_reg_i_3_n_0),
        .CO({NLW_tmp_10_reg_372_reg_i_2_CO_UNCONNECTED[3:2],tmp_10_reg_372_reg_i_2_n_2,tmp_10_reg_372_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_9_fu_202_p1[8:7]}),
        .O({NLW_tmp_10_reg_372_reg_i_2_O_UNCONNECTED[3],tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_6,tmp_10_reg_372_reg_i_2_n_7}),
        .S({1'b0,tmp_10_reg_372_reg_i_5_n_0,tmp_10_reg_372_reg_i_6_n_0,tmp_10_reg_372_reg_i_7_n_0}));
  CARRY4 tmp_10_reg_372_reg_i_3
       (.CI(tmp_10_reg_372_reg_i_4_n_0),
        .CO({tmp_10_reg_372_reg_i_3_n_0,tmp_10_reg_372_reg_i_3_n_1,tmp_10_reg_372_reg_i_3_n_2,tmp_10_reg_372_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[6:3]),
        .O({tmp_10_reg_372_reg_i_3_n_4,tmp_10_reg_372_reg_i_3_n_5,tmp_10_reg_372_reg_i_3_n_6,tmp_10_reg_372_reg_i_3_n_7}),
        .S({tmp_10_reg_372_reg_i_8_n_0,tmp_10_reg_372_reg_i_9_n_0,tmp_10_reg_372_reg_i_10_n_0,tmp_10_reg_372_reg_i_11_n_0}));
  CARRY4 tmp_10_reg_372_reg_i_4
       (.CI(1'b0),
        .CO({tmp_10_reg_372_reg_i_4_n_0,tmp_10_reg_372_reg_i_4_n_1,tmp_10_reg_372_reg_i_4_n_2,tmp_10_reg_372_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_202_p1[2:0],\out_h_reg_122_reg_n_0_[0] }),
        .O({tmp_10_reg_372_reg_i_4_n_4,tmp_10_reg_372_reg_i_4_n_5,tmp_10_reg_372_reg_i_4_n_6,tmp_10_reg_372_reg_i_4_n_7}),
        .S({tmp_10_reg_372_reg_i_12_n_0,tmp_10_reg_372_reg_i_13_n_0,tmp_10_reg_372_reg_i_14_n_0,tmp_10_reg_372_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_5
       (.I0(tmp_9_fu_202_p1[9]),
        .I1(phi_mul2_reg_110[10]),
        .O(tmp_10_reg_372_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_6
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul2_reg_110[9]),
        .O(tmp_10_reg_372_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_7
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul2_reg_110[8]),
        .O(tmp_10_reg_372_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_8
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul2_reg_110[7]),
        .O(tmp_10_reg_372_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_9
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul2_reg_110[6]),
        .O(tmp_10_reg_372_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_5_fu_255_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_5_fu_255_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_5_fu_255_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_5_fu_255_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_5_fu_255_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_5_fu_255_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_5_fu_255_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_5_fu_255_p2_P_UNCONNECTED[47:9],Conv2D_2_array_address0}),
        .PATTERNBDETECT(NLW_tmp_5_fu_255_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_5_fu_255_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_5_fu_255_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_5_fu_255_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_5_fu_255_p2_i_1
       (.CI(tmp_5_fu_255_p2_i_2_n_0),
        .CO(NLW_tmp_5_fu_255_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_5_fu_255_p2_i_1_O_UNCONNECTED[3:1],B[8]}),
        .S({1'b0,1'b0,1'b0,tmp_5_fu_255_p2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_10
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul_reg_98[2]),
        .O(tmp_5_fu_255_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_11
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul_reg_98[1]),
        .O(tmp_5_fu_255_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_12
       (.I0(tmp_9_fu_202_p1[0]),
        .I1(phi_mul_reg_98[0]),
        .O(tmp_5_fu_255_p2_i_12_n_0));
  CARRY4 tmp_5_fu_255_p2_i_2
       (.CI(tmp_5_fu_255_p2_i_3_n_0),
        .CO({tmp_5_fu_255_p2_i_2_n_0,tmp_5_fu_255_p2_i_2_n_1,tmp_5_fu_255_p2_i_2_n_2,tmp_5_fu_255_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[7:4]),
        .O(B[7:4]),
        .S({tmp_5_fu_255_p2_i_5_n_0,tmp_5_fu_255_p2_i_6_n_0,tmp_5_fu_255_p2_i_7_n_0,tmp_5_fu_255_p2_i_8_n_0}));
  CARRY4 tmp_5_fu_255_p2_i_3
       (.CI(1'b0),
        .CO({tmp_5_fu_255_p2_i_3_n_0,tmp_5_fu_255_p2_i_3_n_1,tmp_5_fu_255_p2_i_3_n_2,tmp_5_fu_255_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[3:0]),
        .O(B[3:0]),
        .S({tmp_5_fu_255_p2_i_9_n_0,tmp_5_fu_255_p2_i_10_n_0,tmp_5_fu_255_p2_i_11_n_0,tmp_5_fu_255_p2_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_4
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul_reg_98[8]),
        .O(tmp_5_fu_255_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_5
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul_reg_98[7]),
        .O(tmp_5_fu_255_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_6
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul_reg_98[6]),
        .O(tmp_5_fu_255_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_7
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul_reg_98[5]),
        .O(tmp_5_fu_255_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_8
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul_reg_98[4]),
        .O(tmp_5_fu_255_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_9
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul_reg_98[3]),
        .O(tmp_5_fu_255_p2_i_9_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
