{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449092463043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449092463043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 16:41:02 2015 " "Processing started: Wed Dec 02 16:41:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449092463043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449092463043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449092463043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449092463386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller/PS2_Controller.v" "" { Text "W:/project/PS2_Controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller/Altera_UP_PS2_Data_In.v" "" { Text "W:/project/PS2_Controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller/Altera_UP_PS2_Command_Out.v" "" { Text "W:/project/PS2_Controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequence_datapath.v(27) " "Verilog HDL information at sequence_datapath.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092470641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_datapath.v 10 10 " "Found 10 design units, including 10 entities, in source file sequence_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_datapath " "Found entity 1: sequence_datapath" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequenceReg " "Found entity 2: sequenceReg" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "3 readOut3bit " "Found entity 3: readOut3bit" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "4 generateRandoms " "Found entity 4: generateRandoms" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftReg " "Found entity 5: shiftReg" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder7segment " "Found entity 6: decoder7segment" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "7 lfsr_6bit " "Found entity 7: lfsr_6bit" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "8 randomGenerate " "Found entity 8: randomGenerate" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux2to1 " "Found entity 9: mux2to1" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux5to1 " "Found entity 10: mux5to1" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter15bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter15bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter15Bit " "Found entity 1: counter15Bit" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataPath.v(201) " "Verilog HDL information at dataPath.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataPath.v(232) " "Verilog HDL information at dataPath.v(232): always construct contains both blocking and non-blocking assignments" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 232 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "black Black dataPath.v(223) " "Verilog HDL Declaration information at dataPath.v(223): object \"black\" differs only in case from object \"Black\" in the same scope" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 10 10 " "Found 10 design units, including 10 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiStorage8Bit " "Found entity 2: multiStorage8Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiStorage7Bit " "Found entity 3: multiStorage7Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter4Bit " "Found entity 4: counter4Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter4Bit_sp " "Found entity 5: counter4Bit_sp" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg8Bit " "Found entity 6: reg8Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "7 reg7Bit " "Found entity 7: reg7Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "8 reg3Bit " "Found entity 8: reg3Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux5to1_3Bit " "Found entity 9: mux5to1_3Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux6to1_3Bit " "Found entity 10: mux6to1_3Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(216) " "Verilog HDL warning at controlPath.v(216): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 216 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(241) " "Verilog HDL warning at controlPath.v(241): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(265) " "Verilog HDL warning at controlPath.v(265): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(280) " "Verilog HDL warning at controlPath.v(280): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 280 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(289) " "Verilog HDL warning at controlPath.v(289): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(313) " "Verilog HDL warning at controlPath.v(313): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 313 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(328) " "Verilog HDL warning at controlPath.v(328): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(337) " "Verilog HDL warning at controlPath.v(337): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(352) " "Verilog HDL warning at controlPath.v(352): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 352 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(361) " "Verilog HDL warning at controlPath.v(361): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 361 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(376) " "Verilog HDL warning at controlPath.v(376): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(385) " "Verilog HDL warning at controlPath.v(385): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(400) " "Verilog HDL warning at controlPath.v(400): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(409) " "Verilog HDL warning at controlPath.v(409): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(433) " "Verilog HDL warning at controlPath.v(433): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 433 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(457) " "Verilog HDL warning at controlPath.v(457): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 457 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(471) " "Verilog HDL warning at controlPath.v(471): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 471 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(481) " "Verilog HDL warning at controlPath.v(481): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 481 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(497) " "Verilog HDL warning at controlPath.v(497): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 497 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(531) " "Verilog HDL warning at controlPath.v(531): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 531 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(550) " "Verilog HDL warning at controlPath.v(550): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 550 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(571) " "Verilog HDL warning at controlPath.v(571): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 571 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(586) " "Verilog HDL warning at controlPath.v(586): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 586 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(596) " "Verilog HDL warning at controlPath.v(596): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 596 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(623) " "Verilog HDL warning at controlPath.v(623): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 623 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(637) " "Verilog HDL warning at controlPath.v(637): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(639) " "Verilog HDL warning at controlPath.v(639): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 639 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(647) " "Verilog HDL warning at controlPath.v(647): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 647 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(661) " "Verilog HDL warning at controlPath.v(661): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 661 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(663) " "Verilog HDL warning at controlPath.v(663): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 663 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(671) " "Verilog HDL warning at controlPath.v(671): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 671 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(685) " "Verilog HDL warning at controlPath.v(685): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 685 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(687) " "Verilog HDL warning at controlPath.v(687): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 687 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(695) " "Verilog HDL warning at controlPath.v(695): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 695 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.v 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlPath " "Found entity 1: controlPath" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill.v 1 1 " "Found 1 design units, including 1 entities, in source file fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "fill.v" "" { Text "W:/project/fill.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamescreen.v 1 1 " "Found 1 design units, including 1 entities, in source file gamescreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamescreen " "Found entity 1: gamescreen" {  } { { "gamescreen.v" "" { Text "W:/project/gamescreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixelratedivider.v(17) " "Verilog HDL information at pixelratedivider.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelratedivider.v 5 5 " "Found 5 design units, including 5 entities, in source file pixelratedivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelRateDivider " "Found entity 1: pixelRateDivider" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkCounter " "Found entity 2: clkCounter" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""} { "Info" "ISGN_ENTITY_NAME" "3 counterToFive " "Found entity 3: counterToFive" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""} { "Info" "ISGN_ENTITY_NAME" "4 checkLight " "Found entity 4: checkLight" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""} { "Info" "ISGN_ENTITY_NAME" "5 hexDisplay " "Found entity 5: hexDisplay" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file aluaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluAddress " "Found entity 1: aluAddress" {  } { { "aluAddress.v" "" { Text "W:/project/aluAddress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 startscreen " "Found entity 1: startscreen" {  } { { "startscreen.v" "" { Text "W:/project/startscreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.v 1 1 " "Found 1 design units, including 1 entities, in source file win.v" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.v" "" { Text "W:/project/win.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lose.v 1 1 " "Found 1 design units, including 1 entities, in source file lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 lose " "Found entity 1: lose" {  } { { "lose.v" "" { Text "W:/project/lose.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inputdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputDecoder " "Found entity 1: inputDecoder" {  } { { "inputDecoder.v" "" { Text "W:/project/inputDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifyans.v 1 1 " "Found 1 design units, including 1 entities, in source file verifyans.v" { { "Info" "ISGN_ENTITY_NAME" "1 verifyAns " "Found entity 1: verifyAns" {  } { { "verifyAns.v" "" { Text "W:/project/verifyAns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092470704 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2color fill.v(106) " "Verilog HDL Implicit Net warning at fill.v(106): created implicit net for \"sel2color\"" {  } { { "fill.v" "" { Text "W:/project/fill.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092470704 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "level pixelratedivider.v(19) " "Verilog HDL error at pixelratedivider.v(19): object \"level\" is not declared" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "level pixelratedivider.v(21) " "Verilog HDL error at pixelratedivider.v(21): object \"level\" is not declared" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "level pixelratedivider.v(23) " "Verilog HDL error at pixelratedivider.v(23): object \"level\" is not declared" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "level pixelratedivider.v(25) " "Verilog HDL error at pixelratedivider.v(25): object \"level\" is not declared" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "level pixelratedivider.v(27) " "Verilog HDL error at pixelratedivider.v(27): object \"level\" is not declared" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "level pixelratedivider.v(37) " "Verilog HDL error at pixelratedivider.v(37): object \"level\" is not declared" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out pixelratedivider.v(38) " "Verilog HDL Procedural Assignment error at pixelratedivider.v(38): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out pixelratedivider.v(39) " "Verilog HDL Procedural Assignment error at pixelratedivider.v(39): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out pixelratedivider.v(40) " "Verilog HDL Procedural Assignment error at pixelratedivider.v(40): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out pixelratedivider.v(41) " "Verilog HDL Procedural Assignment error at pixelratedivider.v(41): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out pixelratedivider.v(42) " "Verilog HDL Procedural Assignment error at pixelratedivider.v(42): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out pixelratedivider.v(43) " "Verilog HDL Procedural Assignment error at pixelratedivider.v(43): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1449092470719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/project/output_files/memory_game.map.smsg " "Generated suppressed messages file W:/project/output_files/memory_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449092470766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449092470875 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 02 16:41:10 2015 " "Processing ended: Wed Dec 02 16:41:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449092470875 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449092470875 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449092470875 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449092470875 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus II Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449092471562 ""}
