
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ed8  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d74  080070a0  080070a0  000080a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e14  08007e14  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e14  08007e14  00008e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e1c  08007e1c  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e1c  08007e1c  00008e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e20  08007e20  00008e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007e24  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000010  08007e30  00009010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08007e30  000090fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb9f  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c98  00000000  00000000  00017bdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  0001a878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000090d  00000000  00000000  0001b470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002604d  00000000  00000000  0001bd7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011620  00000000  00000000  00041dca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6eb0  00000000  00000000  000533ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a29a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ecc  00000000  00000000  0013a2e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0013d1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000010 	.word	0x20000010
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08007088 	.word	0x08007088

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000014 	.word	0x20000014
 8000204:	08007088 	.word	0x08007088

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b988 	b.w	8000530 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	468e      	mov	lr, r1
 8000240:	4604      	mov	r4, r0
 8000242:	4688      	mov	r8, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14a      	bne.n	80002de <__udivmoddi4+0xa6>
 8000248:	428a      	cmp	r2, r1
 800024a:	4617      	mov	r7, r2
 800024c:	d962      	bls.n	8000314 <__udivmoddi4+0xdc>
 800024e:	fab2 f682 	clz	r6, r2
 8000252:	b14e      	cbz	r6, 8000268 <__udivmoddi4+0x30>
 8000254:	f1c6 0320 	rsb	r3, r6, #32
 8000258:	fa01 f806 	lsl.w	r8, r1, r6
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	40b7      	lsls	r7, r6
 8000262:	ea43 0808 	orr.w	r8, r3, r8
 8000266:	40b4      	lsls	r4, r6
 8000268:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026c:	fa1f fc87 	uxth.w	ip, r7
 8000270:	fbb8 f1fe 	udiv	r1, r8, lr
 8000274:	0c23      	lsrs	r3, r4, #16
 8000276:	fb0e 8811 	mls	r8, lr, r1, r8
 800027a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027e:	fb01 f20c 	mul.w	r2, r1, ip
 8000282:	429a      	cmp	r2, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x62>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f101 30ff 	add.w	r0, r1, #4294967295
 800028c:	f080 80ea 	bcs.w	8000464 <__udivmoddi4+0x22c>
 8000290:	429a      	cmp	r2, r3
 8000292:	f240 80e7 	bls.w	8000464 <__udivmoddi4+0x22c>
 8000296:	3902      	subs	r1, #2
 8000298:	443b      	add	r3, r7
 800029a:	1a9a      	subs	r2, r3, r2
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb2 f0fe 	udiv	r0, r2, lr
 80002a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ae:	459c      	cmp	ip, r3
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0x8e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b8:	f080 80d6 	bcs.w	8000468 <__udivmoddi4+0x230>
 80002bc:	459c      	cmp	ip, r3
 80002be:	f240 80d3 	bls.w	8000468 <__udivmoddi4+0x230>
 80002c2:	443b      	add	r3, r7
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ca:	eba3 030c 	sub.w	r3, r3, ip
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa2>
 80002d2:	40f3      	lsrs	r3, r6
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xb6>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb0>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa2>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x14c>
 80002f6:	4573      	cmp	r3, lr
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xc8>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 8105 	bhi.w	800050a <__udivmoddi4+0x2d2>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb6e 0203 	sbc.w	r2, lr, r3
 8000306:	2001      	movs	r0, #1
 8000308:	4690      	mov	r8, r2
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e5      	beq.n	80002da <__udivmoddi4+0xa2>
 800030e:	e9c5 4800 	strd	r4, r8, [r5]
 8000312:	e7e2      	b.n	80002da <__udivmoddi4+0xa2>
 8000314:	2a00      	cmp	r2, #0
 8000316:	f000 8090 	beq.w	800043a <__udivmoddi4+0x202>
 800031a:	fab2 f682 	clz	r6, r2
 800031e:	2e00      	cmp	r6, #0
 8000320:	f040 80a4 	bne.w	800046c <__udivmoddi4+0x234>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	0c03      	lsrs	r3, r0, #16
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	b280      	uxth	r0, r0
 800032e:	b2bc      	uxth	r4, r7
 8000330:	2101      	movs	r1, #1
 8000332:	fbb2 fcfe 	udiv	ip, r2, lr
 8000336:	fb0e 221c 	mls	r2, lr, ip, r2
 800033a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033e:	fb04 f20c 	mul.w	r2, r4, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d907      	bls.n	8000356 <__udivmoddi4+0x11e>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f10c 38ff 	add.w	r8, ip, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x11c>
 800034e:	429a      	cmp	r2, r3
 8000350:	f200 80e0 	bhi.w	8000514 <__udivmoddi4+0x2dc>
 8000354:	46c4      	mov	ip, r8
 8000356:	1a9b      	subs	r3, r3, r2
 8000358:	fbb3 f2fe 	udiv	r2, r3, lr
 800035c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000360:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000364:	fb02 f404 	mul.w	r4, r2, r4
 8000368:	429c      	cmp	r4, r3
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x144>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x142>
 8000374:	429c      	cmp	r4, r3
 8000376:	f200 80ca 	bhi.w	800050e <__udivmoddi4+0x2d6>
 800037a:	4602      	mov	r2, r0
 800037c:	1b1b      	subs	r3, r3, r4
 800037e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x98>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa0e f401 	lsl.w	r4, lr, r1
 8000394:	fa20 f306 	lsr.w	r3, r0, r6
 8000398:	fa2e fe06 	lsr.w	lr, lr, r6
 800039c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	fa1f fc87 	uxth.w	ip, r7
 80003aa:	fbbe f0f9 	udiv	r0, lr, r9
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003bc:	45a6      	cmp	lr, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1a0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ca:	f080 809c 	bcs.w	8000506 <__udivmoddi4+0x2ce>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f240 8099 	bls.w	8000506 <__udivmoddi4+0x2ce>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	fa1f fe83 	uxth.w	lr, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f0:	45a4      	cmp	ip, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1ce>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003fa:	f080 8082 	bcs.w	8000502 <__udivmoddi4+0x2ca>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d97f      	bls.n	8000502 <__udivmoddi4+0x2ca>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000412:	4564      	cmp	r4, ip
 8000414:	4673      	mov	r3, lr
 8000416:	46e1      	mov	r9, ip
 8000418:	d362      	bcc.n	80004e0 <__udivmoddi4+0x2a8>
 800041a:	d05f      	beq.n	80004dc <__udivmoddi4+0x2a4>
 800041c:	b15d      	cbz	r5, 8000436 <__udivmoddi4+0x1fe>
 800041e:	ebb8 0203 	subs.w	r2, r8, r3
 8000422:	eb64 0409 	sbc.w	r4, r4, r9
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	fa22 f301 	lsr.w	r3, r2, r1
 800042e:	431e      	orrs	r6, r3
 8000430:	40cc      	lsrs	r4, r1
 8000432:	e9c5 6400 	strd	r6, r4, [r5]
 8000436:	2100      	movs	r1, #0
 8000438:	e74f      	b.n	80002da <__udivmoddi4+0xa2>
 800043a:	fbb1 fcf2 	udiv	ip, r1, r2
 800043e:	0c01      	lsrs	r1, r0, #16
 8000440:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000444:	b280      	uxth	r0, r0
 8000446:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800044a:	463b      	mov	r3, r7
 800044c:	4638      	mov	r0, r7
 800044e:	463c      	mov	r4, r7
 8000450:	46b8      	mov	r8, r7
 8000452:	46be      	mov	lr, r7
 8000454:	2620      	movs	r6, #32
 8000456:	fbb1 f1f7 	udiv	r1, r1, r7
 800045a:	eba2 0208 	sub.w	r2, r2, r8
 800045e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000462:	e766      	b.n	8000332 <__udivmoddi4+0xfa>
 8000464:	4601      	mov	r1, r0
 8000466:	e718      	b.n	800029a <__udivmoddi4+0x62>
 8000468:	4610      	mov	r0, r2
 800046a:	e72c      	b.n	80002c6 <__udivmoddi4+0x8e>
 800046c:	f1c6 0220 	rsb	r2, r6, #32
 8000470:	fa2e f302 	lsr.w	r3, lr, r2
 8000474:	40b7      	lsls	r7, r6
 8000476:	40b1      	lsls	r1, r6
 8000478:	fa20 f202 	lsr.w	r2, r0, r2
 800047c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000480:	430a      	orrs	r2, r1
 8000482:	fbb3 f8fe 	udiv	r8, r3, lr
 8000486:	b2bc      	uxth	r4, r7
 8000488:	fb0e 3318 	mls	r3, lr, r8, r3
 800048c:	0c11      	lsrs	r1, r2, #16
 800048e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000492:	fb08 f904 	mul.w	r9, r8, r4
 8000496:	40b0      	lsls	r0, r6
 8000498:	4589      	cmp	r9, r1
 800049a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049e:	b280      	uxth	r0, r0
 80004a0:	d93e      	bls.n	8000520 <__udivmoddi4+0x2e8>
 80004a2:	1879      	adds	r1, r7, r1
 80004a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a8:	d201      	bcs.n	80004ae <__udivmoddi4+0x276>
 80004aa:	4589      	cmp	r9, r1
 80004ac:	d81f      	bhi.n	80004ee <__udivmoddi4+0x2b6>
 80004ae:	eba1 0109 	sub.w	r1, r1, r9
 80004b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80004be:	b292      	uxth	r2, r2
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d229      	bcs.n	800051c <__udivmoddi4+0x2e4>
 80004c8:	18ba      	adds	r2, r7, r2
 80004ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ce:	d2c4      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d2c2      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d4:	f1a9 0102 	sub.w	r1, r9, #2
 80004d8:	443a      	add	r2, r7
 80004da:	e7be      	b.n	800045a <__udivmoddi4+0x222>
 80004dc:	45f0      	cmp	r8, lr
 80004de:	d29d      	bcs.n	800041c <__udivmoddi4+0x1e4>
 80004e0:	ebbe 0302 	subs.w	r3, lr, r2
 80004e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e8:	3801      	subs	r0, #1
 80004ea:	46e1      	mov	r9, ip
 80004ec:	e796      	b.n	800041c <__udivmoddi4+0x1e4>
 80004ee:	eba7 0909 	sub.w	r9, r7, r9
 80004f2:	4449      	add	r1, r9
 80004f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fc:	fb09 f804 	mul.w	r8, r9, r4
 8000500:	e7db      	b.n	80004ba <__udivmoddi4+0x282>
 8000502:	4673      	mov	r3, lr
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1ce>
 8000506:	4650      	mov	r0, sl
 8000508:	e766      	b.n	80003d8 <__udivmoddi4+0x1a0>
 800050a:	4608      	mov	r0, r1
 800050c:	e6fd      	b.n	800030a <__udivmoddi4+0xd2>
 800050e:	443b      	add	r3, r7
 8000510:	3a02      	subs	r2, #2
 8000512:	e733      	b.n	800037c <__udivmoddi4+0x144>
 8000514:	f1ac 0c02 	sub.w	ip, ip, #2
 8000518:	443b      	add	r3, r7
 800051a:	e71c      	b.n	8000356 <__udivmoddi4+0x11e>
 800051c:	4649      	mov	r1, r9
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x222>
 8000520:	eba1 0109 	sub.w	r1, r1, r9
 8000524:	46c4      	mov	ip, r8
 8000526:	fbb1 f9fe 	udiv	r9, r1, lr
 800052a:	fb09 f804 	mul.w	r8, r9, r4
 800052e:	e7c4      	b.n	80004ba <__udivmoddi4+0x282>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <BL_ReadConfig>:
#include "firmware_footer.h"

extern const uint8_t AES_SECRET_KEY[];

// --- Config Functions ---
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
    memcpy(cfg, (void *)CONFIG_SECTOR_ADDR, sizeof(BootConfig_t));
 800053c:	2220      	movs	r2, #32
 800053e:	490f      	ldr	r1, [pc, #60]	@ (800057c <BL_ReadConfig+0x48>)
 8000540:	6878      	ldr	r0, [r7, #4]
 8000542:	f006 fd93 	bl	800706c <memcpy>
    if (cfg->magic_number != 0xDEADBEEF) {
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4a0d      	ldr	r2, [pc, #52]	@ (8000580 <BL_ReadConfig+0x4c>)
 800054c:	4293      	cmp	r3, r2
 800054e:	d010      	beq.n	8000572 <BL_ReadConfig+0x3e>
        cfg->magic_number = 0xDEADBEEF;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a0b      	ldr	r2, [pc, #44]	@ (8000580 <BL_ReadConfig+0x4c>)
 8000554:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2201      	movs	r2, #1
 800055a:	605a      	str	r2, [r3, #4]
        cfg->boot_failure_count = 0;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
        cfg->active_slot = 1;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	2201      	movs	r2, #1
 8000566:	60da      	str	r2, [r3, #12]
        cfg->current_version = 0;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2200      	movs	r2, #0
 800056c:	611a      	str	r2, [r3, #16]
        return 1; // Config was empty
 800056e:	2301      	movs	r3, #1
 8000570:	e000      	b.n	8000574 <BL_ReadConfig+0x40>
    }
    return 0; // Config valid
 8000572:	2300      	movs	r3, #0
}
 8000574:	4618      	mov	r0, r3
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	08010000 	.word	0x08010000
 8000580:	deadbeef 	.word	0xdeadbeef

08000584 <BL_WriteConfig>:

uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 8000584:	b5b0      	push	{r4, r5, r7, lr}
 8000586:	b08a      	sub	sp, #40	@ 0x28
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
    uint32_t SectorError;
    HAL_FLASH_Unlock();
 800058c:	f001 fbd6 	bl	8001d3c <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase_init = {0};
 8000590:	f107 0308 	add.w	r3, r7, #8
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80005a2:	2302      	movs	r3, #2
 80005a4:	617b      	str	r3, [r7, #20]
    erase_init.Sector       = CONFIG_SECTOR_NUM;
 80005a6:	2302      	movs	r3, #2
 80005a8:	60fb      	str	r3, [r7, #12]
    erase_init.NbSectors    = 1;
 80005aa:	2301      	movs	r3, #1
 80005ac:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase_init, &SectorError) != HAL_OK) {
 80005ae:	f107 0218 	add.w	r2, r7, #24
 80005b2:	f107 0308 	add.w	r3, r7, #8
 80005b6:	4611      	mov	r1, r2
 80005b8:	4618      	mov	r0, r3
 80005ba:	f001 fd2d 	bl	8002018 <HAL_FLASHEx_Erase>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d003      	beq.n	80005cc <BL_WriteConfig+0x48>
        HAL_FLASH_Lock(); return 0;
 80005c4:	f001 fbdc 	bl	8001d80 <HAL_FLASH_Lock>
 80005c8:	2300      	movs	r3, #0
 80005ca:	e029      	b.n	8000620 <BL_WriteConfig+0x9c>
    }

    uint32_t *data_ptr = (uint32_t *)cfg;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	623b      	str	r3, [r7, #32]
    int num_words = sizeof(BootConfig_t) / 4;
 80005d0:	2308      	movs	r3, #8
 80005d2:	61fb      	str	r3, [r7, #28]

    for (int i = 0; i < num_words; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80005d8:	e01b      	b.n	8000612 <BL_WriteConfig+0x8e>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, CONFIG_SECTOR_ADDR + (i*4), data_ptr[i]) != HAL_OK) {
 80005da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005dc:	4b12      	ldr	r3, [pc, #72]	@ (8000628 <BL_WriteConfig+0xa4>)
 80005de:	4413      	add	r3, r2
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	4619      	mov	r1, r3
 80005e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005e6:	009b      	lsls	r3, r3, #2
 80005e8:	6a3a      	ldr	r2, [r7, #32]
 80005ea:	4413      	add	r3, r2
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2200      	movs	r2, #0
 80005f0:	461c      	mov	r4, r3
 80005f2:	4615      	mov	r5, r2
 80005f4:	4622      	mov	r2, r4
 80005f6:	462b      	mov	r3, r5
 80005f8:	2002      	movs	r0, #2
 80005fa:	f001 fb45 	bl	8001c88 <HAL_FLASH_Program>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d003      	beq.n	800060c <BL_WriteConfig+0x88>
            HAL_FLASH_Lock(); return 0;
 8000604:	f001 fbbc 	bl	8001d80 <HAL_FLASH_Lock>
 8000608:	2300      	movs	r3, #0
 800060a:	e009      	b.n	8000620 <BL_WriteConfig+0x9c>
    for (int i = 0; i < num_words; i++) {
 800060c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800060e:	3301      	adds	r3, #1
 8000610:	627b      	str	r3, [r7, #36]	@ 0x24
 8000612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	429a      	cmp	r2, r3
 8000618:	dbdf      	blt.n	80005da <BL_WriteConfig+0x56>
        }
    }
    HAL_FLASH_Lock(); return 1;
 800061a:	f001 fbb1 	bl	8001d80 <HAL_FLASH_Lock>
 800061e:	2301      	movs	r3, #1
}
 8000620:	4618      	mov	r0, r3
 8000622:	3728      	adds	r7, #40	@ 0x28
 8000624:	46bd      	mov	sp, r7
 8000626:	bdb0      	pop	{r4, r5, r7, pc}
 8000628:	02004000 	.word	0x02004000

0800062c <BL_Raw_Copy>:

// --- Raw Copy (Internal Helper) ---
static uint8_t BL_Raw_Copy(uint32_t src_addr, uint32_t dest_addr, uint32_t size){
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b08c      	sub	sp, #48	@ 0x30
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
    HAL_FLASH_Unlock();
 8000638:	f001 fb80 	bl	8001d3c <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	4a37      	ldr	r2, [pc, #220]	@ (800071c <BL_Raw_Copy+0xf0>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d102      	bne.n	800064a <BL_Raw_Copy+0x1e>
 8000644:	2305      	movs	r3, #5
 8000646:	61fb      	str	r3, [r7, #28]
 8000648:	e008      	b.n	800065c <BL_Raw_Copy+0x30>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	4a34      	ldr	r2, [pc, #208]	@ (8000720 <BL_Raw_Copy+0xf4>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d102      	bne.n	8000658 <BL_Raw_Copy+0x2c>
 8000652:	2306      	movs	r3, #6
 8000654:	61fb      	str	r3, [r7, #28]
 8000656:	e001      	b.n	800065c <BL_Raw_Copy+0x30>
    else erase.Sector = FLASH_SECTOR_7;
 8000658:	2307      	movs	r3, #7
 800065a:	61fb      	str	r3, [r7, #28]

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000660:	2302      	movs	r3, #2
 8000662:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.NbSectors = 1;
 8000664:	2301      	movs	r3, #1
 8000666:	623b      	str	r3, [r7, #32]

    printf("  [DEBUG] Erasing Sector %d... ", (int)erase.Sector);
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	4619      	mov	r1, r3
 800066c:	482d      	ldr	r0, [pc, #180]	@ (8000724 <BL_Raw_Copy+0xf8>)
 800066e:	f000 fffb 	bl	8001668 <tfp_printf>
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000672:	f107 0214 	add.w	r2, r7, #20
 8000676:	f107 0318 	add.w	r3, r7, #24
 800067a:	4611      	mov	r1, r2
 800067c:	4618      	mov	r0, r3
 800067e:	f001 fccb 	bl	8002018 <HAL_FLASHEx_Erase>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d00a      	beq.n	800069e <BL_Raw_Copy+0x72>
        printf("FAILED! HAL Error: 0x%x\r\n", (unsigned int)HAL_FLASH_GetError());
 8000688:	f001 fb8a 	bl	8001da0 <HAL_FLASH_GetError>
 800068c:	4603      	mov	r3, r0
 800068e:	4619      	mov	r1, r3
 8000690:	4825      	ldr	r0, [pc, #148]	@ (8000728 <BL_Raw_Copy+0xfc>)
 8000692:	f000 ffe9 	bl	8001668 <tfp_printf>
        HAL_FLASH_Lock(); return 0;
 8000696:	f001 fb73 	bl	8001d80 <HAL_FLASH_Lock>
 800069a:	2300      	movs	r3, #0
 800069c:	e039      	b.n	8000712 <BL_Raw_Copy+0xe6>
    }
    printf("OK\r\n");
 800069e:	4823      	ldr	r0, [pc, #140]	@ (800072c <BL_Raw_Copy+0x100>)
 80006a0:	f000 ffe2 	bl	8001668 <tfp_printf>

    printf("  [DEBUG] Writing %d bytes to 0x%x... ", (int)size, (unsigned int)dest_addr);
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	68ba      	ldr	r2, [r7, #8]
 80006a8:	4619      	mov	r1, r3
 80006aa:	4821      	ldr	r0, [pc, #132]	@ (8000730 <BL_Raw_Copy+0x104>)
 80006ac:	f000 ffdc 	bl	8001668 <tfp_printf>
    for (uint32_t i = 0; (i * 4) < size; i++) {
 80006b0:	2300      	movs	r3, #0
 80006b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006b4:	e022      	b.n	80006fc <BL_Raw_Copy+0xd0>
        uint32_t data = *(uint32_t*)(src_addr + (i * 4));
 80006b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b8:	009a      	lsls	r2, r3, #2
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4413      	add	r3, r2
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + (i * 4), data) != HAL_OK) {
 80006c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c4:	009a      	lsls	r2, r3, #2
 80006c6:	68bb      	ldr	r3, [r7, #8]
 80006c8:	18d1      	adds	r1, r2, r3
 80006ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006cc:	2200      	movs	r2, #0
 80006ce:	461c      	mov	r4, r3
 80006d0:	4615      	mov	r5, r2
 80006d2:	4622      	mov	r2, r4
 80006d4:	462b      	mov	r3, r5
 80006d6:	2002      	movs	r0, #2
 80006d8:	f001 fad6 	bl	8001c88 <HAL_FLASH_Program>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d009      	beq.n	80006f6 <BL_Raw_Copy+0xca>
            printf("FAILED at offset %d!\r\n", (int)(i*4));
 80006e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	4619      	mov	r1, r3
 80006e8:	4812      	ldr	r0, [pc, #72]	@ (8000734 <BL_Raw_Copy+0x108>)
 80006ea:	f000 ffbd 	bl	8001668 <tfp_printf>
            HAL_FLASH_Lock(); return 0;
 80006ee:	f001 fb47 	bl	8001d80 <HAL_FLASH_Lock>
 80006f2:	2300      	movs	r3, #0
 80006f4:	e00d      	b.n	8000712 <BL_Raw_Copy+0xe6>
    for (uint32_t i = 0; (i * 4) < size; i++) {
 80006f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006f8:	3301      	adds	r3, #1
 80006fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	429a      	cmp	r2, r3
 8000704:	d8d7      	bhi.n	80006b6 <BL_Raw_Copy+0x8a>
        }
    }
    printf("OK\r\n");
 8000706:	4809      	ldr	r0, [pc, #36]	@ (800072c <BL_Raw_Copy+0x100>)
 8000708:	f000 ffae 	bl	8001668 <tfp_printf>
    HAL_FLASH_Lock(); return 1;
 800070c:	f001 fb38 	bl	8001d80 <HAL_FLASH_Lock>
 8000710:	2301      	movs	r3, #1
}
 8000712:	4618      	mov	r0, r3
 8000714:	3730      	adds	r7, #48	@ 0x30
 8000716:	46bd      	mov	sp, r7
 8000718:	bdb0      	pop	{r4, r5, r7, pc}
 800071a:	bf00      	nop
 800071c:	08040000 	.word	0x08040000
 8000720:	08080000 	.word	0x08080000
 8000724:	080070a0 	.word	0x080070a0
 8000728:	080070c0 	.word	0x080070c0
 800072c:	080070dc 	.word	0x080070dc
 8000730:	080070e4 	.word	0x080070e4
 8000734:	0800710c 	.word	0x0800710c

08000738 <BL_Decrypt_Update_Image>:

// --- Decrypt Update (AES-CBC) ---
static uint8_t BL_Decrypt_Update_Image(uint32_t src_slot_addr, uint32_t dest_addr, uint32_t payload_size) {
 8000738:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 800073c:	b0c9      	sub	sp, #292	@ 0x124
 800073e:	af00      	add	r7, sp, #0
 8000740:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000744:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000748:	6018      	str	r0, [r3, #0]
 800074a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800074e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000752:	6019      	str	r1, [r3, #0]
 8000754:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000758:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800075c:	601a      	str	r2, [r3, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16], buffer_dec[16], current_iv[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 800075e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000762:	4970      	ldr	r1, [pc, #448]	@ (8000924 <BL_Decrypt_Update_Image+0x1ec>)
 8000764:	4618      	mov	r0, r3
 8000766:	f003 fcab 	bl	80040c0 <tc_aes128_set_decrypt_key>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d101      	bne.n	8000774 <BL_Decrypt_Update_Image+0x3c>
 8000770:	2300      	movs	r3, #0
 8000772:	e0d0      	b.n	8000916 <BL_Decrypt_Update_Image+0x1de>

    memcpy(current_iv, (void*)src_slot_addr, 16); // Read IV
 8000774:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000778:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000782:	6818      	ldr	r0, [r3, #0]
 8000784:	6859      	ldr	r1, [r3, #4]
 8000786:	689a      	ldr	r2, [r3, #8]
 8000788:	68db      	ldr	r3, [r3, #12]
 800078a:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    HAL_FLASH_Unlock();
 800078c:	f001 fad6 	bl	8001d3c <HAL_FLASH_Unlock>
    erase.Sector = FLASH_SECTOR_7;
 8000790:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000794:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000798:	2207      	movs	r2, #7
 800079a:	605a      	str	r2, [r3, #4]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800079c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80007a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007b0:	2202      	movs	r2, #2
 80007b2:	60da      	str	r2, [r3, #12]
    erase.NbSectors = 1;
 80007b4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007bc:	2201      	movs	r2, #1
 80007be:	609a      	str	r2, [r3, #8]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 80007c0:	f107 0218 	add.w	r2, r7, #24
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	4611      	mov	r1, r2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 fc24 	bl	8002018 <HAL_FLASHEx_Erase>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d003      	beq.n	80007de <BL_Decrypt_Update_Image+0xa6>
        HAL_FLASH_Lock(); return 0;
 80007d6:	f001 fad3 	bl	8001d80 <HAL_FLASH_Lock>
 80007da:	2300      	movs	r3, #0
 80007dc:	e09b      	b.n	8000916 <BL_Decrypt_Update_Image+0x1de>
    }

    uint32_t encrypted_data_size = payload_size - 16;
 80007de:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007e2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	3b10      	subs	r3, #16
 80007ea:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    uint32_t data_start_offset = 16;
 80007ee:	2310      	movs	r3, #16
 80007f0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80007f4:	2300      	movs	r3, #0
 80007f6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80007fa:	e082      	b.n	8000902 <BL_Decrypt_Update_Image+0x1ca>
        memcpy(buffer_enc, (void*)(src_slot_addr + data_start_offset + i), 16);
 80007fc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000800:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800080a:	441a      	add	r2, r3
 800080c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000810:	4413      	add	r3, r2
 8000812:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000816:	6818      	ldr	r0, [r3, #0]
 8000818:	6859      	ldr	r1, [r3, #4]
 800081a:	689a      	ldr	r2, [r3, #8]
 800081c:	68db      	ldr	r3, [r3, #12]
 800081e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        tc_aes_decrypt(buffer_dec, buffer_enc, &s);
 8000820:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000824:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000828:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800082c:	4618      	mov	r0, r3
 800082e:	f003 ffc6 	bl	80047be <tc_aes_decrypt>
        for(int j=0; j<16; j++) buffer_dec[j] ^= current_iv[j]; // CBC XOR
 8000832:	2300      	movs	r3, #0
 8000834:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000838:	e019      	b.n	800086e <BL_Decrypt_Update_Image+0x136>
 800083a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800083e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000842:	4413      	add	r3, r2
 8000844:	781a      	ldrb	r2, [r3, #0]
 8000846:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800084a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800084e:	440b      	add	r3, r1
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	4053      	eors	r3, r2
 8000854:	b2d9      	uxtb	r1, r3
 8000856:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800085a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800085e:	4413      	add	r3, r2
 8000860:	460a      	mov	r2, r1
 8000862:	701a      	strb	r2, [r3, #0]
 8000864:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000868:	3301      	adds	r3, #1
 800086a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800086e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000872:	2b0f      	cmp	r3, #15
 8000874:	dde1      	ble.n	800083a <BL_Decrypt_Update_Image+0x102>
        memcpy(current_iv, buffer_enc, 16);
 8000876:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800087a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800087e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000880:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        for (int k = 0; k < 4; k++) {
 8000884:	2300      	movs	r3, #0
 8000886:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800088a:	e031      	b.n	80008f0 <BL_Decrypt_Update_Image+0x1b8>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[k*4], 4);
 800088c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000896:	4413      	add	r3, r2
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	461a      	mov	r2, r3
 800089c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80008a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008a4:	601a      	str	r2, [r3, #0]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + i + (k*4), data_word) != HAL_OK) {
 80008a6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80008aa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008b4:	4413      	add	r3, r2
 80008b6:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80008ba:	0092      	lsls	r2, r2, #2
 80008bc:	1899      	adds	r1, r3, r2
 80008be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80008c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2200      	movs	r2, #0
 80008ca:	4698      	mov	r8, r3
 80008cc:	4691      	mov	r9, r2
 80008ce:	4642      	mov	r2, r8
 80008d0:	464b      	mov	r3, r9
 80008d2:	2002      	movs	r0, #2
 80008d4:	f001 f9d8 	bl	8001c88 <HAL_FLASH_Program>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d003      	beq.n	80008e6 <BL_Decrypt_Update_Image+0x1ae>
                HAL_FLASH_Lock(); return 0;
 80008de:	f001 fa4f 	bl	8001d80 <HAL_FLASH_Lock>
 80008e2:	2300      	movs	r3, #0
 80008e4:	e017      	b.n	8000916 <BL_Decrypt_Update_Image+0x1de>
        for (int k = 0; k < 4; k++) {
 80008e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008ea:	3301      	adds	r3, #1
 80008ec:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80008f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008f4:	2b03      	cmp	r3, #3
 80008f6:	ddc9      	ble.n	800088c <BL_Decrypt_Update_Image+0x154>
    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80008f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008fc:	3310      	adds	r3, #16
 80008fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000902:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000906:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800090a:	429a      	cmp	r2, r3
 800090c:	f4ff af76 	bcc.w	80007fc <BL_Decrypt_Update_Image+0xc4>
            }
        }
    }
    HAL_FLASH_Lock(); return 1;
 8000910:	f001 fa36 	bl	8001d80 <HAL_FLASH_Lock>
 8000914:	2301      	movs	r3, #1
}
 8000916:	4618      	mov	r0, r3
 8000918:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 800091c:	46bd      	mov	sp, r7
 800091e:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000922:	bf00      	nop
 8000924:	080079fc 	.word	0x080079fc

08000928 <BL_Encrypt_Backup>:

// --- Backup Function (AES-ECB Encrypt) ---
static uint8_t BL_Encrypt_Backup(uint32_t src_addr, uint32_t dest_addr) {
 8000928:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 800092c:	b0bf      	sub	sp, #252	@ 0xfc
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
 8000932:	6039      	str	r1, [r7, #0]
    uint8_t buffer_plain[16];
    uint8_t buffer_enc[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_encrypt_key(&s, AES_SECRET_KEY) == 0) {
 8000934:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000938:	4953      	ldr	r1, [pc, #332]	@ (8000a88 <BL_Encrypt_Backup+0x160>)
 800093a:	4618      	mov	r0, r3
 800093c:	f003 ffb8 	bl	80048b0 <tc_aes128_set_encrypt_key>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d104      	bne.n	8000950 <BL_Encrypt_Backup+0x28>
        printf("Error: AES Key Init Failed.\r\n"); return 0;
 8000946:	4851      	ldr	r0, [pc, #324]	@ (8000a8c <BL_Encrypt_Backup+0x164>)
 8000948:	f000 fe8e 	bl	8001668 <tfp_printf>
 800094c:	2300      	movs	r3, #0
 800094e:	e095      	b.n	8000a7c <BL_Encrypt_Backup+0x154>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000950:	b672      	cpsid	i
}
 8000952:	bf00      	nop
    }

    __disable_irq();
    HAL_FLASH_Unlock();
 8000954:	f001 f9f2 	bl	8001d3c <HAL_FLASH_Unlock>

    erase.Sector = FLASH_SECTOR_6; // Backup Sector
 8000958:	2306      	movs	r3, #6
 800095a:	617b      	str	r3, [r7, #20]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800095c:	2300      	movs	r3, #0
 800095e:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000960:	2302      	movs	r3, #2
 8000962:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 8000964:	2301      	movs	r3, #1
 8000966:	61bb      	str	r3, [r7, #24]

    printf("  [DEBUG] Erasing Backup Sector (S6)... ");
 8000968:	4849      	ldr	r0, [pc, #292]	@ (8000a90 <BL_Encrypt_Backup+0x168>)
 800096a:	f000 fe7d 	bl	8001668 <tfp_printf>
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 800096e:	f107 020c 	add.w	r2, r7, #12
 8000972:	f107 0310 	add.w	r3, r7, #16
 8000976:	4611      	mov	r1, r2
 8000978:	4618      	mov	r0, r3
 800097a:	f001 fb4d 	bl	8002018 <HAL_FLASHEx_Erase>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d00c      	beq.n	800099e <BL_Encrypt_Backup+0x76>
        printf("FAILED! HAL Err: 0x%x\r\n", (unsigned int)HAL_FLASH_GetError());
 8000984:	f001 fa0c 	bl	8001da0 <HAL_FLASH_GetError>
 8000988:	4603      	mov	r3, r0
 800098a:	4619      	mov	r1, r3
 800098c:	4841      	ldr	r0, [pc, #260]	@ (8000a94 <BL_Encrypt_Backup+0x16c>)
 800098e:	f000 fe6b 	bl	8001668 <tfp_printf>
        HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000992:	f001 f9f5 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000996:	b662      	cpsie	i
}
 8000998:	bf00      	nop
 800099a:	2300      	movs	r3, #0
 800099c:	e06e      	b.n	8000a7c <BL_Encrypt_Backup+0x154>
    }
    printf("OK\r\n");
 800099e:	483e      	ldr	r0, [pc, #248]	@ (8000a98 <BL_Encrypt_Backup+0x170>)
 80009a0:	f000 fe62 	bl	8001668 <tfp_printf>

    printf("  [DEBUG] Encrypting & Backing up %d bytes... \r\n", SLOT_SIZE);
 80009a4:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80009a8:	483c      	ldr	r0, [pc, #240]	@ (8000a9c <BL_Encrypt_Backup+0x174>)
 80009aa:	f000 fe5d 	bl	8001668 <tfp_printf>

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 80009ae:	2300      	movs	r3, #0
 80009b0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80009b4:	e055      	b.n	8000a62 <BL_Encrypt_Backup+0x13a>
        memcpy(buffer_plain, (void*)(src_addr + offset), 16);
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80009bc:	4413      	add	r3, r2
 80009be:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80009c2:	6818      	ldr	r0, [r3, #0]
 80009c4:	6859      	ldr	r1, [r3, #4]
 80009c6:	689a      	ldr	r2, [r3, #8]
 80009c8:	68db      	ldr	r3, [r3, #12]
 80009ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_encrypt(buffer_enc, buffer_plain, &s) == 0) {
 80009cc:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80009d0:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80009d4:	f107 0320 	add.w	r3, r7, #32
 80009d8:	4618      	mov	r0, r3
 80009da:	f004 f9fb 	bl	8004dd4 <tc_aes_encrypt>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d105      	bne.n	80009f0 <BL_Encrypt_Backup+0xc8>
             HAL_FLASH_Lock(); __enable_irq(); return 0;
 80009e4:	f001 f9cc 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80009e8:	b662      	cpsie	i
}
 80009ea:	bf00      	nop
 80009ec:	2300      	movs	r3, #0
 80009ee:	e045      	b.n	8000a7c <BL_Encrypt_Backup+0x154>
        }

        for (int i = 0; i < 4; i++) {
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80009f6:	e02b      	b.n	8000a50 <BL_Encrypt_Backup+0x128>
            uint32_t data_word;
            memcpy(&data_word, &buffer_enc[i*4], 4);
 80009f8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	f107 0220 	add.w	r2, r7, #32
 8000a02:	4413      	add	r3, r2
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	60bb      	str	r3, [r7, #8]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (i*4), data_word) != HAL_OK) {
 8000a08:	683a      	ldr	r2, [r7, #0]
 8000a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000a0e:	4413      	add	r3, r2
 8000a10:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000a14:	0092      	lsls	r2, r2, #2
 8000a16:	1899      	adds	r1, r3, r2
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4698      	mov	r8, r3
 8000a1e:	4691      	mov	r9, r2
 8000a20:	4642      	mov	r2, r8
 8000a22:	464b      	mov	r3, r9
 8000a24:	2002      	movs	r0, #2
 8000a26:	f001 f92f 	bl	8001c88 <HAL_FLASH_Program>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d00a      	beq.n	8000a46 <BL_Encrypt_Backup+0x11e>
                printf("Backup Write Failed at offset 0x%x\r\n", (unsigned int)offset);
 8000a30:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8000a34:	481a      	ldr	r0, [pc, #104]	@ (8000aa0 <BL_Encrypt_Backup+0x178>)
 8000a36:	f000 fe17 	bl	8001668 <tfp_printf>
                HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000a3a:	f001 f9a1 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a3e:	b662      	cpsie	i
}
 8000a40:	bf00      	nop
 8000a42:	2300      	movs	r3, #0
 8000a44:	e01a      	b.n	8000a7c <BL_Encrypt_Backup+0x154>
        for (int i = 0; i < 4; i++) {
 8000a46:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000a50:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000a54:	2b03      	cmp	r3, #3
 8000a56:	ddcf      	ble.n	80009f8 <BL_Encrypt_Backup+0xd0>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000a5c:	3310      	adds	r3, #16
 8000a5e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000a66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000a6a:	d3a4      	bcc.n	80009b6 <BL_Encrypt_Backup+0x8e>
            }
        }
    }

    HAL_FLASH_Lock(); __enable_irq();
 8000a6c:	f001 f988 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a70:	b662      	cpsie	i
}
 8000a72:	bf00      	nop
    printf("  Backup Complete.\r\n");
 8000a74:	480b      	ldr	r0, [pc, #44]	@ (8000aa4 <BL_Encrypt_Backup+0x17c>)
 8000a76:	f000 fdf7 	bl	8001668 <tfp_printf>
    return 1;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	37fc      	adds	r7, #252	@ 0xfc
 8000a80:	46bd      	mov	sp, r7
 8000a82:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000a86:	bf00      	nop
 8000a88:	080079fc 	.word	0x080079fc
 8000a8c:	08007124 	.word	0x08007124
 8000a90:	08007144 	.word	0x08007144
 8000a94:	08007170 	.word	0x08007170
 8000a98:	080070dc 	.word	0x080070dc
 8000a9c:	08007188 	.word	0x08007188
 8000aa0:	080071bc 	.word	0x080071bc
 8000aa4:	080071e4 	.word	0x080071e4

08000aa8 <BL_Decrypt_Backup_Image>:

// --- Restore Function (AES-ECB Decrypt) ---
static uint8_t BL_Decrypt_Backup_Image(uint32_t src_addr, uint32_t dest_addr) {
 8000aa8:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000aac:	b0bf      	sub	sp, #252	@ 0xfc
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	6039      	str	r1, [r7, #0]
    uint8_t buffer_enc[16];
    uint8_t buffer_dec[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000ab4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ab8:	4944      	ldr	r1, [pc, #272]	@ (8000bcc <BL_Decrypt_Backup_Image+0x124>)
 8000aba:	4618      	mov	r0, r3
 8000abc:	f003 fb00 	bl	80040c0 <tc_aes128_set_decrypt_key>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d101      	bne.n	8000aca <BL_Decrypt_Backup_Image+0x22>
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	e07b      	b.n	8000bc2 <BL_Decrypt_Backup_Image+0x11a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000aca:	b672      	cpsid	i
}
 8000acc:	bf00      	nop

    __disable_irq();
    HAL_FLASH_Unlock();
 8000ace:	f001 f935 	bl	8001d3c <HAL_FLASH_Unlock>

    erase.Sector = FLASH_SECTOR_7; // Scratch
 8000ad2:	2307      	movs	r3, #7
 8000ad4:	617b      	str	r3, [r7, #20]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000ada:	2302      	movs	r3, #2
 8000adc:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000ae2:	f107 020c 	add.w	r2, r7, #12
 8000ae6:	f107 0310 	add.w	r3, r7, #16
 8000aea:	4611      	mov	r1, r2
 8000aec:	4618      	mov	r0, r3
 8000aee:	f001 fa93 	bl	8002018 <HAL_FLASHEx_Erase>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d005      	beq.n	8000b04 <BL_Decrypt_Backup_Image+0x5c>
        HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000af8:	f001 f942 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000afc:	b662      	cpsie	i
}
 8000afe:	bf00      	nop
 8000b00:	2300      	movs	r3, #0
 8000b02:	e05e      	b.n	8000bc2 <BL_Decrypt_Backup_Image+0x11a>
    }

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000b04:	2300      	movs	r3, #0
 8000b06:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000b0a:	e050      	b.n	8000bae <BL_Decrypt_Backup_Image+0x106>
        memcpy(buffer_enc, (void*)(src_addr + offset), 16);
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000b12:	4413      	add	r3, r2
 8000b14:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000b18:	6818      	ldr	r0, [r3, #0]
 8000b1a:	6859      	ldr	r1, [r3, #4]
 8000b1c:	689a      	ldr	r2, [r3, #8]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_decrypt(buffer_dec, buffer_enc, &s) == 0) {
 8000b22:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000b26:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000b2a:	f107 0320 	add.w	r3, r7, #32
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f003 fe45 	bl	80047be <tc_aes_decrypt>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d105      	bne.n	8000b46 <BL_Decrypt_Backup_Image+0x9e>
             HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000b3a:	f001 f921 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b3e:	b662      	cpsie	i
}
 8000b40:	bf00      	nop
 8000b42:	2300      	movs	r3, #0
 8000b44:	e03d      	b.n	8000bc2 <BL_Decrypt_Backup_Image+0x11a>
        }

        for (int k = 0; k < 4; k++) {
 8000b46:	2300      	movs	r3, #0
 8000b48:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000b4c:	e026      	b.n	8000b9c <BL_Decrypt_Backup_Image+0xf4>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[k*4], 4);
 8000b4e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	f107 0220 	add.w	r2, r7, #32
 8000b58:	4413      	add	r3, r2
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	60bb      	str	r3, [r7, #8]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (k*4), data_word) != HAL_OK) {
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000b64:	4413      	add	r3, r2
 8000b66:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000b6a:	0092      	lsls	r2, r2, #2
 8000b6c:	1899      	adds	r1, r3, r2
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	2200      	movs	r2, #0
 8000b72:	4698      	mov	r8, r3
 8000b74:	4691      	mov	r9, r2
 8000b76:	4642      	mov	r2, r8
 8000b78:	464b      	mov	r3, r9
 8000b7a:	2002      	movs	r0, #2
 8000b7c:	f001 f884 	bl	8001c88 <HAL_FLASH_Program>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d005      	beq.n	8000b92 <BL_Decrypt_Backup_Image+0xea>
                HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000b86:	f001 f8fb 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b8a:	b662      	cpsie	i
}
 8000b8c:	bf00      	nop
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e017      	b.n	8000bc2 <BL_Decrypt_Backup_Image+0x11a>
        for (int k = 0; k < 4; k++) {
 8000b92:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000b96:	3301      	adds	r3, #1
 8000b98:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000b9c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000ba0:	2b03      	cmp	r3, #3
 8000ba2:	ddd4      	ble.n	8000b4e <BL_Decrypt_Backup_Image+0xa6>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000ba8:	3310      	adds	r3, #16
 8000baa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000bb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000bb6:	d3a9      	bcc.n	8000b0c <BL_Decrypt_Backup_Image+0x64>
            }
        }
    }
    HAL_FLASH_Lock(); __enable_irq(); return 1;
 8000bb8:	f001 f8e2 	bl	8001d80 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000bbc:	b662      	cpsie	i
}
 8000bbe:	bf00      	nop
 8000bc0:	2301      	movs	r3, #1
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	37fc      	adds	r7, #252	@ 0xfc
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000bcc:	080079fc 	.word	0x080079fc

08000bd0 <BL_Swap_NoBuffer>:

// --- Main Update Function ---
void BL_Swap_NoBuffer(void) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b09e      	sub	sp, #120	@ 0x78
 8000bd4:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000bd6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff fcaa 	bl	8000534 <BL_ReadConfig>

    uint32_t footer_addr = Find_Footer_Address(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000be0:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000be4:	483c      	ldr	r0, [pc, #240]	@ (8000cd8 <BL_Swap_NoBuffer+0x108>)
 8000be6:	f000 f8f3 	bl	8000dd0 <Find_Footer_Address>
 8000bea:	6778      	str	r0, [r7, #116]	@ 0x74
    if (footer_addr == 0) {
 8000bec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d10a      	bne.n	8000c08 <BL_Swap_NoBuffer+0x38>
        printf("Error: No Footer found in S6.\r\n");
 8000bf2:	483a      	ldr	r0, [pc, #232]	@ (8000cdc <BL_Swap_NoBuffer+0x10c>)
 8000bf4:	f000 fd38 	bl	8001668 <tfp_printf>
        cfg.system_status = STATE_NORMAL;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	657b      	str	r3, [r7, #84]	@ 0x54
        BL_WriteConfig(&cfg);
 8000bfc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fcbf 	bl	8000584 <BL_WriteConfig>
        return;
 8000c06:	e064      	b.n	8000cd2 <BL_Swap_NoBuffer+0x102>
    }

    fw_footer_t footer;
    memcpy(&footer, (void*)footer_addr, sizeof(fw_footer_t));
 8000c08:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	224c      	movs	r2, #76	@ 0x4c
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f006 fa2c 	bl	800706c <memcpy>

    printf("[BL] Verifying Signature... ");
 8000c14:	4832      	ldr	r0, [pc, #200]	@ (8000ce0 <BL_Swap_NoBuffer+0x110>)
 8000c16:	f000 fd27 	bl	8001668 <tfp_printf>
    if (Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE) != 1) {
 8000c1a:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000c1e:	482e      	ldr	r0, [pc, #184]	@ (8000cd8 <BL_Swap_NoBuffer+0x108>)
 8000c20:	f000 f902 	bl	8000e28 <Firmware_Is_Valid>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d00a      	beq.n	8000c40 <BL_Swap_NoBuffer+0x70>
        printf("FAIL! Invalid Signature.\r\n");
 8000c2a:	482e      	ldr	r0, [pc, #184]	@ (8000ce4 <BL_Swap_NoBuffer+0x114>)
 8000c2c:	f000 fd1c 	bl	8001668 <tfp_printf>
        cfg.system_status = STATE_NORMAL;
 8000c30:	2301      	movs	r3, #1
 8000c32:	657b      	str	r3, [r7, #84]	@ 0x54
        BL_WriteConfig(&cfg);
 8000c34:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff fca3 	bl	8000584 <BL_WriteConfig>
        return;
 8000c3e:	e048      	b.n	8000cd2 <BL_Swap_NoBuffer+0x102>
    }
    printf("OK!\r\n");
 8000c40:	4829      	ldr	r0, [pc, #164]	@ (8000ce8 <BL_Swap_NoBuffer+0x118>)
 8000c42:	f000 fd11 	bl	8001668 <tfp_printf>
    printf("[BL] Valid Update! Ver: %d, Payload: %d\r\n", (int)footer.version, (int)footer.size);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4619      	mov	r1, r3
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	4827      	ldr	r0, [pc, #156]	@ (8000cec <BL_Swap_NoBuffer+0x11c>)
 8000c50:	f000 fd0a 	bl	8001668 <tfp_printf>

    printf("[1/3] Decrypting S6 -> S7...\r\n");
 8000c54:	4826      	ldr	r0, [pc, #152]	@ (8000cf0 <BL_Swap_NoBuffer+0x120>)
 8000c56:	f000 fd07 	bl	8001668 <tfp_printf>
    if (!BL_Decrypt_Update_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR, footer.size)) {
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	4925      	ldr	r1, [pc, #148]	@ (8000cf4 <BL_Swap_NoBuffer+0x124>)
 8000c60:	481d      	ldr	r0, [pc, #116]	@ (8000cd8 <BL_Swap_NoBuffer+0x108>)
 8000c62:	f7ff fd69 	bl	8000738 <BL_Decrypt_Update_Image>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d103      	bne.n	8000c74 <BL_Swap_NoBuffer+0xa4>
        printf("Error: Decryption Failed.\r\n"); return;
 8000c6c:	4822      	ldr	r0, [pc, #136]	@ (8000cf8 <BL_Swap_NoBuffer+0x128>)
 8000c6e:	f000 fcfb 	bl	8001668 <tfp_printf>
 8000c72:	e02e      	b.n	8000cd2 <BL_Swap_NoBuffer+0x102>
    }

    printf("[2/3] Backing up S5 -> S6...\r\n");
 8000c74:	4821      	ldr	r0, [pc, #132]	@ (8000cfc <BL_Swap_NoBuffer+0x12c>)
 8000c76:	f000 fcf7 	bl	8001668 <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000c7a:	4917      	ldr	r1, [pc, #92]	@ (8000cd8 <BL_Swap_NoBuffer+0x108>)
 8000c7c:	4820      	ldr	r0, [pc, #128]	@ (8000d00 <BL_Swap_NoBuffer+0x130>)
 8000c7e:	f7ff fe53 	bl	8000928 <BL_Encrypt_Backup>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d103      	bne.n	8000c90 <BL_Swap_NoBuffer+0xc0>
        printf("Error: Backup Failed.\r\n"); return;
 8000c88:	481e      	ldr	r0, [pc, #120]	@ (8000d04 <BL_Swap_NoBuffer+0x134>)
 8000c8a:	f000 fced 	bl	8001668 <tfp_printf>
 8000c8e:	e020      	b.n	8000cd2 <BL_Swap_NoBuffer+0x102>
    }

    printf("[3/3] Installing S7 -> S5...\r\n");
 8000c90:	481d      	ldr	r0, [pc, #116]	@ (8000d08 <BL_Swap_NoBuffer+0x138>)
 8000c92:	f000 fce9 	bl	8001668 <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000c96:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000c9a:	4919      	ldr	r1, [pc, #100]	@ (8000d00 <BL_Swap_NoBuffer+0x130>)
 8000c9c:	4815      	ldr	r0, [pc, #84]	@ (8000cf4 <BL_Swap_NoBuffer+0x124>)
 8000c9e:	f7ff fcc5 	bl	800062c <BL_Raw_Copy>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d103      	bne.n	8000cb0 <BL_Swap_NoBuffer+0xe0>
        printf("Error: Installation Failed.\r\n"); return;
 8000ca8:	4818      	ldr	r0, [pc, #96]	@ (8000d0c <BL_Swap_NoBuffer+0x13c>)
 8000caa:	f000 fcdd 	bl	8001668 <tfp_printf>
 8000cae:	e010      	b.n	8000cd2 <BL_Swap_NoBuffer+0x102>
    }

    printf("[BL] Update Successful! Setting State to NORMAL.\r\n");
 8000cb0:	4817      	ldr	r0, [pc, #92]	@ (8000d10 <BL_Swap_NoBuffer+0x140>)
 8000cb2:	f000 fcd9 	bl	8001668 <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	657b      	str	r3, [r7, #84]	@ 0x54
    cfg.current_version = footer.version;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	663b      	str	r3, [r7, #96]	@ 0x60
    BL_WriteConfig(&cfg);
 8000cbe:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fc5e 	bl	8000584 <BL_WriteConfig>

    printf("Swap Complete. Resetting...\r\n");
 8000cc8:	4812      	ldr	r0, [pc, #72]	@ (8000d14 <BL_Swap_NoBuffer+0x144>)
 8000cca:	f000 fccd 	bl	8001668 <tfp_printf>
    HAL_NVIC_SystemReset();
 8000cce:	f000 ff52 	bl	8001b76 <HAL_NVIC_SystemReset>
}
 8000cd2:	3778      	adds	r7, #120	@ 0x78
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	08080000 	.word	0x08080000
 8000cdc:	080071fc 	.word	0x080071fc
 8000ce0:	0800721c 	.word	0x0800721c
 8000ce4:	0800723c 	.word	0x0800723c
 8000ce8:	08007258 	.word	0x08007258
 8000cec:	08007260 	.word	0x08007260
 8000cf0:	0800728c 	.word	0x0800728c
 8000cf4:	080c0000 	.word	0x080c0000
 8000cf8:	080072ac 	.word	0x080072ac
 8000cfc:	080072c8 	.word	0x080072c8
 8000d00:	08040000 	.word	0x08040000
 8000d04:	080072e8 	.word	0x080072e8
 8000d08:	08007300 	.word	0x08007300
 8000d0c:	08007320 	.word	0x08007320
 8000d10:	08007340 	.word	0x08007340
 8000d14:	08007374 	.word	0x08007374

08000d18 <BL_Rollback>:

// --- Main Rollback Function ---
void BL_Rollback(void) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000d1e:	463b      	mov	r3, r7
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fc07 	bl	8000534 <BL_ReadConfig>

    printf("\r\n[BL] Starting Rollback/Toggle...\r\n");
 8000d26:	481f      	ldr	r0, [pc, #124]	@ (8000da4 <BL_Rollback+0x8c>)
 8000d28:	f000 fc9e 	bl	8001668 <tfp_printf>

    HAL_FLASH_Unlock();
 8000d2c:	f001 f806 	bl	8001d3c <HAL_FLASH_Unlock>

    printf("[1/3] Decrypting Backup (S6 -> S7)...\r\n");
 8000d30:	481d      	ldr	r0, [pc, #116]	@ (8000da8 <BL_Rollback+0x90>)
 8000d32:	f000 fc99 	bl	8001668 <tfp_printf>
    if (!BL_Decrypt_Backup_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR)) {
 8000d36:	491d      	ldr	r1, [pc, #116]	@ (8000dac <BL_Rollback+0x94>)
 8000d38:	481d      	ldr	r0, [pc, #116]	@ (8000db0 <BL_Rollback+0x98>)
 8000d3a:	f7ff feb5 	bl	8000aa8 <BL_Decrypt_Backup_Image>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d103      	bne.n	8000d4c <BL_Rollback+0x34>
        printf("Error: Rollback Decryption Failed.\r\n");
 8000d44:	481b      	ldr	r0, [pc, #108]	@ (8000db4 <BL_Rollback+0x9c>)
 8000d46:	f000 fc8f 	bl	8001668 <tfp_printf>
        return;
 8000d4a:	e028      	b.n	8000d9e <BL_Rollback+0x86>
    }

    printf("[2/3] Backing up Current App (S5 -> S6)...\r\n");
 8000d4c:	481a      	ldr	r0, [pc, #104]	@ (8000db8 <BL_Rollback+0xa0>)
 8000d4e:	f000 fc8b 	bl	8001668 <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000d52:	4917      	ldr	r1, [pc, #92]	@ (8000db0 <BL_Rollback+0x98>)
 8000d54:	4819      	ldr	r0, [pc, #100]	@ (8000dbc <BL_Rollback+0xa4>)
 8000d56:	f7ff fde7 	bl	8000928 <BL_Encrypt_Backup>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d103      	bne.n	8000d68 <BL_Rollback+0x50>
        printf("Error: Backup Failed.\r\n");
 8000d60:	4817      	ldr	r0, [pc, #92]	@ (8000dc0 <BL_Rollback+0xa8>)
 8000d62:	f000 fc81 	bl	8001668 <tfp_printf>
        return;
 8000d66:	e01a      	b.n	8000d9e <BL_Rollback+0x86>
    }

    printf("[3/3] Restoring Old App (S7 -> S5)...\r\n");
 8000d68:	4816      	ldr	r0, [pc, #88]	@ (8000dc4 <BL_Rollback+0xac>)
 8000d6a:	f000 fc7d 	bl	8001668 <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000d6e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d72:	4912      	ldr	r1, [pc, #72]	@ (8000dbc <BL_Rollback+0xa4>)
 8000d74:	480d      	ldr	r0, [pc, #52]	@ (8000dac <BL_Rollback+0x94>)
 8000d76:	f7ff fc59 	bl	800062c <BL_Raw_Copy>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d103      	bne.n	8000d88 <BL_Rollback+0x70>
        printf("Error: Installation Failed.\r\n");
 8000d80:	4811      	ldr	r0, [pc, #68]	@ (8000dc8 <BL_Rollback+0xb0>)
 8000d82:	f000 fc71 	bl	8001668 <tfp_printf>
        return;
 8000d86:	e00a      	b.n	8000d9e <BL_Rollback+0x86>
    }

    printf("[BL] Rollback Successful! Resetting...\r\n");
 8000d88:	4810      	ldr	r0, [pc, #64]	@ (8000dcc <BL_Rollback+0xb4>)
 8000d8a:	f000 fc6d 	bl	8001668 <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	607b      	str	r3, [r7, #4]
    BL_WriteConfig(&cfg);
 8000d92:	463b      	mov	r3, r7
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fbf5 	bl	8000584 <BL_WriteConfig>
    HAL_NVIC_SystemReset();
 8000d9a:	f000 feec 	bl	8001b76 <HAL_NVIC_SystemReset>
}
 8000d9e:	3720      	adds	r7, #32
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	08007394 	.word	0x08007394
 8000da8:	080073bc 	.word	0x080073bc
 8000dac:	080c0000 	.word	0x080c0000
 8000db0:	08080000 	.word	0x08080000
 8000db4:	080073e4 	.word	0x080073e4
 8000db8:	0800740c 	.word	0x0800740c
 8000dbc:	08040000 	.word	0x08040000
 8000dc0:	080072e8 	.word	0x080072e8
 8000dc4:	0800743c 	.word	0x0800743c
 8000dc8:	08007320 	.word	0x08007320
 8000dcc:	08007464 	.word	0x08007464

08000dd0 <Find_Footer_Address>:

extern const uint8_t ECDSA_public_key_xy[];

/* Scans the slot backwards to find the footer magic number */
uint32_t Find_Footer_Address(uint32_t slot_start, uint32_t slot_size)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b087      	sub	sp, #28
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
    uint32_t slot_end = slot_start + slot_size;
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	4413      	add	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]

    // Scan backwards from end of slot, 4 bytes at a time
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	3b04      	subs	r3, #4
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	e011      	b.n	8000e0e <Find_Footer_Address+0x3e>
    {
        // Check for Magic Number
        if (*(uint32_t*)addr == FOOTER_MAGIC)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a0d      	ldr	r2, [pc, #52]	@ (8000e24 <Find_Footer_Address+0x54>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d109      	bne.n	8000e08 <Find_Footer_Address+0x38>
        {
            // Found Magic! The footer ends here.
            // Struct: [Ver][Size][Sig][Magic]
            // We need to back up by (sizeof(fw_footer_t) - 4) to find the start
            uint32_t footer_start = addr - (sizeof(fw_footer_t) - 4);
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	3b48      	subs	r3, #72	@ 0x48
 8000df8:	60fb      	str	r3, [r7, #12]

            // Safety check
            if (footer_start < slot_start) continue;
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d301      	bcc.n	8000e06 <Find_Footer_Address+0x36>

            // Optional: Verify consistency (e.g. Size + FooterAddr match)
            // But for now, returning the address is sufficient
            return footer_start;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	e008      	b.n	8000e18 <Find_Footer_Address+0x48>
            if (footer_start < slot_start) continue;
 8000e06:	bf00      	nop
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	3b04      	subs	r3, #4
 8000e0c:	617b      	str	r3, [r7, #20]
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d2e9      	bcs.n	8000dea <Find_Footer_Address+0x1a>
        }
    }
    return 0; // Not found
 8000e16:	2300      	movs	r3, #0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	371c      	adds	r7, #28
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	454e4421 	.word	0x454e4421

08000e28 <Firmware_Is_Valid>:

/* Updated Validation Function */
int Firmware_Is_Valid(uint32_t start_addr, uint32_t slot_size)
{
 8000e28:	b590      	push	{r4, r7, lr}
 8000e2a:	b0ad      	sub	sp, #180	@ 0xb4
 8000e2c:	af02      	add	r7, sp, #8
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
    // 1. Find the footer dynamically
    uint32_t footer_addr = Find_Footer_Address(start_addr, slot_size);
 8000e32:	6839      	ldr	r1, [r7, #0]
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ffcb 	bl	8000dd0 <Find_Footer_Address>
 8000e3a:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

    if (footer_addr == 0) {
 8000e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d101      	bne.n	8000e4a <Firmware_Is_Valid+0x22>
        return 0; // No footer found
 8000e46:	2300      	movs	r3, #0
 8000e48:	e02c      	b.n	8000ea4 <Firmware_Is_Valid+0x7c>
    }

    fw_footer_t *footer = (fw_footer_t *)footer_addr;
 8000e4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    // 2. Hash the Payload
    struct tc_sha256_state_struct s;
    uint8_t digest[32];

    (void)tc_sha256_init(&s);
 8000e52:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e56:	4618      	mov	r0, r3
 8000e58:	f005 fd54 	bl	8006904 <tc_sha256_init>

    // FIXED: Use footer->size (from firmware_footer.h)
    // This size represents the encrypted payload size (IV + Data)
    tc_sha256_update(&s, (uint8_t*)start_addr, footer->size);
 8000e5c:	6879      	ldr	r1, [r7, #4]
 8000e5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f005 fd87 	bl	800697c <tc_sha256_update>

    (void)tc_sha256_final(digest, &s);
 8000e6e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	4611      	mov	r1, r2
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f005 fdc2 	bl	8006a02 <tc_sha256_final>
    // 3. Verify Signature
    int result = uECC_verify(
        ECDSA_public_key_xy,
        digest,
        32,
        footer->signature,
 8000e7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000e82:	f103 0408 	add.w	r4, r3, #8
    int result = uECC_verify(
 8000e86:	f004 ff91 	bl	8005dac <uECC_secp256r1>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	f107 0108 	add.w	r1, r7, #8
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	4623      	mov	r3, r4
 8000e94:	2220      	movs	r2, #32
 8000e96:	4805      	ldr	r0, [pc, #20]	@ (8000eac <Firmware_Is_Valid+0x84>)
 8000e98:	f005 fa62 	bl	8006360 <uECC_verify>
 8000e9c:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        uECC_secp256r1()
    );

    return result; // 1 = Valid, 0 = Invalid
 8000ea0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	37ac      	adds	r7, #172	@ 0xac
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd90      	pop	{r4, r7, pc}
 8000eac:	08007a0c 	.word	0x08007a0c

08000eb0 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 8000eb6:	4b23      	ldr	r3, [pc, #140]	@ (8000f44 <Bootloader_JumpToApp+0x94>)
 8000eb8:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	3304      	adds	r3, #4
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d033      	beq.n	8000f3a <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 8000ed2:	f000 fe61 	bl	8001b98 <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 8000ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f48 <Bootloader_JumpToApp+0x98>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000edc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f48 <Bootloader_JumpToApp+0x98>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8000ee2:	4b19      	ldr	r3, [pc, #100]	@ (8000f48 <Bootloader_JumpToApp+0x98>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee8:	b672      	cpsid	i
}
 8000eea:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 8000eec:	f000 fcac 	bl	8001848 <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	e010      	b.n	8000f18 <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000ef6:	4a15      	ldr	r2, [pc, #84]	@ (8000f4c <Bootloader_JumpToApp+0x9c>)
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	3320      	adds	r3, #32
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295
 8000f00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000f04:	4a11      	ldr	r2, [pc, #68]	@ (8000f4c <Bootloader_JumpToApp+0x9c>)
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	3360      	adds	r3, #96	@ 0x60
 8000f0a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	3301      	adds	r3, #1
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	2b07      	cmp	r3, #7
 8000f1c:	ddeb      	ble.n	8000ef6 <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8000f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8000f50 <Bootloader_JumpToApp+0xa0>)
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	6093      	str	r3, [r2, #8]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	f383 8808 	msr	MSP, r3
}
 8000f2e:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	607b      	str	r3, [r7, #4]
    pJump();
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4798      	blx	r3
 8000f38:	e000      	b.n	8000f3c <Bootloader_JumpToApp+0x8c>
        return;
 8000f3a:	bf00      	nop
}
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	08040000 	.word	0x08040000
 8000f48:	e000e010 	.word	0xe000e010
 8000f4c:	e000e100 	.word	0xe000e100
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000f5a:	f000 f9c1 	bl	80012e0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5e:	f000 fc66 	bl	800182e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f62:	f000 f8cd 	bl	8001100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f66:	f000 f963 	bl	8001230 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f6a:	f000 f931 	bl	80011d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	tfp_init(&huart1);
 8000f6e:	484d      	ldr	r0, [pc, #308]	@ (80010a4 <main+0x150>)
 8000f70:	f000 fae4 	bl	800153c <tfp_init>
  printf("\r\n========================================\r\n");
 8000f74:	484c      	ldr	r0, [pc, #304]	@ (80010a8 <main+0x154>)
 8000f76:	f000 fb77 	bl	8001668 <tfp_printf>
  printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 7); // VERIFY THIS PRINTS 1,7
 8000f7a:	2207      	movs	r2, #7
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	484b      	ldr	r0, [pc, #300]	@ (80010ac <main+0x158>)
 8000f80:	f000 fb72 	bl	8001668 <tfp_printf>
  printf("========================================\r\n");
 8000f84:	484a      	ldr	r0, [pc, #296]	@ (80010b0 <main+0x15c>)
 8000f86:	f000 fb6f 	bl	8001668 <tfp_printf>

  // 1. Read Config
  if (BL_ReadConfig(&config)) {
 8000f8a:	484a      	ldr	r0, [pc, #296]	@ (80010b4 <main+0x160>)
 8000f8c:	f7ff fad2 	bl	8000534 <BL_ReadConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d005      	beq.n	8000fa2 <main+0x4e>
      printf("[BL] Config Invalid/Empty. Initialized to Defaults.\r\n");
 8000f96:	4848      	ldr	r0, [pc, #288]	@ (80010b8 <main+0x164>)
 8000f98:	f000 fb66 	bl	8001668 <tfp_printf>
      BL_WriteConfig(&config);
 8000f9c:	4845      	ldr	r0, [pc, #276]	@ (80010b4 <main+0x160>)
 8000f9e:	f7ff faf1 	bl	8000584 <BL_WriteConfig>
  }

  // 2. CHECK USER BUTTON (PI11)
  if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) == GPIO_PIN_SET) {
 8000fa2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fa6:	4845      	ldr	r0, [pc, #276]	@ (80010bc <main+0x168>)
 8000fa8:	f001 fabe 	bl	8002528 <HAL_GPIO_ReadPin>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d117      	bne.n	8000fe2 <main+0x8e>
      printf("[BL] Button Pressed! Determining Mode...\r\n");
 8000fb2:	4843      	ldr	r0, [pc, #268]	@ (80010c0 <main+0x16c>)
 8000fb4:	f000 fb58 	bl	8001668 <tfp_printf>

      // CHECK: Is there a signed update waiting in S6?
      if (Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE) == 1) {
 8000fb8:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000fbc:	4841      	ldr	r0, [pc, #260]	@ (80010c4 <main+0x170>)
 8000fbe:	f7ff ff33 	bl	8000e28 <Firmware_Is_Valid>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d106      	bne.n	8000fd6 <main+0x82>
          printf(" -> Valid Footer Found. Requesting UPDATE.\r\n");
 8000fc8:	483f      	ldr	r0, [pc, #252]	@ (80010c8 <main+0x174>)
 8000fca:	f000 fb4d 	bl	8001668 <tfp_printf>
          config.system_status = STATE_UPDATE_REQ;
 8000fce:	4b39      	ldr	r3, [pc, #228]	@ (80010b4 <main+0x160>)
 8000fd0:	2202      	movs	r2, #2
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	e005      	b.n	8000fe2 <main+0x8e>
      }
      else {
          printf(" -> No Footer found (Backup). Requesting ROLLBACK.\r\n");
 8000fd6:	483d      	ldr	r0, [pc, #244]	@ (80010cc <main+0x178>)
 8000fd8:	f000 fb46 	bl	8001668 <tfp_printf>
          config.system_status = STATE_ROLLBACK;
 8000fdc:	4b35      	ldr	r3, [pc, #212]	@ (80010b4 <main+0x160>)
 8000fde:	2204      	movs	r2, #4
 8000fe0:	605a      	str	r2, [r3, #4]
      }
  }

  // 3. State Machine
  switch(config.system_status){
 8000fe2:	4b34      	ldr	r3, [pc, #208]	@ (80010b4 <main+0x160>)
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d002      	beq.n	8000ff0 <main+0x9c>
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	d00e      	beq.n	800100c <main+0xb8>
 8000fee:	e018      	b.n	8001022 <main+0xce>
      case STATE_UPDATE_REQ:
          printf("[BL] State: UPDATE REQUESTED.\r\n");
 8000ff0:	4837      	ldr	r0, [pc, #220]	@ (80010d0 <main+0x17c>)
 8000ff2:	f000 fb39 	bl	8001668 <tfp_printf>
          BL_Swap_NoBuffer();
 8000ff6:	f7ff fdeb 	bl	8000bd0 <BL_Swap_NoBuffer>

          printf("[BL] Update Failed. Reverting state.\r\n");
 8000ffa:	4836      	ldr	r0, [pc, #216]	@ (80010d4 <main+0x180>)
 8000ffc:	f000 fb34 	bl	8001668 <tfp_printf>
          config.system_status = STATE_NORMAL;
 8001000:	4b2c      	ldr	r3, [pc, #176]	@ (80010b4 <main+0x160>)
 8001002:	2201      	movs	r2, #1
 8001004:	605a      	str	r2, [r3, #4]
          BL_WriteConfig(&config);
 8001006:	482b      	ldr	r0, [pc, #172]	@ (80010b4 <main+0x160>)
 8001008:	f7ff fabc 	bl	8000584 <BL_WriteConfig>
          // Fall through to try booting S5

      case STATE_ROLLBACK:
          // Call new Rollback Function
          BL_Rollback();
 800100c:	f7ff fe84 	bl	8000d18 <BL_Rollback>

          printf("[BL] Rollback Failed. Reverting state.\r\n");
 8001010:	4831      	ldr	r0, [pc, #196]	@ (80010d8 <main+0x184>)
 8001012:	f000 fb29 	bl	8001668 <tfp_printf>
          config.system_status = STATE_NORMAL;
 8001016:	4b27      	ldr	r3, [pc, #156]	@ (80010b4 <main+0x160>)
 8001018:	2201      	movs	r2, #1
 800101a:	605a      	str	r2, [r3, #4]
          BL_WriteConfig(&config);
 800101c:	4825      	ldr	r0, [pc, #148]	@ (80010b4 <main+0x160>)
 800101e:	f7ff fab1 	bl	8000584 <BL_WriteConfig>
          // Fall through

      case STATE_NORMAL:
      default:
          printf("[BL] State: NORMAL. Checking Active Application (S5)...\r\n");
 8001022:	482e      	ldr	r0, [pc, #184]	@ (80010dc <main+0x188>)
 8001024:	f000 fb20 	bl	8001668 <tfp_printf>

          // Check if S5 contains valid code (Reset Vector check)
          uint32_t *app_reset_vector = (uint32_t*)(APP_ACTIVE_START_ADDR + 4);
 8001028:	4b2d      	ldr	r3, [pc, #180]	@ (80010e0 <main+0x18c>)
 800102a:	607b      	str	r3, [r7, #4]
          uint32_t app_entry_point = *app_reset_vector;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	603b      	str	r3, [r7, #0]

          if (app_entry_point > APP_ACTIVE_START_ADDR && app_entry_point < (APP_ACTIVE_START_ADDR + SLOT_SIZE))
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	4a2b      	ldr	r2, [pc, #172]	@ (80010e4 <main+0x190>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d90a      	bls.n	8001050 <main+0xfc>
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	4a2a      	ldr	r2, [pc, #168]	@ (80010e8 <main+0x194>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d806      	bhi.n	8001050 <main+0xfc>
          {
              printf("[BL] Valid App found at 0x%X. Jumping...\r\n", (unsigned int)APP_ACTIVE_START_ADDR);
 8001042:	4928      	ldr	r1, [pc, #160]	@ (80010e4 <main+0x190>)
 8001044:	4829      	ldr	r0, [pc, #164]	@ (80010ec <main+0x198>)
 8001046:	f000 fb0f 	bl	8001668 <tfp_printf>
              Bootloader_JumpToApp();
 800104a:	f7ff ff31 	bl	8000eb0 <Bootloader_JumpToApp>
 800104e:	e025      	b.n	800109c <main+0x148>
          }
          else
          {
              printf("[BL] S5 Empty or Invalid! Checking S6 for Auto-Provisioning...\r\n");
 8001050:	4827      	ldr	r0, [pc, #156]	@ (80010f0 <main+0x19c>)
 8001052:	f000 fb09 	bl	8001668 <tfp_printf>

              // Auto-Provision: If S5 empty, check if we uploaded file to S6
              if (Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE) == 1)
 8001056:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 800105a:	481a      	ldr	r0, [pc, #104]	@ (80010c4 <main+0x170>)
 800105c:	f7ff fee4 	bl	8000e28 <Firmware_Is_Valid>
 8001060:	4603      	mov	r3, r0
 8001062:	2b01      	cmp	r3, #1
 8001064:	d10b      	bne.n	800107e <main+0x12a>
              {
                  printf("[BL] Valid Image found in S6! Triggering Update...\r\n");
 8001066:	4823      	ldr	r0, [pc, #140]	@ (80010f4 <main+0x1a0>)
 8001068:	f000 fafe 	bl	8001668 <tfp_printf>
                  config.system_status = STATE_UPDATE_REQ;
 800106c:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <main+0x160>)
 800106e:	2202      	movs	r2, #2
 8001070:	605a      	str	r2, [r3, #4]
                  BL_WriteConfig(&config);
 8001072:	4810      	ldr	r0, [pc, #64]	@ (80010b4 <main+0x160>)
 8001074:	f7ff fa86 	bl	8000584 <BL_WriteConfig>
                  HAL_NVIC_SystemReset();
 8001078:	f000 fd7d 	bl	8001b76 <HAL_NVIC_SystemReset>
 800107c:	e00e      	b.n	800109c <main+0x148>
              }
              else
              {
                  printf("[ERROR] No valid app in S5, and no update in S6.\r\n");
 800107e:	481e      	ldr	r0, [pc, #120]	@ (80010f8 <main+0x1a4>)
 8001080:	f000 faf2 	bl	8001668 <tfp_printf>
                  printf("[ERROR] System Halted.\r\n");
 8001084:	481d      	ldr	r0, [pc, #116]	@ (80010fc <main+0x1a8>)
 8001086:	f000 faef 	bl	8001668 <tfp_printf>
                  while(1) {
                      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 800108a:	2102      	movs	r1, #2
 800108c:	480b      	ldr	r0, [pc, #44]	@ (80010bc <main+0x168>)
 800108e:	f001 fa7c 	bl	800258a <HAL_GPIO_TogglePin>
                      HAL_Delay(100);
 8001092:	2064      	movs	r0, #100	@ 0x64
 8001094:	f000 fc5c 	bl	8001950 <HAL_Delay>
                      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 8001098:	bf00      	nop
 800109a:	e7f6      	b.n	800108a <main+0x136>
                  }
              }
          }
          break;
 800109c:	bf00      	nop
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800109e:	bf00      	nop
 80010a0:	e7fd      	b.n	800109e <main+0x14a>
 80010a2:	bf00      	nop
 80010a4:	2000002c 	.word	0x2000002c
 80010a8:	08007490 	.word	0x08007490
 80010ac:	080074c0 	.word	0x080074c0
 80010b0:	080074e8 	.word	0x080074e8
 80010b4:	200000b8 	.word	0x200000b8
 80010b8:	08007514 	.word	0x08007514
 80010bc:	40022000 	.word	0x40022000
 80010c0:	0800754c 	.word	0x0800754c
 80010c4:	08080000 	.word	0x08080000
 80010c8:	08007578 	.word	0x08007578
 80010cc:	080075a8 	.word	0x080075a8
 80010d0:	080075e0 	.word	0x080075e0
 80010d4:	08007600 	.word	0x08007600
 80010d8:	08007628 	.word	0x08007628
 80010dc:	08007654 	.word	0x08007654
 80010e0:	08040004 	.word	0x08040004
 80010e4:	08040000 	.word	0x08040000
 80010e8:	0807ffff 	.word	0x0807ffff
 80010ec:	08007690 	.word	0x08007690
 80010f0:	080076bc 	.word	0x080076bc
 80010f4:	08007700 	.word	0x08007700
 80010f8:	08007738 	.word	0x08007738
 80010fc:	0800776c 	.word	0x0800776c

08001100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b094      	sub	sp, #80	@ 0x50
 8001104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001106:	f107 0320 	add.w	r3, r7, #32
 800110a:	2230      	movs	r2, #48	@ 0x30
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f005 ff7f 	bl	8007012 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001124:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <SystemClock_Config+0xc8>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	4a27      	ldr	r2, [pc, #156]	@ (80011c8 <SystemClock_Config+0xc8>)
 800112a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001130:	4b25      	ldr	r3, [pc, #148]	@ (80011c8 <SystemClock_Config+0xc8>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800113c:	4b23      	ldr	r3, [pc, #140]	@ (80011cc <SystemClock_Config+0xcc>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001144:	4a21      	ldr	r2, [pc, #132]	@ (80011cc <SystemClock_Config+0xcc>)
 8001146:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <SystemClock_Config+0xcc>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001158:	2302      	movs	r3, #2
 800115a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800115c:	2301      	movs	r3, #1
 800115e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001160:	2310      	movs	r3, #16
 8001162:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001164:	2302      	movs	r3, #2
 8001166:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001168:	2300      	movs	r3, #0
 800116a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 800116c:	230a      	movs	r3, #10
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8001170:	23d2      	movs	r3, #210	@ 0xd2
 8001172:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001174:	2302      	movs	r3, #2
 8001176:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001178:	2302      	movs	r3, #2
 800117a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	4618      	mov	r0, r3
 8001182:	f001 fa1d 	bl	80025c0 <HAL_RCC_OscConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800118c:	f000 f8e8 	bl	8001360 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001194:	2302      	movs	r3, #2
 8001196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800119c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	2105      	movs	r1, #5
 80011ae:	4618      	mov	r0, r3
 80011b0:	f001 fcaa 	bl	8002b08 <HAL_RCC_ClockConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80011ba:	f000 f8d1 	bl	8001360 <Error_Handler>
  }
}
 80011be:	bf00      	nop
 80011c0:	3750      	adds	r7, #80	@ 0x50
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40007000 	.word	0x40007000

080011d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011d4:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 80011d6:	4a15      	ldr	r2, [pc, #84]	@ (800122c <MX_USART1_UART_Init+0x5c>)
 80011d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011da:	4b13      	ldr	r3, [pc, #76]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 80011dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011e2:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 80011f6:	220c      	movs	r2, #12
 80011f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001200:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001206:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 800120e:	2200      	movs	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001212:	4805      	ldr	r0, [pc, #20]	@ (8001228 <MX_USART1_UART_Init+0x58>)
 8001214:	f002 fa4e 	bl	80036b4 <HAL_UART_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800121e:	f000 f89f 	bl	8001360 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000002c 	.word	0x2000002c
 800122c:	40011000 	.word	0x40011000

08001230 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b088      	sub	sp, #32
 8001234:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001236:	f107 030c 	add.w	r3, r7, #12
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
 8001244:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001246:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	4a23      	ldr	r2, [pc, #140]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6313      	str	r3, [r2, #48]	@ 0x30
 8001252:	4b21      	ldr	r3, [pc, #132]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	4b1e      	ldr	r3, [pc, #120]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	4a1d      	ldr	r2, [pc, #116]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 8001264:	f043 0302 	orr.w	r3, r3, #2
 8001268:	6313      	str	r3, [r2, #48]	@ 0x30
 800126a:	4b1b      	ldr	r3, [pc, #108]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001276:	4b18      	ldr	r3, [pc, #96]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a17      	ldr	r2, [pc, #92]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 800127c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <MX_GPIO_Init+0xa8>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800128a:	603b      	str	r3, [r7, #0]
 800128c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	2102      	movs	r1, #2
 8001292:	4812      	ldr	r0, [pc, #72]	@ (80012dc <MX_GPIO_Init+0xac>)
 8001294:	f001 f960 	bl	8002558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001298:	2302      	movs	r3, #2
 800129a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129c:	2301      	movs	r3, #1
 800129e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	4619      	mov	r1, r3
 80012ae:	480b      	ldr	r0, [pc, #44]	@ (80012dc <MX_GPIO_Init+0xac>)
 80012b0:	f000 ff8e 	bl	80021d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80012c2:	f107 030c 	add.w	r3, r7, #12
 80012c6:	4619      	mov	r1, r3
 80012c8:	4804      	ldr	r0, [pc, #16]	@ (80012dc <MX_GPIO_Init+0xac>)
 80012ca:	f000 ff81 	bl	80021d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012ce:	bf00      	nop
 80012d0:	3720      	adds	r7, #32
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40022000 	.word	0x40022000

080012e0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80012e6:	463b      	mov	r3, r7
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80012f2:	f000 fc51 	bl	8001b98 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80012f6:	2301      	movs	r3, #1
 80012f8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08000000;
 80012fe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001302:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8001304:	230f      	movs	r3, #15
 8001306:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001308:	2300      	movs	r3, #0
 800130a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800130c:	2300      	movs	r3, #0
 800130e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8001310:	2306      	movs	r3, #6
 8001312:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800131c:	2301      	movs	r3, #1
 800131e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001320:	2300      	movs	r3, #0
 8001322:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001324:	463b      	mov	r3, r7
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fc6e 	bl	8001c08 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800132c:	2301      	movs	r3, #1
 800132e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08010000;
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <MPU_Config+0x7c>)
 8001332:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001334:	230e      	movs	r3, #14
 8001336:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001338:	2303      	movs	r3, #3
 800133a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800133c:	2301      	movs	r3, #1
 800133e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001340:	2300      	movs	r3, #0
 8001342:	73bb      	strb	r3, [r7, #14]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001344:	463b      	mov	r3, r7
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fc5e 	bl	8001c08 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800134c:	2004      	movs	r0, #4
 800134e:	f000 fc3b 	bl	8001bc8 <HAL_MPU_Enable>

}
 8001352:	bf00      	nop
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	08010000 	.word	0x08010000

08001360 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001364:	b672      	cpsid	i
}
 8001366:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <Error_Handler+0x8>

0800136c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001372:	4b0f      	ldr	r3, [pc, #60]	@ (80013b0 <HAL_MspInit+0x44>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001376:	4a0e      	ldr	r2, [pc, #56]	@ (80013b0 <HAL_MspInit+0x44>)
 8001378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800137c:	6413      	str	r3, [r2, #64]	@ 0x40
 800137e:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <HAL_MspInit+0x44>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138a:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <HAL_MspInit+0x44>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138e:	4a08      	ldr	r2, [pc, #32]	@ (80013b0 <HAL_MspInit+0x44>)
 8001390:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001394:	6453      	str	r3, [r2, #68]	@ 0x44
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_MspInit+0x44>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b0ac      	sub	sp, #176	@ 0xb0
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013cc:	f107 0318 	add.w	r3, r7, #24
 80013d0:	2284      	movs	r2, #132	@ 0x84
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f005 fe1c 	bl	8007012 <memset>
  if(huart->Instance==USART1)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a32      	ldr	r2, [pc, #200]	@ (80014a8 <HAL_UART_MspInit+0xf4>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d15c      	bne.n	800149e <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80013e4:	2340      	movs	r3, #64	@ 0x40
 80013e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013e8:	2300      	movs	r3, #0
 80013ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013ec:	f107 0318 	add.w	r3, r7, #24
 80013f0:	4618      	mov	r0, r3
 80013f2:	f001 fd6f 	bl	8002ed4 <HAL_RCCEx_PeriphCLKConfig>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013fc:	f7ff ffb0 	bl	8001360 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001400:	4b2a      	ldr	r3, [pc, #168]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 8001402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001404:	4a29      	ldr	r2, [pc, #164]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 8001406:	f043 0310 	orr.w	r3, r3, #16
 800140a:	6453      	str	r3, [r2, #68]	@ 0x44
 800140c:	4b27      	ldr	r3, [pc, #156]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 800140e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001410:	f003 0310 	and.w	r3, r3, #16
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001418:	4b24      	ldr	r3, [pc, #144]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141c:	4a23      	ldr	r2, [pc, #140]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 800141e:	f043 0302 	orr.w	r3, r3, #2
 8001422:	6313      	str	r3, [r2, #48]	@ 0x30
 8001424:	4b21      	ldr	r3, [pc, #132]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 8001426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	4b1e      	ldr	r3, [pc, #120]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 8001432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001434:	4a1d      	ldr	r2, [pc, #116]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6313      	str	r3, [r2, #48]	@ 0x30
 800143c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ac <HAL_UART_MspInit+0xf8>)
 800143e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001448:	2380      	movs	r3, #128	@ 0x80
 800144a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144e:	2302      	movs	r3, #2
 8001450:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001460:	2307      	movs	r3, #7
 8001462:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800146a:	4619      	mov	r1, r3
 800146c:	4810      	ldr	r0, [pc, #64]	@ (80014b0 <HAL_UART_MspInit+0xfc>)
 800146e:	f000 feaf 	bl	80021d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001472:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001476:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001486:	2303      	movs	r3, #3
 8001488:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800148c:	2307      	movs	r3, #7
 800148e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001492:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001496:	4619      	mov	r1, r3
 8001498:	4806      	ldr	r0, [pc, #24]	@ (80014b4 <HAL_UART_MspInit+0x100>)
 800149a:	f000 fe99 	bl	80021d0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800149e:	bf00      	nop
 80014a0:	37b0      	adds	r7, #176	@ 0xb0
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40011000 	.word	0x40011000
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40020400 	.word	0x40020400
 80014b4:	40020000 	.word	0x40020000

080014b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <NMI_Handler+0x4>

080014c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <HardFault_Handler+0x4>

080014c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <MemManage_Handler+0x4>

080014d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <BusFault_Handler+0x4>

080014d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <UsageFault_Handler+0x4>

080014e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800150e:	f000 f9ff 	bl	8001910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
	...

08001518 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <SystemInit+0x20>)
 800151e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001522:	4a05      	ldr	r2, [pc, #20]	@ (8001538 <SystemInit+0x20>)
 8001524:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001528:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8001544:	4a04      	ldr	r2, [pc, #16]	@ (8001558 <tfp_init+0x1c>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6013      	str	r3, [r2, #0]
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	200000d8 	.word	0x200000d8

0800155c <_tfp_putc>:

static void _tfp_putc(char c) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 8001566:	4b07      	ldr	r3, [pc, #28]	@ (8001584 <_tfp_putc+0x28>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d006      	beq.n	800157c <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 800156e:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <_tfp_putc+0x28>)
 8001570:	6818      	ldr	r0, [r3, #0]
 8001572:	1df9      	adds	r1, r7, #7
 8001574:	2364      	movs	r3, #100	@ 0x64
 8001576:	2201      	movs	r2, #1
 8001578:	f002 f8ea 	bl	8003750 <HAL_UART_Transmit>
    }
}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	200000d8 	.word	0x200000d8

08001588 <_tfp_puts>:

static void _tfp_puts(char *s) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 8001590:	e006      	b.n	80015a0 <_tfp_puts+0x18>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	607a      	str	r2, [r7, #4]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ffde 	bl	800155c <_tfp_putc>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1f4      	bne.n	8001592 <_tfp_puts+0xa>
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
	...

080015b4 <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 80015b4:	b5b0      	push	{r4, r5, r7, lr}
 80015b6:	b090      	sub	sp, #64	@ 0x40
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 80015be:	4b1e      	ldr	r3, [pc, #120]	@ (8001638 <_tfp_print_unsigned+0x84>)
 80015c0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80015c4:	461d      	mov	r5, r3
 80015c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ca:	682b      	ldr	r3, [r5, #0]
 80015cc:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d11a      	bne.n	800160e <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 80015d8:	2030      	movs	r0, #48	@ 0x30
 80015da:	f7ff ffbf 	bl	800155c <_tfp_putc>
 80015de:	e028      	b.n	8001632 <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80015e8:	fb01 f202 	mul.w	r2, r1, r2
 80015ec:	1a9a      	subs	r2, r3, r2
 80015ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015f0:	1c59      	adds	r1, r3, #1
 80015f2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80015f4:	3240      	adds	r2, #64	@ 0x40
 80015f6:	443a      	add	r2, r7
 80015f8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80015fc:	3340      	adds	r3, #64	@ 0x40
 80015fe:	443b      	add	r3, r7
 8001600:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	fbb2 f3f3 	udiv	r3, r2, r3
 800160c:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1e5      	bne.n	80015e0 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 8001614:	e00a      	b.n	800162c <_tfp_print_unsigned+0x78>
 8001616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001618:	3b01      	subs	r3, #1
 800161a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800161c:	f107 0208 	add.w	r2, r7, #8
 8001620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001622:	4413      	add	r3, r2
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff ff98 	bl	800155c <_tfp_putc>
 800162c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800162e:	2b00      	cmp	r3, #0
 8001630:	dcf1      	bgt.n	8001616 <_tfp_print_unsigned+0x62>
}
 8001632:	3740      	adds	r7, #64	@ 0x40
 8001634:	46bd      	mov	sp, r7
 8001636:	bdb0      	pop	{r4, r5, r7, pc}
 8001638:	080079b8 	.word	0x080079b8

0800163c <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2b00      	cmp	r3, #0
 8001648:	da05      	bge.n	8001656 <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 800164a:	202d      	movs	r0, #45	@ 0x2d
 800164c:	f7ff ff86 	bl	800155c <_tfp_putc>
        i = -i;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	425b      	negs	r3, r3
 8001654:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	210a      	movs	r1, #10
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff ffaa 	bl	80015b4 <_tfp_print_unsigned>
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 8001668:	b40f      	push	{r0, r1, r2, r3}
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 8001676:	e09d      	b.n	80017b4 <tfp_printf+0x14c>
        if (ch != '%') {
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	2b25      	cmp	r3, #37	@ 0x25
 800167c:	d004      	beq.n	8001688 <tfp_printf+0x20>
            _tfp_putc(ch);
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff ff6b 	bl	800155c <_tfp_putc>
            continue;
 8001686:	e095      	b.n	80017b4 <tfp_printf+0x14c>
        }
        ch = *fmt++;
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	613a      	str	r2, [r7, #16]
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 8097 	beq.w	80017c8 <tfp_printf+0x160>
 800169a:	2b00      	cmp	r3, #0
 800169c:	f2c0 8085 	blt.w	80017aa <tfp_printf+0x142>
 80016a0:	2b78      	cmp	r3, #120	@ 0x78
 80016a2:	f300 8082 	bgt.w	80017aa <tfp_printf+0x142>
 80016a6:	2b58      	cmp	r3, #88	@ 0x58
 80016a8:	db7f      	blt.n	80017aa <tfp_printf+0x142>
 80016aa:	3b58      	subs	r3, #88	@ 0x58
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d87c      	bhi.n	80017aa <tfp_printf+0x142>
 80016b0:	a201      	add	r2, pc, #4	@ (adr r2, 80016b8 <tfp_printf+0x50>)
 80016b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b6:	bf00      	nop
 80016b8:	08001781 	.word	0x08001781
 80016bc:	080017ab 	.word	0x080017ab
 80016c0:	080017ab 	.word	0x080017ab
 80016c4:	080017ab 	.word	0x080017ab
 80016c8:	080017ab 	.word	0x080017ab
 80016cc:	080017ab 	.word	0x080017ab
 80016d0:	080017ab 	.word	0x080017ab
 80016d4:	080017ab 	.word	0x080017ab
 80016d8:	080017ab 	.word	0x080017ab
 80016dc:	080017ab 	.word	0x080017ab
 80016e0:	080017ab 	.word	0x080017ab
 80016e4:	0800173d 	.word	0x0800173d
 80016e8:	0800175f 	.word	0x0800175f
 80016ec:	080017ab 	.word	0x080017ab
 80016f0:	080017ab 	.word	0x080017ab
 80016f4:	080017ab 	.word	0x080017ab
 80016f8:	080017ab 	.word	0x080017ab
 80016fc:	080017ab 	.word	0x080017ab
 8001700:	080017ab 	.word	0x080017ab
 8001704:	080017ab 	.word	0x080017ab
 8001708:	080017ab 	.word	0x080017ab
 800170c:	080017ab 	.word	0x080017ab
 8001710:	080017ab 	.word	0x080017ab
 8001714:	080017ab 	.word	0x080017ab
 8001718:	08001793 	.word	0x08001793
 800171c:	080017ab 	.word	0x080017ab
 8001720:	080017ab 	.word	0x080017ab
 8001724:	0800174f 	.word	0x0800174f
 8001728:	080017ab 	.word	0x080017ab
 800172c:	0800176f 	.word	0x0800176f
 8001730:	080017ab 	.word	0x080017ab
 8001734:	080017ab 	.word	0x080017ab
 8001738:	08001781 	.word	0x08001781
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	1d1a      	adds	r2, r3, #4
 8001740:	603a      	str	r2, [r7, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff08 	bl	800155c <_tfp_putc>
 800174c:	e032      	b.n	80017b4 <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	1d1a      	adds	r2, r3, #4
 8001752:	603a      	str	r2, [r7, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff ff16 	bl	8001588 <_tfp_puts>
 800175c:	e02a      	b.n	80017b4 <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	1d1a      	adds	r2, r3, #4
 8001762:	603a      	str	r2, [r7, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ff68 	bl	800163c <_tfp_print_signed>
 800176c:	e022      	b.n	80017b4 <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	1d1a      	adds	r2, r3, #4
 8001772:	603a      	str	r2, [r7, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	210a      	movs	r1, #10
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff1b 	bl	80015b4 <_tfp_print_unsigned>
 800177e:	e019      	b.n	80017b4 <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	1d1a      	adds	r2, r3, #4
 8001784:	603a      	str	r2, [r7, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2110      	movs	r1, #16
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff12 	bl	80015b4 <_tfp_print_unsigned>
 8001790:	e010      	b.n	80017b4 <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 8001792:	4811      	ldr	r0, [pc, #68]	@ (80017d8 <tfp_printf+0x170>)
 8001794:	f7ff fef8 	bl	8001588 <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	1d1a      	adds	r2, r3, #4
 800179c:	603a      	str	r2, [r7, #0]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2110      	movs	r1, #16
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff ff06 	bl	80015b4 <_tfp_print_unsigned>
                break;
 80017a8:	e004      	b.n	80017b4 <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fed5 	bl	800155c <_tfp_putc>
 80017b2:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1c5a      	adds	r2, r3, #1
 80017b8:	613a      	str	r2, [r7, #16]
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	71fb      	strb	r3, [r7, #7]
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f47f af59 	bne.w	8001678 <tfp_printf+0x10>
        }
    }
end:
 80017c6:	e000      	b.n	80017ca <tfp_printf+0x162>
            case 0: goto end;
 80017c8:	bf00      	nop
    va_end(va);
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017d4:	b004      	add	sp, #16
 80017d6:	4770      	bx	lr
 80017d8:	080079cc 	.word	0x080079cc

080017dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001814 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017e0:	f7ff fe9a 	bl	8001518 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017e4:	480c      	ldr	r0, [pc, #48]	@ (8001818 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017e6:	490d      	ldr	r1, [pc, #52]	@ (800181c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001820 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017ec:	e002      	b.n	80017f4 <LoopCopyDataInit>

080017ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017f2:	3304      	adds	r3, #4

080017f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f8:	d3f9      	bcc.n	80017ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001828 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001800:	e001      	b.n	8001806 <LoopFillZerobss>

08001802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001804:	3204      	adds	r2, #4

08001806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001808:	d3fb      	bcc.n	8001802 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800180a:	f005 fc0b 	bl	8007024 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800180e:	f7ff fba1 	bl	8000f54 <main>
  bx  lr    
 8001812:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001814:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800181c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001820:	08007e24 	.word	0x08007e24
  ldr r2, =_sbss
 8001824:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001828:	200000fc 	.word	0x200000fc

0800182c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800182c:	e7fe      	b.n	800182c <ADC_IRQHandler>

0800182e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001832:	2003      	movs	r0, #3
 8001834:	f000 f978 	bl	8001b28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001838:	2000      	movs	r0, #0
 800183a:	f000 f839 	bl	80018b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800183e:	f7ff fd95 	bl	800136c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
}
 8001844:	4618      	mov	r0, r3
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 800184c:	4b13      	ldr	r3, [pc, #76]	@ (800189c <HAL_DeInit+0x54>)
 800184e:	f04f 32ff 	mov.w	r2, #4294967295
 8001852:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001854:	4b11      	ldr	r3, [pc, #68]	@ (800189c <HAL_DeInit+0x54>)
 8001856:	2200      	movs	r2, #0
 8001858:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 800185a:	4b10      	ldr	r3, [pc, #64]	@ (800189c <HAL_DeInit+0x54>)
 800185c:	f04f 32ff 	mov.w	r2, #4294967295
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001862:	4b0e      	ldr	r3, [pc, #56]	@ (800189c <HAL_DeInit+0x54>)
 8001864:	2200      	movs	r2, #0
 8001866:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001868:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <HAL_DeInit+0x54>)
 800186a:	f04f 32ff 	mov.w	r2, #4294967295
 800186e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001870:	4b0a      	ldr	r3, [pc, #40]	@ (800189c <HAL_DeInit+0x54>)
 8001872:	2200      	movs	r2, #0
 8001874:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8001876:	4b09      	ldr	r3, [pc, #36]	@ (800189c <HAL_DeInit+0x54>)
 8001878:	f04f 32ff 	mov.w	r2, #4294967295
 800187c:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800187e:	4b07      	ldr	r3, [pc, #28]	@ (800189c <HAL_DeInit+0x54>)
 8001880:	2200      	movs	r2, #0
 8001882:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <HAL_DeInit+0x54>)
 8001886:	f04f 32ff 	mov.w	r2, #4294967295
 800188a:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 800188c:	4b03      	ldr	r3, [pc, #12]	@ (800189c <HAL_DeInit+0x54>)
 800188e:	2200      	movs	r2, #0
 8001890:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001892:	f000 f805 	bl	80018a0 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40023800 	.word	0x40023800

080018a0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
	...

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b8:	4b12      	ldr	r3, [pc, #72]	@ (8001904 <HAL_InitTick+0x54>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_InitTick+0x58>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 f955 	bl	8001b7e <HAL_SYSTICK_Config>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e00e      	b.n	80018fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b0f      	cmp	r3, #15
 80018e2:	d80a      	bhi.n	80018fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e4:	2200      	movs	r2, #0
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ec:	f000 f927 	bl	8001b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f0:	4a06      	ldr	r2, [pc, #24]	@ (800190c <HAL_InitTick+0x5c>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e000      	b.n	80018fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000000 	.word	0x20000000
 8001908:	20000008 	.word	0x20000008
 800190c:	20000004 	.word	0x20000004

08001910 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <HAL_IncTick+0x20>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461a      	mov	r2, r3
 800191a:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <HAL_IncTick+0x24>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4413      	add	r3, r2
 8001920:	4a04      	ldr	r2, [pc, #16]	@ (8001934 <HAL_IncTick+0x24>)
 8001922:	6013      	str	r3, [r2, #0]
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000008 	.word	0x20000008
 8001934:	200000dc 	.word	0x200000dc

08001938 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return uwTick;
 800193c:	4b03      	ldr	r3, [pc, #12]	@ (800194c <HAL_GetTick+0x14>)
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	4618      	mov	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	200000dc 	.word	0x200000dc

08001950 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001958:	f7ff ffee 	bl	8001938 <HAL_GetTick>
 800195c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001968:	d005      	beq.n	8001976 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800196a:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <HAL_Delay+0x44>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	461a      	mov	r2, r3
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	4413      	add	r3, r2
 8001974:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001976:	bf00      	nop
 8001978:	f7ff ffde 	bl	8001938 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	429a      	cmp	r2, r3
 8001986:	d8f7      	bhi.n	8001978 <HAL_Delay+0x28>
  {
  }
}
 8001988:	bf00      	nop
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000008 	.word	0x20000008

08001998 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <__NVIC_SetPriorityGrouping+0x40>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019b4:	4013      	ands	r3, r2
 80019b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019c0:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <__NVIC_SetPriorityGrouping+0x44>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019c6:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <__NVIC_SetPriorityGrouping+0x40>)
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	60d3      	str	r3, [r2, #12]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	e000ed00 	.word	0xe000ed00
 80019dc:	05fa0000 	.word	0x05fa0000

080019e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e4:	4b04      	ldr	r3, [pc, #16]	@ (80019f8 <__NVIC_GetPriorityGrouping+0x18>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	0a1b      	lsrs	r3, r3, #8
 80019ea:	f003 0307 	and.w	r3, r3, #7
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	6039      	str	r1, [r7, #0]
 8001a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	db0a      	blt.n	8001a26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	490c      	ldr	r1, [pc, #48]	@ (8001a48 <__NVIC_SetPriority+0x4c>)
 8001a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1a:	0112      	lsls	r2, r2, #4
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	440b      	add	r3, r1
 8001a20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a24:	e00a      	b.n	8001a3c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	4908      	ldr	r1, [pc, #32]	@ (8001a4c <__NVIC_SetPriority+0x50>)
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	3b04      	subs	r3, #4
 8001a34:	0112      	lsls	r2, r2, #4
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	440b      	add	r3, r1
 8001a3a:	761a      	strb	r2, [r3, #24]
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000e100 	.word	0xe000e100
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b089      	sub	sp, #36	@ 0x24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	f1c3 0307 	rsb	r3, r3, #7
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	bf28      	it	cs
 8001a6e:	2304      	movcs	r3, #4
 8001a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3304      	adds	r3, #4
 8001a76:	2b06      	cmp	r3, #6
 8001a78:	d902      	bls.n	8001a80 <NVIC_EncodePriority+0x30>
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	3b03      	subs	r3, #3
 8001a7e:	e000      	b.n	8001a82 <NVIC_EncodePriority+0x32>
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a84:	f04f 32ff 	mov.w	r2, #4294967295
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43da      	mvns	r2, r3
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	401a      	ands	r2, r3
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a98:	f04f 31ff 	mov.w	r1, #4294967295
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa2:	43d9      	mvns	r1, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa8:	4313      	orrs	r3, r2
         );
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3724      	adds	r7, #36	@ 0x24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
	...

08001ab8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001abc:	f3bf 8f4f 	dsb	sy
}
 8001ac0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001ac2:	4b06      	ldr	r3, [pc, #24]	@ (8001adc <__NVIC_SystemReset+0x24>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001aca:	4904      	ldr	r1, [pc, #16]	@ (8001adc <__NVIC_SystemReset+0x24>)
 8001acc:	4b04      	ldr	r3, [pc, #16]	@ (8001ae0 <__NVIC_SystemReset+0x28>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ad2:	f3bf 8f4f 	dsb	sy
}
 8001ad6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001ad8:	bf00      	nop
 8001ada:	e7fd      	b.n	8001ad8 <__NVIC_SystemReset+0x20>
 8001adc:	e000ed00 	.word	0xe000ed00
 8001ae0:	05fa0004 	.word	0x05fa0004

08001ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001af4:	d301      	bcc.n	8001afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001af6:	2301      	movs	r3, #1
 8001af8:	e00f      	b.n	8001b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001afa:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <SysTick_Config+0x40>)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b02:	210f      	movs	r1, #15
 8001b04:	f04f 30ff 	mov.w	r0, #4294967295
 8001b08:	f7ff ff78 	bl	80019fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b0c:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <SysTick_Config+0x40>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b12:	4b04      	ldr	r3, [pc, #16]	@ (8001b24 <SysTick_Config+0x40>)
 8001b14:	2207      	movs	r2, #7
 8001b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	e000e010 	.word	0xe000e010

08001b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ff31 	bl	8001998 <__NVIC_SetPriorityGrouping>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b086      	sub	sp, #24
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	4603      	mov	r3, r0
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	607a      	str	r2, [r7, #4]
 8001b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b50:	f7ff ff46 	bl	80019e0 <__NVIC_GetPriorityGrouping>
 8001b54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	68b9      	ldr	r1, [r7, #8]
 8001b5a:	6978      	ldr	r0, [r7, #20]
 8001b5c:	f7ff ff78 	bl	8001a50 <NVIC_EncodePriority>
 8001b60:	4602      	mov	r2, r0
 8001b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b66:	4611      	mov	r1, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff ff47 	bl	80019fc <__NVIC_SetPriority>
}
 8001b6e:	bf00      	nop
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001b7a:	f7ff ff9d 	bl	8001ab8 <__NVIC_SystemReset>

08001b7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b082      	sub	sp, #8
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f7ff ffac 	bl	8001ae4 <SysTick_Config>
 8001b8c:	4603      	mov	r3, r0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001b9c:	f3bf 8f5f 	dmb	sy
}
 8001ba0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001ba2:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <HAL_MPU_Disable+0x28>)
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba6:	4a06      	ldr	r2, [pc, #24]	@ (8001bc0 <HAL_MPU_Disable+0x28>)
 8001ba8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bac:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001bae:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_MPU_Disable+0x2c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	605a      	str	r2, [r3, #4]
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	e000ed00 	.word	0xe000ed00
 8001bc4:	e000ed90 	.word	0xe000ed90

08001bc8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8001c00 <HAL_MPU_Enable+0x38>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001bda:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <HAL_MPU_Enable+0x3c>)
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	4a09      	ldr	r2, [pc, #36]	@ (8001c04 <HAL_MPU_Enable+0x3c>)
 8001be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001be6:	f3bf 8f4f 	dsb	sy
}
 8001bea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bec:	f3bf 8f6f 	isb	sy
}
 8001bf0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000ed90 	.word	0xe000ed90
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	785a      	ldrb	r2, [r3, #1]
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_MPU_ConfigRegion+0x7c>)
 8001c16:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001c18:	4b1a      	ldr	r3, [pc, #104]	@ (8001c84 <HAL_MPU_ConfigRegion+0x7c>)
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	4a19      	ldr	r2, [pc, #100]	@ (8001c84 <HAL_MPU_ConfigRegion+0x7c>)
 8001c1e:	f023 0301 	bic.w	r3, r3, #1
 8001c22:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001c24:	4a17      	ldr	r2, [pc, #92]	@ (8001c84 <HAL_MPU_ConfigRegion+0x7c>)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7b1b      	ldrb	r3, [r3, #12]
 8001c30:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	7adb      	ldrb	r3, [r3, #11]
 8001c36:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	7a9b      	ldrb	r3, [r3, #10]
 8001c3e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	7b5b      	ldrb	r3, [r3, #13]
 8001c46:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7b9b      	ldrb	r3, [r3, #14]
 8001c4e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	7bdb      	ldrb	r3, [r3, #15]
 8001c56:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	7a5b      	ldrb	r3, [r3, #9]
 8001c5e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	7a1b      	ldrb	r3, [r3, #8]
 8001c66:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c68:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	7812      	ldrb	r2, [r2, #0]
 8001c6e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c70:	4a04      	ldr	r2, [pc, #16]	@ (8001c84 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c72:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c74:	6113      	str	r3, [r2, #16]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000ed90 	.word	0xe000ed90

08001c88 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001c96:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <HAL_FLASH_Program+0xac>)
 8001c98:	7d1b      	ldrb	r3, [r3, #20]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d101      	bne.n	8001ca2 <HAL_FLASH_Program+0x1a>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e043      	b.n	8001d2a <HAL_FLASH_Program+0xa2>
 8001ca2:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <HAL_FLASH_Program+0xac>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ca8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001cac:	f000 f884 	bl	8001db8 <FLASH_WaitForLastOperation>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d133      	bne.n	8001d22 <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2b03      	cmp	r3, #3
 8001cbe:	d823      	bhi.n	8001d08 <HAL_FLASH_Program+0x80>
 8001cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc8 <HAL_FLASH_Program+0x40>)
 8001cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc6:	bf00      	nop
 8001cc8:	08001cd9 	.word	0x08001cd9
 8001ccc:	08001ce5 	.word	0x08001ce5
 8001cd0:	08001cf1 	.word	0x08001cf1
 8001cd4:	08001cfd 	.word	0x08001cfd
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8001cd8:	783b      	ldrb	r3, [r7, #0]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	68b8      	ldr	r0, [r7, #8]
 8001cde:	f000 f92d 	bl	8001f3c <FLASH_Program_Byte>
        break;
 8001ce2:	e012      	b.n	8001d0a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001ce4:	883b      	ldrh	r3, [r7, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	68b8      	ldr	r0, [r7, #8]
 8001cea:	f000 f901 	bl	8001ef0 <FLASH_Program_HalfWord>
        break;
 8001cee:	e00c      	b.n	8001d0a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	68b8      	ldr	r0, [r7, #8]
 8001cf6:	f000 f8d5 	bl	8001ea4 <FLASH_Program_Word>
        break;
 8001cfa:	e006      	b.n	8001d0a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8001cfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d00:	68b8      	ldr	r0, [r7, #8]
 8001d02:	f000 f899 	bl	8001e38 <FLASH_Program_DoubleWord>
        break;
 8001d06:	e000      	b.n	8001d0a <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 8001d08:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d0a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d0e:	f000 f853 	bl	8001db8 <FLASH_WaitForLastOperation>
 8001d12:	4603      	mov	r3, r0
 8001d14:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001d16:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <HAL_FLASH_Program+0xb0>)
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	4a07      	ldr	r2, [pc, #28]	@ (8001d38 <HAL_FLASH_Program+0xb0>)
 8001d1c:	f023 0301 	bic.w	r3, r3, #1
 8001d20:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d22:	4b04      	ldr	r3, [pc, #16]	@ (8001d34 <HAL_FLASH_Program+0xac>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	751a      	strb	r2, [r3, #20]

  return status;
 8001d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200000e0 	.word	0x200000e0
 8001d38:	40023c00 	.word	0x40023c00

08001d3c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001d42:	2300      	movs	r3, #0
 8001d44:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001d46:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <HAL_FLASH_Unlock+0x38>)
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	da0b      	bge.n	8001d66 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001d4e:	4b09      	ldr	r3, [pc, #36]	@ (8001d74 <HAL_FLASH_Unlock+0x38>)
 8001d50:	4a09      	ldr	r2, [pc, #36]	@ (8001d78 <HAL_FLASH_Unlock+0x3c>)
 8001d52:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001d54:	4b07      	ldr	r3, [pc, #28]	@ (8001d74 <HAL_FLASH_Unlock+0x38>)
 8001d56:	4a09      	ldr	r2, [pc, #36]	@ (8001d7c <HAL_FLASH_Unlock+0x40>)
 8001d58:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001d5a:	4b06      	ldr	r3, [pc, #24]	@ (8001d74 <HAL_FLASH_Unlock+0x38>)
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	da01      	bge.n	8001d66 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001d66:	79fb      	ldrb	r3, [r7, #7]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	40023c00 	.word	0x40023c00
 8001d78:	45670123 	.word	0x45670123
 8001d7c:	cdef89ab 	.word	0xcdef89ab

08001d80 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001d84:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <HAL_FLASH_Lock+0x1c>)
 8001d86:	691b      	ldr	r3, [r3, #16]
 8001d88:	4a04      	ldr	r2, [pc, #16]	@ (8001d9c <HAL_FLASH_Lock+0x1c>)
 8001d8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001d8e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	40023c00 	.word	0x40023c00

08001da0 <HAL_FLASH_GetError>:
  *            @arg FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8001da4:	4b03      	ldr	r3, [pc, #12]	@ (8001db4 <HAL_FLASH_GetError+0x14>)
 8001da6:	699b      	ldr	r3, [r3, #24]
}  
 8001da8:	4618      	mov	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	200000e0 	.word	0x200000e0

08001db8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <FLASH_WaitForLastOperation+0x78>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001dca:	f7ff fdb5 	bl	8001938 <HAL_GetTick>
 8001dce:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001dd0:	e010      	b.n	8001df4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd8:	d00c      	beq.n	8001df4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d007      	beq.n	8001df0 <FLASH_WaitForLastOperation+0x38>
 8001de0:	f7ff fdaa 	bl	8001938 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d201      	bcs.n	8001df4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e019      	b.n	8001e28 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001df4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e34 <FLASH_WaitForLastOperation+0x7c>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1e8      	bne.n	8001dd2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8001e00:	4b0c      	ldr	r3, [pc, #48]	@ (8001e34 <FLASH_WaitForLastOperation+0x7c>)
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001e0c:	f000 f8ba 	bl	8001f84 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e009      	b.n	8001e28 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001e14:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <FLASH_WaitForLastOperation+0x7c>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d002      	beq.n	8001e26 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e20:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <FLASH_WaitForLastOperation+0x7c>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
  
}  
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	200000e0 	.word	0x200000e0
 8001e34:	40023c00 	.word	0x40023c00

08001e38 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001e44:	4b16      	ldr	r3, [pc, #88]	@ (8001ea0 <FLASH_Program_DoubleWord+0x68>)
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	4a15      	ldr	r2, [pc, #84]	@ (8001ea0 <FLASH_Program_DoubleWord+0x68>)
 8001e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e4e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001e50:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <FLASH_Program_DoubleWord+0x68>)
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	4a12      	ldr	r2, [pc, #72]	@ (8001ea0 <FLASH_Program_DoubleWord+0x68>)
 8001e56:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001e5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <FLASH_Program_DoubleWord+0x68>)
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea0 <FLASH_Program_DoubleWord+0x68>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001e6e:	f3bf 8f6f 	isb	sy
}
 8001e72:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001e74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	f04f 0300 	mov.w	r3, #0
 8001e80:	000a      	movs	r2, r1
 8001e82:	2300      	movs	r3, #0
 8001e84:	68f9      	ldr	r1, [r7, #12]
 8001e86:	3104      	adds	r1, #4
 8001e88:	4613      	mov	r3, r2
 8001e8a:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e8c:	f3bf 8f4f 	dsb	sy
}
 8001e90:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001e92:	bf00      	nop
 8001e94:	3714      	adds	r7, #20
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40023c00 	.word	0x40023c00

08001ea4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001eae:	4b0f      	ldr	r3, [pc, #60]	@ (8001eec <FLASH_Program_Word+0x48>)
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	4a0e      	ldr	r2, [pc, #56]	@ (8001eec <FLASH_Program_Word+0x48>)
 8001eb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001eb8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001eba:	4b0c      	ldr	r3, [pc, #48]	@ (8001eec <FLASH_Program_Word+0x48>)
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	4a0b      	ldr	r2, [pc, #44]	@ (8001eec <FLASH_Program_Word+0x48>)
 8001ec0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ec4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ec6:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <FLASH_Program_Word+0x48>)
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	4a08      	ldr	r2, [pc, #32]	@ (8001eec <FLASH_Program_Word+0x48>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ed8:	f3bf 8f4f 	dsb	sy
}
 8001edc:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40023c00 	.word	0x40023c00

08001ef0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001efc:	4b0e      	ldr	r3, [pc, #56]	@ (8001f38 <FLASH_Program_HalfWord+0x48>)
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	4a0d      	ldr	r2, [pc, #52]	@ (8001f38 <FLASH_Program_HalfWord+0x48>)
 8001f02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001f08:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <FLASH_Program_HalfWord+0x48>)
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f38 <FLASH_Program_HalfWord+0x48>)
 8001f0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f14:	4b08      	ldr	r3, [pc, #32]	@ (8001f38 <FLASH_Program_HalfWord+0x48>)
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	4a07      	ldr	r2, [pc, #28]	@ (8001f38 <FLASH_Program_HalfWord+0x48>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	887a      	ldrh	r2, [r7, #2]
 8001f24:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f26:	f3bf 8f4f 	dsb	sy
}
 8001f2a:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	40023c00 	.word	0x40023c00

08001f3c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001f48:	4b0d      	ldr	r3, [pc, #52]	@ (8001f80 <FLASH_Program_Byte+0x44>)
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <FLASH_Program_Byte+0x44>)
 8001f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001f54:	4b0a      	ldr	r3, [pc, #40]	@ (8001f80 <FLASH_Program_Byte+0x44>)
 8001f56:	4a0a      	ldr	r2, [pc, #40]	@ (8001f80 <FLASH_Program_Byte+0x44>)
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f5c:	4b08      	ldr	r3, [pc, #32]	@ (8001f80 <FLASH_Program_Byte+0x44>)
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	4a07      	ldr	r2, [pc, #28]	@ (8001f80 <FLASH_Program_Byte+0x44>)
 8001f62:	f043 0301 	orr.w	r3, r3, #1
 8001f66:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	78fa      	ldrb	r2, [r7, #3]
 8001f6c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f6e:	f3bf 8f4f 	dsb	sy
}
 8001f72:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	40023c00 	.word	0x40023c00

08001f84 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001f88:	4b21      	ldr	r3, [pc, #132]	@ (8002010 <FLASH_SetErrorCode+0x8c>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001f94:	4b1f      	ldr	r3, [pc, #124]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	f043 0320 	orr.w	r3, r3, #32
 8001f9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001f9e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8002010 <FLASH_SetErrorCode+0x8c>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	f003 0310 	and.w	r3, r3, #16
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d005      	beq.n	8001fb8 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001fac:	4b19      	ldr	r3, [pc, #100]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	f043 0310 	orr.w	r3, r3, #16
 8001fb4:	4a17      	ldr	r2, [pc, #92]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001fb6:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001fb8:	4b15      	ldr	r3, [pc, #84]	@ (8002010 <FLASH_SetErrorCode+0x8c>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d005      	beq.n	8001fd0 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001fc4:	4b13      	ldr	r3, [pc, #76]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	f043 0308 	orr.w	r3, r3, #8
 8001fcc:	4a11      	ldr	r2, [pc, #68]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001fce:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <FLASH_SetErrorCode+0x8c>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d005      	beq.n	8001fe8 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	f043 0304 	orr.w	r3, r3, #4
 8001fe4:	4a0b      	ldr	r2, [pc, #44]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001fe6:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8001fe8:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <FLASH_SetErrorCode+0x8c>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8001ff4:	4b07      	ldr	r3, [pc, #28]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	4a05      	ldr	r2, [pc, #20]	@ (8002014 <FLASH_SetErrorCode+0x90>)
 8001ffe:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8002000:	4b03      	ldr	r3, [pc, #12]	@ (8002010 <FLASH_SetErrorCode+0x8c>)
 8002002:	22f2      	movs	r2, #242	@ 0xf2
 8002004:	60da      	str	r2, [r3, #12]
}
 8002006:	bf00      	nop
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	40023c00 	.word	0x40023c00
 8002014:	200000e0 	.word	0x200000e0

08002018 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002026:	4b2f      	ldr	r3, [pc, #188]	@ (80020e4 <HAL_FLASHEx_Erase+0xcc>)
 8002028:	7d1b      	ldrb	r3, [r3, #20]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <HAL_FLASHEx_Erase+0x1a>
 800202e:	2302      	movs	r3, #2
 8002030:	e053      	b.n	80020da <HAL_FLASHEx_Erase+0xc2>
 8002032:	4b2c      	ldr	r3, [pc, #176]	@ (80020e4 <HAL_FLASHEx_Erase+0xcc>)
 8002034:	2201      	movs	r2, #1
 8002036:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002038:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800203c:	f7ff febc 	bl	8001db8 <FLASH_WaitForLastOperation>
 8002040:	4603      	mov	r3, r0
 8002042:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d143      	bne.n	80020d2 <HAL_FLASHEx_Erase+0xba>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	f04f 32ff 	mov.w	r2, #4294967295
 8002050:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d112      	bne.n	8002080 <HAL_FLASHEx_Erase+0x68>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	4618      	mov	r0, r3
 8002062:	f000 f843 	bl	80020ec <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002066:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800206a:	f7ff fea5 	bl	8001db8 <FLASH_WaitForLastOperation>
 800206e:	4603      	mov	r3, r0
 8002070:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002072:	4b1d      	ldr	r3, [pc, #116]	@ (80020e8 <HAL_FLASHEx_Erase+0xd0>)
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	4a1c      	ldr	r2, [pc, #112]	@ (80020e8 <HAL_FLASHEx_Erase+0xd0>)
 8002078:	f023 0304 	bic.w	r3, r3, #4
 800207c:	6113      	str	r3, [r2, #16]
 800207e:	e028      	b.n	80020d2 <HAL_FLASHEx_Erase+0xba>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	e01c      	b.n	80020c2 <HAL_FLASHEx_Erase+0xaa>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	b2db      	uxtb	r3, r3
 800208e:	4619      	mov	r1, r3
 8002090:	68b8      	ldr	r0, [r7, #8]
 8002092:	f000 f851 	bl	8002138 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002096:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800209a:	f7ff fe8d 	bl	8001db8 <FLASH_WaitForLastOperation>
 800209e:	4603      	mov	r3, r0
 80020a0:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80020a2:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <HAL_FLASHEx_Erase+0xd0>)
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	4a10      	ldr	r2, [pc, #64]	@ (80020e8 <HAL_FLASHEx_Erase+0xd0>)
 80020a8:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80020ac:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_FLASHEx_Erase+0xa4>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	601a      	str	r2, [r3, #0]
          break;
 80020ba:	e00a      	b.n	80020d2 <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	3301      	adds	r3, #1
 80020c0:	60bb      	str	r3, [r7, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	4413      	add	r3, r2
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d3da      	bcc.n	8002088 <HAL_FLASHEx_Erase+0x70>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80020d2:	4b04      	ldr	r3, [pc, #16]	@ (80020e4 <HAL_FLASHEx_Erase+0xcc>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	751a      	strb	r2, [r3, #20]

  return status;
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200000e0 	.word	0x200000e0
 80020e8:	40023c00 	.word	0x40023c00

080020ec <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 80020f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002134 <FLASH_MassErase+0x48>)
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002134 <FLASH_MassErase+0x48>)
 80020fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002100:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002102:	4b0c      	ldr	r3, [pc, #48]	@ (8002134 <FLASH_MassErase+0x48>)
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	4a0b      	ldr	r2, [pc, #44]	@ (8002134 <FLASH_MassErase+0x48>)
 8002108:	f043 0304 	orr.w	r3, r3, #4
 800210c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 800210e:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <FLASH_MassErase+0x48>)
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	021b      	lsls	r3, r3, #8
 8002116:	4313      	orrs	r3, r2
 8002118:	4a06      	ldr	r2, [pc, #24]	@ (8002134 <FLASH_MassErase+0x48>)
 800211a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800211e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8002120:	f3bf 8f4f 	dsb	sy
}
 8002124:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40023c00 	.word	0x40023c00

08002138 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002148:	78fb      	ldrb	r3, [r7, #3]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d102      	bne.n	8002154 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	e010      	b.n	8002176 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002154:	78fb      	ldrb	r3, [r7, #3]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d103      	bne.n	8002162 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800215a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	e009      	b.n	8002176 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002162:	78fb      	ldrb	r3, [r7, #3]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d103      	bne.n	8002170 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002168:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	e002      	b.n	8002176 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002170:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002174:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8002176:	4b15      	ldr	r3, [pc, #84]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	4a14      	ldr	r2, [pc, #80]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 800217c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002180:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002182:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 8002184:	691a      	ldr	r2, [r3, #16]
 8002186:	4911      	ldr	r1, [pc, #68]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4313      	orrs	r3, r2
 800218c:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 800218e:	4b0f      	ldr	r3, [pc, #60]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	4a0e      	ldr	r2, [pc, #56]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 8002194:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002198:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800219a:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 800219c:	691a      	ldr	r2, [r3, #16]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	4a09      	ldr	r2, [pc, #36]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 80021a6:	f043 0302 	orr.w	r3, r3, #2
 80021aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80021ac:	4b07      	ldr	r3, [pc, #28]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	4a06      	ldr	r2, [pc, #24]	@ (80021cc <FLASH_Erase_Sector+0x94>)
 80021b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80021b8:	f3bf 8f4f 	dsb	sy
}
 80021bc:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40023c00 	.word	0x40023c00

080021d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b089      	sub	sp, #36	@ 0x24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021e2:	2300      	movs	r3, #0
 80021e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
 80021ee:	e175      	b.n	80024dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80021f0:	2201      	movs	r2, #1
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	4013      	ands	r3, r2
 8002202:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	429a      	cmp	r2, r3
 800220a:	f040 8164 	bne.w	80024d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b01      	cmp	r3, #1
 8002218:	d005      	beq.n	8002226 <HAL_GPIO_Init+0x56>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d130      	bne.n	8002288 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	2203      	movs	r2, #3
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43db      	mvns	r3, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4013      	ands	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800225c:	2201      	movs	r2, #1
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4013      	ands	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	091b      	lsrs	r3, r3, #4
 8002272:	f003 0201 	and.w	r2, r3, #1
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	2b03      	cmp	r3, #3
 8002292:	d017      	beq.n	80022c4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	2203      	movs	r2, #3
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d123      	bne.n	8002318 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	08da      	lsrs	r2, r3, #3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3208      	adds	r2, #8
 80022d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	220f      	movs	r2, #15
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4013      	ands	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	691a      	ldr	r2, [r3, #16]
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4313      	orrs	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	08da      	lsrs	r2, r3, #3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3208      	adds	r2, #8
 8002312:	69b9      	ldr	r1, [r7, #24]
 8002314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	2203      	movs	r2, #3
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 0203 	and.w	r2, r3, #3
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 80be 	beq.w	80024d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235a:	4b66      	ldr	r3, [pc, #408]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	4a65      	ldr	r2, [pc, #404]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 8002360:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002364:	6453      	str	r3, [r2, #68]	@ 0x44
 8002366:	4b63      	ldr	r3, [pc, #396]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002372:	4a61      	ldr	r2, [pc, #388]	@ (80024f8 <HAL_GPIO_Init+0x328>)
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	089b      	lsrs	r3, r3, #2
 8002378:	3302      	adds	r3, #2
 800237a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f003 0303 	and.w	r3, r3, #3
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	220f      	movs	r2, #15
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a58      	ldr	r2, [pc, #352]	@ (80024fc <HAL_GPIO_Init+0x32c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d037      	beq.n	800240e <HAL_GPIO_Init+0x23e>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a57      	ldr	r2, [pc, #348]	@ (8002500 <HAL_GPIO_Init+0x330>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d031      	beq.n	800240a <HAL_GPIO_Init+0x23a>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a56      	ldr	r2, [pc, #344]	@ (8002504 <HAL_GPIO_Init+0x334>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d02b      	beq.n	8002406 <HAL_GPIO_Init+0x236>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a55      	ldr	r2, [pc, #340]	@ (8002508 <HAL_GPIO_Init+0x338>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d025      	beq.n	8002402 <HAL_GPIO_Init+0x232>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a54      	ldr	r2, [pc, #336]	@ (800250c <HAL_GPIO_Init+0x33c>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d01f      	beq.n	80023fe <HAL_GPIO_Init+0x22e>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a53      	ldr	r2, [pc, #332]	@ (8002510 <HAL_GPIO_Init+0x340>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d019      	beq.n	80023fa <HAL_GPIO_Init+0x22a>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a52      	ldr	r2, [pc, #328]	@ (8002514 <HAL_GPIO_Init+0x344>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d013      	beq.n	80023f6 <HAL_GPIO_Init+0x226>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a51      	ldr	r2, [pc, #324]	@ (8002518 <HAL_GPIO_Init+0x348>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d00d      	beq.n	80023f2 <HAL_GPIO_Init+0x222>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a50      	ldr	r2, [pc, #320]	@ (800251c <HAL_GPIO_Init+0x34c>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d007      	beq.n	80023ee <HAL_GPIO_Init+0x21e>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a4f      	ldr	r2, [pc, #316]	@ (8002520 <HAL_GPIO_Init+0x350>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d101      	bne.n	80023ea <HAL_GPIO_Init+0x21a>
 80023e6:	2309      	movs	r3, #9
 80023e8:	e012      	b.n	8002410 <HAL_GPIO_Init+0x240>
 80023ea:	230a      	movs	r3, #10
 80023ec:	e010      	b.n	8002410 <HAL_GPIO_Init+0x240>
 80023ee:	2308      	movs	r3, #8
 80023f0:	e00e      	b.n	8002410 <HAL_GPIO_Init+0x240>
 80023f2:	2307      	movs	r3, #7
 80023f4:	e00c      	b.n	8002410 <HAL_GPIO_Init+0x240>
 80023f6:	2306      	movs	r3, #6
 80023f8:	e00a      	b.n	8002410 <HAL_GPIO_Init+0x240>
 80023fa:	2305      	movs	r3, #5
 80023fc:	e008      	b.n	8002410 <HAL_GPIO_Init+0x240>
 80023fe:	2304      	movs	r3, #4
 8002400:	e006      	b.n	8002410 <HAL_GPIO_Init+0x240>
 8002402:	2303      	movs	r3, #3
 8002404:	e004      	b.n	8002410 <HAL_GPIO_Init+0x240>
 8002406:	2302      	movs	r3, #2
 8002408:	e002      	b.n	8002410 <HAL_GPIO_Init+0x240>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <HAL_GPIO_Init+0x240>
 800240e:	2300      	movs	r3, #0
 8002410:	69fa      	ldr	r2, [r7, #28]
 8002412:	f002 0203 	and.w	r2, r2, #3
 8002416:	0092      	lsls	r2, r2, #2
 8002418:	4093      	lsls	r3, r2
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002420:	4935      	ldr	r1, [pc, #212]	@ (80024f8 <HAL_GPIO_Init+0x328>)
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	089b      	lsrs	r3, r3, #2
 8002426:	3302      	adds	r3, #2
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800242e:	4b3d      	ldr	r3, [pc, #244]	@ (8002524 <HAL_GPIO_Init+0x354>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	43db      	mvns	r3, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4013      	ands	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	4313      	orrs	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002452:	4a34      	ldr	r2, [pc, #208]	@ (8002524 <HAL_GPIO_Init+0x354>)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002458:	4b32      	ldr	r3, [pc, #200]	@ (8002524 <HAL_GPIO_Init+0x354>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	43db      	mvns	r3, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4013      	ands	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d003      	beq.n	800247c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800247c:	4a29      	ldr	r2, [pc, #164]	@ (8002524 <HAL_GPIO_Init+0x354>)
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002482:	4b28      	ldr	r3, [pc, #160]	@ (8002524 <HAL_GPIO_Init+0x354>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	43db      	mvns	r3, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4013      	ands	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002524 <HAL_GPIO_Init+0x354>)
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002524 <HAL_GPIO_Init+0x354>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	43db      	mvns	r3, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4013      	ands	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d003      	beq.n	80024d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024d0:	4a14      	ldr	r2, [pc, #80]	@ (8002524 <HAL_GPIO_Init+0x354>)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3301      	adds	r3, #1
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	2b0f      	cmp	r3, #15
 80024e0:	f67f ae86 	bls.w	80021f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80024e4:	bf00      	nop
 80024e6:	bf00      	nop
 80024e8:	3724      	adds	r7, #36	@ 0x24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40013800 	.word	0x40013800
 80024fc:	40020000 	.word	0x40020000
 8002500:	40020400 	.word	0x40020400
 8002504:	40020800 	.word	0x40020800
 8002508:	40020c00 	.word	0x40020c00
 800250c:	40021000 	.word	0x40021000
 8002510:	40021400 	.word	0x40021400
 8002514:	40021800 	.word	0x40021800
 8002518:	40021c00 	.word	0x40021c00
 800251c:	40022000 	.word	0x40022000
 8002520:	40022400 	.word	0x40022400
 8002524:	40013c00 	.word	0x40013c00

08002528 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	887b      	ldrh	r3, [r7, #2]
 800253a:	4013      	ands	r3, r2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d002      	beq.n	8002546 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002540:	2301      	movs	r3, #1
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	e001      	b.n	800254a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002546:	2300      	movs	r3, #0
 8002548:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	460b      	mov	r3, r1
 8002562:	807b      	strh	r3, [r7, #2]
 8002564:	4613      	mov	r3, r2
 8002566:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002568:	787b      	ldrb	r3, [r7, #1]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d003      	beq.n	8002576 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800256e:	887a      	ldrh	r2, [r7, #2]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002574:	e003      	b.n	800257e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002576:	887b      	ldrh	r3, [r7, #2]
 8002578:	041a      	lsls	r2, r3, #16
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	619a      	str	r2, [r3, #24]
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800258a:	b480      	push	{r7}
 800258c:	b085      	sub	sp, #20
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	460b      	mov	r3, r1
 8002594:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800259c:	887a      	ldrh	r2, [r7, #2]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	4013      	ands	r3, r2
 80025a2:	041a      	lsls	r2, r3, #16
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	43d9      	mvns	r1, r3
 80025a8:	887b      	ldrh	r3, [r7, #2]
 80025aa:	400b      	ands	r3, r1
 80025ac:	431a      	orrs	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	619a      	str	r2, [r3, #24]
}
 80025b2:	bf00      	nop
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80025c8:	2300      	movs	r3, #0
 80025ca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e291      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 8087 	beq.w	80026f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025e4:	4b96      	ldr	r3, [pc, #600]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f003 030c 	and.w	r3, r3, #12
 80025ec:	2b04      	cmp	r3, #4
 80025ee:	d00c      	beq.n	800260a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025f0:	4b93      	ldr	r3, [pc, #588]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 030c 	and.w	r3, r3, #12
 80025f8:	2b08      	cmp	r3, #8
 80025fa:	d112      	bne.n	8002622 <HAL_RCC_OscConfig+0x62>
 80025fc:	4b90      	ldr	r3, [pc, #576]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002604:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002608:	d10b      	bne.n	8002622 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800260a:	4b8d      	ldr	r3, [pc, #564]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d06c      	beq.n	80026f0 <HAL_RCC_OscConfig+0x130>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d168      	bne.n	80026f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e26b      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800262a:	d106      	bne.n	800263a <HAL_RCC_OscConfig+0x7a>
 800262c:	4b84      	ldr	r3, [pc, #528]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a83      	ldr	r2, [pc, #524]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	e02e      	b.n	8002698 <HAL_RCC_OscConfig+0xd8>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10c      	bne.n	800265c <HAL_RCC_OscConfig+0x9c>
 8002642:	4b7f      	ldr	r3, [pc, #508]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a7e      	ldr	r2, [pc, #504]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002648:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	4b7c      	ldr	r3, [pc, #496]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a7b      	ldr	r2, [pc, #492]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002654:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	e01d      	b.n	8002698 <HAL_RCC_OscConfig+0xd8>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002664:	d10c      	bne.n	8002680 <HAL_RCC_OscConfig+0xc0>
 8002666:	4b76      	ldr	r3, [pc, #472]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a75      	ldr	r2, [pc, #468]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800266c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	4b73      	ldr	r3, [pc, #460]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a72      	ldr	r2, [pc, #456]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	e00b      	b.n	8002698 <HAL_RCC_OscConfig+0xd8>
 8002680:	4b6f      	ldr	r3, [pc, #444]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a6e      	ldr	r2, [pc, #440]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b6c      	ldr	r3, [pc, #432]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a6b      	ldr	r2, [pc, #428]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d013      	beq.n	80026c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7ff f94a 	bl	8001938 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a8:	f7ff f946 	bl	8001938 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b64      	cmp	r3, #100	@ 0x64
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e21f      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ba:	4b61      	ldr	r3, [pc, #388]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0xe8>
 80026c6:	e014      	b.n	80026f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7ff f936 	bl	8001938 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026d0:	f7ff f932 	bl	8001938 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	@ 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e20b      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e2:	4b57      	ldr	r3, [pc, #348]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1f0      	bne.n	80026d0 <HAL_RCC_OscConfig+0x110>
 80026ee:	e000      	b.n	80026f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d069      	beq.n	80027d2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026fe:	4b50      	ldr	r3, [pc, #320]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00b      	beq.n	8002722 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800270a:	4b4d      	ldr	r3, [pc, #308]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 030c 	and.w	r3, r3, #12
 8002712:	2b08      	cmp	r3, #8
 8002714:	d11c      	bne.n	8002750 <HAL_RCC_OscConfig+0x190>
 8002716:	4b4a      	ldr	r3, [pc, #296]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d116      	bne.n	8002750 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002722:	4b47      	ldr	r3, [pc, #284]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d005      	beq.n	800273a <HAL_RCC_OscConfig+0x17a>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d001      	beq.n	800273a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e1df      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800273a:	4b41      	ldr	r3, [pc, #260]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	493d      	ldr	r1, [pc, #244]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800274a:	4313      	orrs	r3, r2
 800274c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274e:	e040      	b.n	80027d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d023      	beq.n	80027a0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002758:	4b39      	ldr	r3, [pc, #228]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a38      	ldr	r2, [pc, #224]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002764:	f7ff f8e8 	bl	8001938 <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800276a:	e008      	b.n	800277e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800276c:	f7ff f8e4 	bl	8001938 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d901      	bls.n	800277e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e1bd      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800277e:	4b30      	ldr	r3, [pc, #192]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d0f0      	beq.n	800276c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800278a:	4b2d      	ldr	r3, [pc, #180]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4929      	ldr	r1, [pc, #164]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800279a:	4313      	orrs	r3, r2
 800279c:	600b      	str	r3, [r1, #0]
 800279e:	e018      	b.n	80027d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027a0:	4b27      	ldr	r3, [pc, #156]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a26      	ldr	r2, [pc, #152]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80027a6:	f023 0301 	bic.w	r3, r3, #1
 80027aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ac:	f7ff f8c4 	bl	8001938 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b4:	f7ff f8c0 	bl	8001938 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e199      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d038      	beq.n	8002850 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d019      	beq.n	800281a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027e6:	4b16      	ldr	r3, [pc, #88]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80027e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ea:	4a15      	ldr	r2, [pc, #84]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f2:	f7ff f8a1 	bl	8001938 <HAL_GetTick>
 80027f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f8:	e008      	b.n	800280c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027fa:	f7ff f89d 	bl	8001938 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e176      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280c:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800280e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d0f0      	beq.n	80027fa <HAL_RCC_OscConfig+0x23a>
 8002818:	e01a      	b.n	8002850 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 800281c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800281e:	4a08      	ldr	r2, [pc, #32]	@ (8002840 <HAL_RCC_OscConfig+0x280>)
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002826:	f7ff f887 	bl	8001938 <HAL_GetTick>
 800282a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800282c:	e00a      	b.n	8002844 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800282e:	f7ff f883 	bl	8001938 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d903      	bls.n	8002844 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e15c      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
 8002840:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002844:	4b91      	ldr	r3, [pc, #580]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002846:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1ee      	bne.n	800282e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 80a4 	beq.w	80029a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800285e:	4b8b      	ldr	r3, [pc, #556]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10d      	bne.n	8002886 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800286a:	4b88      	ldr	r3, [pc, #544]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286e:	4a87      	ldr	r2, [pc, #540]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002874:	6413      	str	r3, [r2, #64]	@ 0x40
 8002876:	4b85      	ldr	r3, [pc, #532]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800287e:	60bb      	str	r3, [r7, #8]
 8002880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002882:	2301      	movs	r3, #1
 8002884:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002886:	4b82      	ldr	r3, [pc, #520]	@ (8002a90 <HAL_RCC_OscConfig+0x4d0>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288e:	2b00      	cmp	r3, #0
 8002890:	d118      	bne.n	80028c4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002892:	4b7f      	ldr	r3, [pc, #508]	@ (8002a90 <HAL_RCC_OscConfig+0x4d0>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a7e      	ldr	r2, [pc, #504]	@ (8002a90 <HAL_RCC_OscConfig+0x4d0>)
 8002898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800289c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800289e:	f7ff f84b 	bl	8001938 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028a6:	f7ff f847 	bl	8001938 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b64      	cmp	r3, #100	@ 0x64
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e120      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028b8:	4b75      	ldr	r3, [pc, #468]	@ (8002a90 <HAL_RCC_OscConfig+0x4d0>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0f0      	beq.n	80028a6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d106      	bne.n	80028da <HAL_RCC_OscConfig+0x31a>
 80028cc:	4b6f      	ldr	r3, [pc, #444]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80028ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d0:	4a6e      	ldr	r2, [pc, #440]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d8:	e02d      	b.n	8002936 <HAL_RCC_OscConfig+0x376>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10c      	bne.n	80028fc <HAL_RCC_OscConfig+0x33c>
 80028e2:	4b6a      	ldr	r3, [pc, #424]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80028e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e6:	4a69      	ldr	r2, [pc, #420]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80028e8:	f023 0301 	bic.w	r3, r3, #1
 80028ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ee:	4b67      	ldr	r3, [pc, #412]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80028f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f2:	4a66      	ldr	r2, [pc, #408]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80028f4:	f023 0304 	bic.w	r3, r3, #4
 80028f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80028fa:	e01c      	b.n	8002936 <HAL_RCC_OscConfig+0x376>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b05      	cmp	r3, #5
 8002902:	d10c      	bne.n	800291e <HAL_RCC_OscConfig+0x35e>
 8002904:	4b61      	ldr	r3, [pc, #388]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002908:	4a60      	ldr	r2, [pc, #384]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 800290a:	f043 0304 	orr.w	r3, r3, #4
 800290e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002910:	4b5e      	ldr	r3, [pc, #376]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002914:	4a5d      	ldr	r2, [pc, #372]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	6713      	str	r3, [r2, #112]	@ 0x70
 800291c:	e00b      	b.n	8002936 <HAL_RCC_OscConfig+0x376>
 800291e:	4b5b      	ldr	r3, [pc, #364]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002922:	4a5a      	ldr	r2, [pc, #360]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	6713      	str	r3, [r2, #112]	@ 0x70
 800292a:	4b58      	ldr	r3, [pc, #352]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 800292c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800292e:	4a57      	ldr	r2, [pc, #348]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002930:	f023 0304 	bic.w	r3, r3, #4
 8002934:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d015      	beq.n	800296a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293e:	f7fe fffb 	bl	8001938 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002944:	e00a      	b.n	800295c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002946:	f7fe fff7 	bl	8001938 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002954:	4293      	cmp	r3, r2
 8002956:	d901      	bls.n	800295c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e0ce      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800295c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 800295e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d0ee      	beq.n	8002946 <HAL_RCC_OscConfig+0x386>
 8002968:	e014      	b.n	8002994 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800296a:	f7fe ffe5 	bl	8001938 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002970:	e00a      	b.n	8002988 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002972:	f7fe ffe1 	bl	8001938 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002980:	4293      	cmp	r3, r2
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e0b8      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002988:	4b40      	ldr	r3, [pc, #256]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 800298a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1ee      	bne.n	8002972 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d105      	bne.n	80029a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800299a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	4a3b      	ldr	r2, [pc, #236]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80029a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029a4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 80a4 	beq.w	8002af8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029b0:	4b36      	ldr	r3, [pc, #216]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 030c 	and.w	r3, r3, #12
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d06b      	beq.n	8002a94 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d149      	bne.n	8002a58 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c4:	4b31      	ldr	r3, [pc, #196]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a30      	ldr	r2, [pc, #192]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80029ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d0:	f7fe ffb2 	bl	8001938 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d8:	f7fe ffae 	bl	8001938 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e087      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ea:	4b28      	ldr	r3, [pc, #160]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1f0      	bne.n	80029d8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	69da      	ldr	r2, [r3, #28]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	431a      	orrs	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a04:	019b      	lsls	r3, r3, #6
 8002a06:	431a      	orrs	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0c:	085b      	lsrs	r3, r3, #1
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	041b      	lsls	r3, r3, #16
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a18:	061b      	lsls	r3, r3, #24
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002a1e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002a22:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a24:	4b19      	ldr	r3, [pc, #100]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a18      	ldr	r2, [pc, #96]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7fe ff82 	bl	8001938 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a38:	f7fe ff7e 	bl	8001938 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e057      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a4a:	4b10      	ldr	r3, [pc, #64]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0f0      	beq.n	8002a38 <HAL_RCC_OscConfig+0x478>
 8002a56:	e04f      	b.n	8002af8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a58:	4b0c      	ldr	r3, [pc, #48]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002a5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a64:	f7fe ff68 	bl	8001938 <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6c:	f7fe ff64 	bl	8001938 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e03d      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a7e:	4b03      	ldr	r3, [pc, #12]	@ (8002a8c <HAL_RCC_OscConfig+0x4cc>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f0      	bne.n	8002a6c <HAL_RCC_OscConfig+0x4ac>
 8002a8a:	e035      	b.n	8002af8 <HAL_RCC_OscConfig+0x538>
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002a94:	4b1b      	ldr	r3, [pc, #108]	@ (8002b04 <HAL_RCC_OscConfig+0x544>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d028      	beq.n	8002af4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d121      	bne.n	8002af4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d11a      	bne.n	8002af4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002aca:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d111      	bne.n	8002af4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ada:	085b      	lsrs	r3, r3, #1
 8002adc:	3b01      	subs	r3, #1
 8002ade:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d107      	bne.n	8002af4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aee:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d001      	beq.n	8002af8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40023800 	.word	0x40023800

08002b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0d0      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b6a      	ldr	r3, [pc, #424]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 030f 	and.w	r3, r3, #15
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d910      	bls.n	8002b50 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b67      	ldr	r3, [pc, #412]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 020f 	bic.w	r2, r3, #15
 8002b36:	4965      	ldr	r1, [pc, #404]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b63      	ldr	r3, [pc, #396]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e0b8      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d020      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b68:	4b59      	ldr	r3, [pc, #356]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	4a58      	ldr	r2, [pc, #352]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b6e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b72:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b80:	4b53      	ldr	r3, [pc, #332]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	4a52      	ldr	r2, [pc, #328]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b86:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b8a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b8c:	4b50      	ldr	r3, [pc, #320]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	494d      	ldr	r1, [pc, #308]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d040      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d107      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b47      	ldr	r3, [pc, #284]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d115      	bne.n	8002bea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e07f      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bca:	4b41      	ldr	r3, [pc, #260]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d109      	bne.n	8002bea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e073      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bda:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e06b      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bea:	4b39      	ldr	r3, [pc, #228]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f023 0203 	bic.w	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4936      	ldr	r1, [pc, #216]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bfc:	f7fe fe9c 	bl	8001938 <HAL_GetTick>
 8002c00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c02:	e00a      	b.n	8002c1a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c04:	f7fe fe98 	bl	8001938 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e053      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1a:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 020c 	and.w	r2, r3, #12
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d1eb      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c2c:	4b27      	ldr	r3, [pc, #156]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 030f 	and.w	r3, r3, #15
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d210      	bcs.n	8002c5c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3a:	4b24      	ldr	r3, [pc, #144]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 020f 	bic.w	r2, r3, #15
 8002c42:	4922      	ldr	r1, [pc, #136]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c4a:	4b20      	ldr	r3, [pc, #128]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d001      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e032      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d008      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4916      	ldr	r1, [pc, #88]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c86:	4b12      	ldr	r3, [pc, #72]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	490e      	ldr	r1, [pc, #56]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c9a:	f000 f821 	bl	8002ce0 <HAL_RCC_GetSysClockFreq>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	091b      	lsrs	r3, r3, #4
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	490a      	ldr	r1, [pc, #40]	@ (8002cd4 <HAL_RCC_ClockConfig+0x1cc>)
 8002cac:	5ccb      	ldrb	r3, [r1, r3]
 8002cae:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb2:	4a09      	ldr	r2, [pc, #36]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1d0>)
 8002cb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cb6:	4b09      	ldr	r3, [pc, #36]	@ (8002cdc <HAL_RCC_ClockConfig+0x1d4>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7fe fdf8 	bl	80018b0 <HAL_InitTick>

  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40023c00 	.word	0x40023c00
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	08007a4c 	.word	0x08007a4c
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	20000004 	.word	0x20000004

08002ce0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ce4:	b090      	sub	sp, #64	@ 0x40
 8002ce6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cec:	2300      	movs	r3, #0
 8002cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cf8:	4b59      	ldr	r3, [pc, #356]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 030c 	and.w	r3, r3, #12
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	d00d      	beq.n	8002d20 <HAL_RCC_GetSysClockFreq+0x40>
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	f200 80a1 	bhi.w	8002e4c <HAL_RCC_GetSysClockFreq+0x16c>
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_RCC_GetSysClockFreq+0x34>
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	d003      	beq.n	8002d1a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d12:	e09b      	b.n	8002e4c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d14:	4b53      	ldr	r3, [pc, #332]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d18:	e09b      	b.n	8002e52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d1a:	4b53      	ldr	r3, [pc, #332]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d1e:	e098      	b.n	8002e52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d20:	4b4f      	ldr	r3, [pc, #316]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002d2a:	4b4d      	ldr	r3, [pc, #308]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d028      	beq.n	8002d88 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d36:	4b4a      	ldr	r3, [pc, #296]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	099b      	lsrs	r3, r3, #6
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	623b      	str	r3, [r7, #32]
 8002d40:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d42:	6a3b      	ldr	r3, [r7, #32]
 8002d44:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002d48:	2100      	movs	r1, #0
 8002d4a:	4b47      	ldr	r3, [pc, #284]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d4c:	fb03 f201 	mul.w	r2, r3, r1
 8002d50:	2300      	movs	r3, #0
 8002d52:	fb00 f303 	mul.w	r3, r0, r3
 8002d56:	4413      	add	r3, r2
 8002d58:	4a43      	ldr	r2, [pc, #268]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d5a:	fba0 1202 	umull	r1, r2, r0, r2
 8002d5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d60:	460a      	mov	r2, r1
 8002d62:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002d64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d66:	4413      	add	r3, r2
 8002d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	61bb      	str	r3, [r7, #24]
 8002d70:	61fa      	str	r2, [r7, #28]
 8002d72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d76:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002d7a:	f7fd fa45 	bl	8000208 <__aeabi_uldivmod>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	4613      	mov	r3, r2
 8002d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d86:	e053      	b.n	8002e30 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d88:	4b35      	ldr	r3, [pc, #212]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	099b      	lsrs	r3, r3, #6
 8002d8e:	2200      	movs	r2, #0
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	617a      	str	r2, [r7, #20]
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d9a:	f04f 0b00 	mov.w	fp, #0
 8002d9e:	4652      	mov	r2, sl
 8002da0:	465b      	mov	r3, fp
 8002da2:	f04f 0000 	mov.w	r0, #0
 8002da6:	f04f 0100 	mov.w	r1, #0
 8002daa:	0159      	lsls	r1, r3, #5
 8002dac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002db0:	0150      	lsls	r0, r2, #5
 8002db2:	4602      	mov	r2, r0
 8002db4:	460b      	mov	r3, r1
 8002db6:	ebb2 080a 	subs.w	r8, r2, sl
 8002dba:	eb63 090b 	sbc.w	r9, r3, fp
 8002dbe:	f04f 0200 	mov.w	r2, #0
 8002dc2:	f04f 0300 	mov.w	r3, #0
 8002dc6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002dca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002dce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002dd2:	ebb2 0408 	subs.w	r4, r2, r8
 8002dd6:	eb63 0509 	sbc.w	r5, r3, r9
 8002dda:	f04f 0200 	mov.w	r2, #0
 8002dde:	f04f 0300 	mov.w	r3, #0
 8002de2:	00eb      	lsls	r3, r5, #3
 8002de4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002de8:	00e2      	lsls	r2, r4, #3
 8002dea:	4614      	mov	r4, r2
 8002dec:	461d      	mov	r5, r3
 8002dee:	eb14 030a 	adds.w	r3, r4, sl
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	eb45 030b 	adc.w	r3, r5, fp
 8002df8:	607b      	str	r3, [r7, #4]
 8002dfa:	f04f 0200 	mov.w	r2, #0
 8002dfe:	f04f 0300 	mov.w	r3, #0
 8002e02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e06:	4629      	mov	r1, r5
 8002e08:	028b      	lsls	r3, r1, #10
 8002e0a:	4621      	mov	r1, r4
 8002e0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e10:	4621      	mov	r1, r4
 8002e12:	028a      	lsls	r2, r1, #10
 8002e14:	4610      	mov	r0, r2
 8002e16:	4619      	mov	r1, r3
 8002e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	60bb      	str	r3, [r7, #8]
 8002e1e:	60fa      	str	r2, [r7, #12]
 8002e20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e24:	f7fd f9f0 	bl	8000208 <__aeabi_uldivmod>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002e30:	4b0b      	ldr	r3, [pc, #44]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	0c1b      	lsrs	r3, r3, #16
 8002e36:	f003 0303 	and.w	r3, r3, #3
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002e40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e4a:	e002      	b.n	8002e52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e4c:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3740      	adds	r7, #64	@ 0x40
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e5e:	bf00      	nop
 8002e60:	40023800 	.word	0x40023800
 8002e64:	00f42400 	.word	0x00f42400
 8002e68:	017d7840 	.word	0x017d7840

08002e6c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e70:	4b03      	ldr	r3, [pc, #12]	@ (8002e80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e72:	681b      	ldr	r3, [r3, #0]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20000000 	.word	0x20000000

08002e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e88:	f7ff fff0 	bl	8002e6c <HAL_RCC_GetHCLKFreq>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	4b05      	ldr	r3, [pc, #20]	@ (8002ea4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	0a9b      	lsrs	r3, r3, #10
 8002e94:	f003 0307 	and.w	r3, r3, #7
 8002e98:	4903      	ldr	r1, [pc, #12]	@ (8002ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e9a:	5ccb      	ldrb	r3, [r1, r3]
 8002e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	08007a5c 	.word	0x08007a5c

08002eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002eb0:	f7ff ffdc 	bl	8002e6c <HAL_RCC_GetHCLKFreq>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	0b5b      	lsrs	r3, r3, #13
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	4903      	ldr	r1, [pc, #12]	@ (8002ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ec2:	5ccb      	ldrb	r3, [r1, r3]
 8002ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	08007a5c 	.word	0x08007a5c

08002ed4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002edc:	2300      	movs	r3, #0
 8002ede:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002eec:	2300      	movs	r3, #0
 8002eee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d012      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002efc:	4b69      	ldr	r3, [pc, #420]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	4a68      	ldr	r2, [pc, #416]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f02:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f06:	6093      	str	r3, [r2, #8]
 8002f08:	4b66      	ldr	r3, [pc, #408]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f10:	4964      	ldr	r1, [pc, #400]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d101      	bne.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d017      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f2e:	4b5d      	ldr	r3, [pc, #372]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f34:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f3c:	4959      	ldr	r1, [pc, #356]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f4c:	d101      	bne.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d017      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f6a:	4b4e      	ldr	r3, [pc, #312]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f70:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	494a      	ldr	r1, [pc, #296]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f88:	d101      	bne.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002f96:	2301      	movs	r3, #1
 8002f98:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0320 	and.w	r3, r3, #32
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 808b 	beq.w	80030ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbc:	4a39      	ldr	r2, [pc, #228]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fc4:	4b37      	ldr	r3, [pc, #220]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002fd0:	4b35      	ldr	r3, [pc, #212]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a34      	ldr	r2, [pc, #208]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fdc:	f7fe fcac 	bl	8001938 <HAL_GetTick>
 8002fe0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe4:	f7fe fca8 	bl	8001938 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b64      	cmp	r3, #100	@ 0x64
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e357      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ff6:	4b2c      	ldr	r3, [pc, #176]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0f0      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003002:	4b28      	ldr	r3, [pc, #160]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003006:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800300a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d035      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003016:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	429a      	cmp	r2, r3
 800301e:	d02e      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003020:	4b20      	ldr	r3, [pc, #128]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003028:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800302a:	4b1e      	ldr	r3, [pc, #120]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800302c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800302e:	4a1d      	ldr	r2, [pc, #116]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003034:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003036:	4b1b      	ldr	r3, [pc, #108]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800303a:	4a1a      	ldr	r2, [pc, #104]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800303c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003040:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003042:	4a18      	ldr	r2, [pc, #96]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003048:	4b16      	ldr	r3, [pc, #88]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800304a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b01      	cmp	r3, #1
 8003052:	d114      	bne.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003054:	f7fe fc70 	bl	8001938 <HAL_GetTick>
 8003058:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800305a:	e00a      	b.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800305c:	f7fe fc6c 	bl	8001938 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800306a:	4293      	cmp	r3, r2
 800306c:	d901      	bls.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e319      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003072:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0ee      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003082:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003086:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800308a:	d111      	bne.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800308c:	4b05      	ldr	r3, [pc, #20]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003098:	4b04      	ldr	r3, [pc, #16]	@ (80030ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800309a:	400b      	ands	r3, r1
 800309c:	4901      	ldr	r1, [pc, #4]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	608b      	str	r3, [r1, #8]
 80030a2:	e00b      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40007000 	.word	0x40007000
 80030ac:	0ffffcff 	.word	0x0ffffcff
 80030b0:	4baa      	ldr	r3, [pc, #680]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	4aa9      	ldr	r2, [pc, #676]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030b6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80030ba:	6093      	str	r3, [r2, #8]
 80030bc:	4ba7      	ldr	r3, [pc, #668]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c8:	49a4      	ldr	r1, [pc, #656]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0310 	and.w	r3, r3, #16
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d010      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80030da:	4ba0      	ldr	r3, [pc, #640]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030e0:	4a9e      	ldr	r2, [pc, #632]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80030ea:	4b9c      	ldr	r3, [pc, #624]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f4:	4999      	ldr	r1, [pc, #612]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00a      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003108:	4b94      	ldr	r3, [pc, #592]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800310a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800310e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003116:	4991      	ldr	r1, [pc, #580]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800312a:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800312c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003130:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003138:	4988      	ldr	r1, [pc, #544]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00a      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800314c:	4b83      	ldr	r3, [pc, #524]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800314e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003152:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800315a:	4980      	ldr	r1, [pc, #512]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800315c:	4313      	orrs	r3, r2
 800315e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800316e:	4b7b      	ldr	r3, [pc, #492]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003174:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317c:	4977      	ldr	r1, [pc, #476]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800317e:	4313      	orrs	r3, r2
 8003180:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00a      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003190:	4b72      	ldr	r3, [pc, #456]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003196:	f023 0203 	bic.w	r2, r3, #3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	496f      	ldr	r1, [pc, #444]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031b2:	4b6a      	ldr	r3, [pc, #424]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b8:	f023 020c 	bic.w	r2, r3, #12
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c0:	4966      	ldr	r1, [pc, #408]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00a      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031d4:	4b61      	ldr	r3, [pc, #388]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031da:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031e2:	495e      	ldr	r1, [pc, #376]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00a      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031f6:	4b59      	ldr	r3, [pc, #356]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031fc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003204:	4955      	ldr	r1, [pc, #340]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003206:	4313      	orrs	r3, r2
 8003208:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00a      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003218:	4b50      	ldr	r3, [pc, #320]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800321a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800321e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003226:	494d      	ldr	r1, [pc, #308]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003228:	4313      	orrs	r3, r2
 800322a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00a      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800323a:	4b48      	ldr	r3, [pc, #288]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800323c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003240:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003248:	4944      	ldr	r1, [pc, #272]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800324a:	4313      	orrs	r3, r2
 800324c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00a      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800325c:	4b3f      	ldr	r3, [pc, #252]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800325e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003262:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326a:	493c      	ldr	r1, [pc, #240]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00a      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800327e:	4b37      	ldr	r3, [pc, #220]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003284:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800328c:	4933      	ldr	r1, [pc, #204]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800328e:	4313      	orrs	r3, r2
 8003290:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00a      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032a0:	4b2e      	ldr	r3, [pc, #184]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ae:	492b      	ldr	r1, [pc, #172]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d011      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80032c2:	4b26      	ldr	r3, [pc, #152]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032c8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032d0:	4922      	ldr	r1, [pc, #136]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032e0:	d101      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80032e2:	2301      	movs	r3, #1
 80032e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80032f2:	2301      	movs	r3, #1
 80032f4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00a      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003302:	4b16      	ldr	r3, [pc, #88]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003308:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003310:	4912      	ldr	r1, [pc, #72]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003312:	4313      	orrs	r3, r2
 8003314:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00b      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003324:	4b0d      	ldr	r3, [pc, #52]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003334:	4909      	ldr	r1, [pc, #36]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003336:	4313      	orrs	r3, r2
 8003338:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d006      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 80d9 	beq.w	8003502 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003350:	4b02      	ldr	r3, [pc, #8]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a01      	ldr	r2, [pc, #4]	@ (800335c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800335a:	e001      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800335c:	40023800 	.word	0x40023800
 8003360:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003362:	f7fe fae9 	bl	8001938 <HAL_GetTick>
 8003366:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003368:	e008      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800336a:	f7fe fae5 	bl	8001938 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b64      	cmp	r3, #100	@ 0x64
 8003376:	d901      	bls.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e194      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800337c:	4b6c      	ldr	r3, [pc, #432]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1f0      	bne.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	d021      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003398:	2b00      	cmp	r3, #0
 800339a:	d11d      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800339c:	4b64      	ldr	r3, [pc, #400]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800339e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033a2:	0c1b      	lsrs	r3, r3, #16
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033aa:	4b61      	ldr	r3, [pc, #388]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033b0:	0e1b      	lsrs	r3, r3, #24
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	019a      	lsls	r2, r3, #6
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	041b      	lsls	r3, r3, #16
 80033c2:	431a      	orrs	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	061b      	lsls	r3, r3, #24
 80033c8:	431a      	orrs	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	071b      	lsls	r3, r3, #28
 80033d0:	4957      	ldr	r1, [pc, #348]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d004      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033ec:	d00a      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d02e      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003402:	d129      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003404:	4b4a      	ldr	r3, [pc, #296]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003406:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800340a:	0c1b      	lsrs	r3, r3, #16
 800340c:	f003 0303 	and.w	r3, r3, #3
 8003410:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003412:	4b47      	ldr	r3, [pc, #284]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003418:	0f1b      	lsrs	r3, r3, #28
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	019a      	lsls	r2, r3, #6
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	041b      	lsls	r3, r3, #16
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	061b      	lsls	r3, r3, #24
 8003432:	431a      	orrs	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	071b      	lsls	r3, r3, #28
 8003438:	493d      	ldr	r1, [pc, #244]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003440:	4b3b      	ldr	r3, [pc, #236]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003446:	f023 021f 	bic.w	r2, r3, #31
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344e:	3b01      	subs	r3, #1
 8003450:	4937      	ldr	r1, [pc, #220]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d01d      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003464:	4b32      	ldr	r3, [pc, #200]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003466:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800346a:	0e1b      	lsrs	r3, r3, #24
 800346c:	f003 030f 	and.w	r3, r3, #15
 8003470:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003472:	4b2f      	ldr	r3, [pc, #188]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003474:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003478:	0f1b      	lsrs	r3, r3, #28
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	019a      	lsls	r2, r3, #6
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	041b      	lsls	r3, r3, #16
 800348c:	431a      	orrs	r2, r3
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	061b      	lsls	r3, r3, #24
 8003492:	431a      	orrs	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	071b      	lsls	r3, r3, #28
 8003498:	4925      	ldr	r1, [pc, #148]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800349a:	4313      	orrs	r3, r2
 800349c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d011      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	019a      	lsls	r2, r3, #6
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	041b      	lsls	r3, r3, #16
 80034b8:	431a      	orrs	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	061b      	lsls	r3, r3, #24
 80034c0:	431a      	orrs	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	071b      	lsls	r3, r3, #28
 80034c8:	4919      	ldr	r1, [pc, #100]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80034d0:	4b17      	ldr	r3, [pc, #92]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a16      	ldr	r2, [pc, #88]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80034da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034dc:	f7fe fa2c 	bl	8001938 <HAL_GetTick>
 80034e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034e2:	e008      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034e4:	f7fe fa28 	bl	8001938 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b64      	cmp	r3, #100	@ 0x64
 80034f0:	d901      	bls.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e0d7      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0f0      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	2b01      	cmp	r3, #1
 8003506:	f040 80cd 	bne.w	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800350a:	4b09      	ldr	r3, [pc, #36]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a08      	ldr	r2, [pc, #32]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003514:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003516:	f7fe fa0f 	bl	8001938 <HAL_GetTick>
 800351a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800351c:	e00a      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800351e:	f7fe fa0b 	bl	8001938 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b64      	cmp	r3, #100	@ 0x64
 800352a:	d903      	bls.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e0ba      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003530:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003534:	4b5e      	ldr	r3, [pc, #376]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800353c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003540:	d0ed      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003552:	2b00      	cmp	r3, #0
 8003554:	d009      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800355e:	2b00      	cmp	r3, #0
 8003560:	d02e      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	2b00      	cmp	r3, #0
 8003568:	d12a      	bne.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800356a:	4b51      	ldr	r3, [pc, #324]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003570:	0c1b      	lsrs	r3, r3, #16
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003578:	4b4d      	ldr	r3, [pc, #308]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800357a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800357e:	0f1b      	lsrs	r3, r3, #28
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	019a      	lsls	r2, r3, #6
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	041b      	lsls	r3, r3, #16
 8003590:	431a      	orrs	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	061b      	lsls	r3, r3, #24
 8003598:	431a      	orrs	r2, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	071b      	lsls	r3, r3, #28
 800359e:	4944      	ldr	r1, [pc, #272]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80035a6:	4b42      	ldr	r3, [pc, #264]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035ac:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b4:	3b01      	subs	r3, #1
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	493d      	ldr	r1, [pc, #244]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d022      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035d4:	d11d      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035d6:	4b36      	ldr	r3, [pc, #216]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035dc:	0e1b      	lsrs	r3, r3, #24
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80035e4:	4b32      	ldr	r3, [pc, #200]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ea:	0f1b      	lsrs	r3, r3, #28
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	019a      	lsls	r2, r3, #6
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	041b      	lsls	r3, r3, #16
 80035fe:	431a      	orrs	r2, r3
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	061b      	lsls	r3, r3, #24
 8003604:	431a      	orrs	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	071b      	lsls	r3, r3, #28
 800360a:	4929      	ldr	r1, [pc, #164]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800360c:	4313      	orrs	r3, r2
 800360e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0308 	and.w	r3, r3, #8
 800361a:	2b00      	cmp	r3, #0
 800361c:	d028      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800361e:	4b24      	ldr	r3, [pc, #144]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003624:	0e1b      	lsrs	r3, r3, #24
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800362c:	4b20      	ldr	r3, [pc, #128]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800362e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003632:	0c1b      	lsrs	r3, r3, #16
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	019a      	lsls	r2, r3, #6
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	041b      	lsls	r3, r3, #16
 8003644:	431a      	orrs	r2, r3
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	061b      	lsls	r3, r3, #24
 800364a:	431a      	orrs	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	69db      	ldr	r3, [r3, #28]
 8003650:	071b      	lsls	r3, r3, #28
 8003652:	4917      	ldr	r1, [pc, #92]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003654:	4313      	orrs	r3, r2
 8003656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800365a:	4b15      	ldr	r3, [pc, #84]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800365c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003660:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	4911      	ldr	r1, [pc, #68]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800366a:	4313      	orrs	r3, r2
 800366c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003670:	4b0f      	ldr	r3, [pc, #60]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a0e      	ldr	r2, [pc, #56]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800367a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800367c:	f7fe f95c 	bl	8001938 <HAL_GetTick>
 8003680:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003684:	f7fe f958 	bl	8001938 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b64      	cmp	r3, #100	@ 0x64
 8003690:	d901      	bls.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e007      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003696:	4b06      	ldr	r3, [pc, #24]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800369e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036a2:	d1ef      	bne.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3720      	adds	r7, #32
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40023800 	.word	0x40023800

080036b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e040      	b.n	8003748 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d106      	bne.n	80036dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f7fd fe6c 	bl	80013b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2224      	movs	r2, #36	@ 0x24
 80036e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0201 	bic.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d002      	beq.n	8003700 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 fb16 	bl	8003d2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 f8af 	bl	8003864 <UART_SetConfig>
 8003706:	4603      	mov	r3, r0
 8003708:	2b01      	cmp	r3, #1
 800370a:	d101      	bne.n	8003710 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e01b      	b.n	8003748 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800371e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800372e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f042 0201 	orr.w	r2, r2, #1
 800373e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 fb95 	bl	8003e70 <UART_CheckIdleState>
 8003746:	4603      	mov	r3, r0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b08a      	sub	sp, #40	@ 0x28
 8003754:	af02      	add	r7, sp, #8
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	603b      	str	r3, [r7, #0]
 800375c:	4613      	mov	r3, r2
 800375e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003764:	2b20      	cmp	r3, #32
 8003766:	d177      	bne.n	8003858 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d002      	beq.n	8003774 <HAL_UART_Transmit+0x24>
 800376e:	88fb      	ldrh	r3, [r7, #6]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e070      	b.n	800385a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2221      	movs	r2, #33	@ 0x21
 8003784:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003786:	f7fe f8d7 	bl	8001938 <HAL_GetTick>
 800378a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	88fa      	ldrh	r2, [r7, #6]
 8003790:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	88fa      	ldrh	r2, [r7, #6]
 8003798:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037a4:	d108      	bne.n	80037b8 <HAL_UART_Transmit+0x68>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d104      	bne.n	80037b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	61bb      	str	r3, [r7, #24]
 80037b6:	e003      	b.n	80037c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80037c0:	e02f      	b.n	8003822 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2200      	movs	r2, #0
 80037ca:	2180      	movs	r1, #128	@ 0x80
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 fba6 	bl	8003f1e <UART_WaitOnFlagUntilTimeout>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d004      	beq.n	80037e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2220      	movs	r2, #32
 80037dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e03b      	b.n	800385a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10b      	bne.n	8003800 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	881b      	ldrh	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	3302      	adds	r3, #2
 80037fc:	61bb      	str	r3, [r7, #24]
 80037fe:	e007      	b.n	8003810 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	781a      	ldrb	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	3301      	adds	r3, #1
 800380e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003816:	b29b      	uxth	r3, r3
 8003818:	3b01      	subs	r3, #1
 800381a:	b29a      	uxth	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1c9      	bne.n	80037c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2200      	movs	r2, #0
 8003836:	2140      	movs	r1, #64	@ 0x40
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 fb70 	bl	8003f1e <UART_WaitOnFlagUntilTimeout>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d004      	beq.n	800384e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e005      	b.n	800385a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	e000      	b.n	800385a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003858:	2302      	movs	r3, #2
  }
}
 800385a:	4618      	mov	r0, r3
 800385c:	3720      	adds	r7, #32
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
	...

08003864 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800386c:	2300      	movs	r3, #0
 800386e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689a      	ldr	r2, [r3, #8]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	691b      	ldr	r3, [r3, #16]
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	431a      	orrs	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	4313      	orrs	r3, r2
 8003886:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	4ba6      	ldr	r3, [pc, #664]	@ (8003b28 <UART_SetConfig+0x2c4>)
 8003890:	4013      	ands	r3, r2
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6812      	ldr	r2, [r2, #0]
 8003896:	6979      	ldr	r1, [r7, #20]
 8003898:	430b      	orrs	r3, r1
 800389a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	4313      	orrs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	697a      	ldr	r2, [r7, #20]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a94      	ldr	r2, [pc, #592]	@ (8003b2c <UART_SetConfig+0x2c8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d120      	bne.n	8003922 <UART_SetConfig+0xbe>
 80038e0:	4b93      	ldr	r3, [pc, #588]	@ (8003b30 <UART_SetConfig+0x2cc>)
 80038e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	2b03      	cmp	r3, #3
 80038ec:	d816      	bhi.n	800391c <UART_SetConfig+0xb8>
 80038ee:	a201      	add	r2, pc, #4	@ (adr r2, 80038f4 <UART_SetConfig+0x90>)
 80038f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f4:	08003905 	.word	0x08003905
 80038f8:	08003911 	.word	0x08003911
 80038fc:	0800390b 	.word	0x0800390b
 8003900:	08003917 	.word	0x08003917
 8003904:	2301      	movs	r3, #1
 8003906:	77fb      	strb	r3, [r7, #31]
 8003908:	e150      	b.n	8003bac <UART_SetConfig+0x348>
 800390a:	2302      	movs	r3, #2
 800390c:	77fb      	strb	r3, [r7, #31]
 800390e:	e14d      	b.n	8003bac <UART_SetConfig+0x348>
 8003910:	2304      	movs	r3, #4
 8003912:	77fb      	strb	r3, [r7, #31]
 8003914:	e14a      	b.n	8003bac <UART_SetConfig+0x348>
 8003916:	2308      	movs	r3, #8
 8003918:	77fb      	strb	r3, [r7, #31]
 800391a:	e147      	b.n	8003bac <UART_SetConfig+0x348>
 800391c:	2310      	movs	r3, #16
 800391e:	77fb      	strb	r3, [r7, #31]
 8003920:	e144      	b.n	8003bac <UART_SetConfig+0x348>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a83      	ldr	r2, [pc, #524]	@ (8003b34 <UART_SetConfig+0x2d0>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d132      	bne.n	8003992 <UART_SetConfig+0x12e>
 800392c:	4b80      	ldr	r3, [pc, #512]	@ (8003b30 <UART_SetConfig+0x2cc>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003932:	f003 030c 	and.w	r3, r3, #12
 8003936:	2b0c      	cmp	r3, #12
 8003938:	d828      	bhi.n	800398c <UART_SetConfig+0x128>
 800393a:	a201      	add	r2, pc, #4	@ (adr r2, 8003940 <UART_SetConfig+0xdc>)
 800393c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003940:	08003975 	.word	0x08003975
 8003944:	0800398d 	.word	0x0800398d
 8003948:	0800398d 	.word	0x0800398d
 800394c:	0800398d 	.word	0x0800398d
 8003950:	08003981 	.word	0x08003981
 8003954:	0800398d 	.word	0x0800398d
 8003958:	0800398d 	.word	0x0800398d
 800395c:	0800398d 	.word	0x0800398d
 8003960:	0800397b 	.word	0x0800397b
 8003964:	0800398d 	.word	0x0800398d
 8003968:	0800398d 	.word	0x0800398d
 800396c:	0800398d 	.word	0x0800398d
 8003970:	08003987 	.word	0x08003987
 8003974:	2300      	movs	r3, #0
 8003976:	77fb      	strb	r3, [r7, #31]
 8003978:	e118      	b.n	8003bac <UART_SetConfig+0x348>
 800397a:	2302      	movs	r3, #2
 800397c:	77fb      	strb	r3, [r7, #31]
 800397e:	e115      	b.n	8003bac <UART_SetConfig+0x348>
 8003980:	2304      	movs	r3, #4
 8003982:	77fb      	strb	r3, [r7, #31]
 8003984:	e112      	b.n	8003bac <UART_SetConfig+0x348>
 8003986:	2308      	movs	r3, #8
 8003988:	77fb      	strb	r3, [r7, #31]
 800398a:	e10f      	b.n	8003bac <UART_SetConfig+0x348>
 800398c:	2310      	movs	r3, #16
 800398e:	77fb      	strb	r3, [r7, #31]
 8003990:	e10c      	b.n	8003bac <UART_SetConfig+0x348>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a68      	ldr	r2, [pc, #416]	@ (8003b38 <UART_SetConfig+0x2d4>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d120      	bne.n	80039de <UART_SetConfig+0x17a>
 800399c:	4b64      	ldr	r3, [pc, #400]	@ (8003b30 <UART_SetConfig+0x2cc>)
 800399e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80039a6:	2b30      	cmp	r3, #48	@ 0x30
 80039a8:	d013      	beq.n	80039d2 <UART_SetConfig+0x16e>
 80039aa:	2b30      	cmp	r3, #48	@ 0x30
 80039ac:	d814      	bhi.n	80039d8 <UART_SetConfig+0x174>
 80039ae:	2b20      	cmp	r3, #32
 80039b0:	d009      	beq.n	80039c6 <UART_SetConfig+0x162>
 80039b2:	2b20      	cmp	r3, #32
 80039b4:	d810      	bhi.n	80039d8 <UART_SetConfig+0x174>
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d002      	beq.n	80039c0 <UART_SetConfig+0x15c>
 80039ba:	2b10      	cmp	r3, #16
 80039bc:	d006      	beq.n	80039cc <UART_SetConfig+0x168>
 80039be:	e00b      	b.n	80039d8 <UART_SetConfig+0x174>
 80039c0:	2300      	movs	r3, #0
 80039c2:	77fb      	strb	r3, [r7, #31]
 80039c4:	e0f2      	b.n	8003bac <UART_SetConfig+0x348>
 80039c6:	2302      	movs	r3, #2
 80039c8:	77fb      	strb	r3, [r7, #31]
 80039ca:	e0ef      	b.n	8003bac <UART_SetConfig+0x348>
 80039cc:	2304      	movs	r3, #4
 80039ce:	77fb      	strb	r3, [r7, #31]
 80039d0:	e0ec      	b.n	8003bac <UART_SetConfig+0x348>
 80039d2:	2308      	movs	r3, #8
 80039d4:	77fb      	strb	r3, [r7, #31]
 80039d6:	e0e9      	b.n	8003bac <UART_SetConfig+0x348>
 80039d8:	2310      	movs	r3, #16
 80039da:	77fb      	strb	r3, [r7, #31]
 80039dc:	e0e6      	b.n	8003bac <UART_SetConfig+0x348>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a56      	ldr	r2, [pc, #344]	@ (8003b3c <UART_SetConfig+0x2d8>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d120      	bne.n	8003a2a <UART_SetConfig+0x1c6>
 80039e8:	4b51      	ldr	r3, [pc, #324]	@ (8003b30 <UART_SetConfig+0x2cc>)
 80039ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80039f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80039f4:	d013      	beq.n	8003a1e <UART_SetConfig+0x1ba>
 80039f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80039f8:	d814      	bhi.n	8003a24 <UART_SetConfig+0x1c0>
 80039fa:	2b80      	cmp	r3, #128	@ 0x80
 80039fc:	d009      	beq.n	8003a12 <UART_SetConfig+0x1ae>
 80039fe:	2b80      	cmp	r3, #128	@ 0x80
 8003a00:	d810      	bhi.n	8003a24 <UART_SetConfig+0x1c0>
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d002      	beq.n	8003a0c <UART_SetConfig+0x1a8>
 8003a06:	2b40      	cmp	r3, #64	@ 0x40
 8003a08:	d006      	beq.n	8003a18 <UART_SetConfig+0x1b4>
 8003a0a:	e00b      	b.n	8003a24 <UART_SetConfig+0x1c0>
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	77fb      	strb	r3, [r7, #31]
 8003a10:	e0cc      	b.n	8003bac <UART_SetConfig+0x348>
 8003a12:	2302      	movs	r3, #2
 8003a14:	77fb      	strb	r3, [r7, #31]
 8003a16:	e0c9      	b.n	8003bac <UART_SetConfig+0x348>
 8003a18:	2304      	movs	r3, #4
 8003a1a:	77fb      	strb	r3, [r7, #31]
 8003a1c:	e0c6      	b.n	8003bac <UART_SetConfig+0x348>
 8003a1e:	2308      	movs	r3, #8
 8003a20:	77fb      	strb	r3, [r7, #31]
 8003a22:	e0c3      	b.n	8003bac <UART_SetConfig+0x348>
 8003a24:	2310      	movs	r3, #16
 8003a26:	77fb      	strb	r3, [r7, #31]
 8003a28:	e0c0      	b.n	8003bac <UART_SetConfig+0x348>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a44      	ldr	r2, [pc, #272]	@ (8003b40 <UART_SetConfig+0x2dc>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d125      	bne.n	8003a80 <UART_SetConfig+0x21c>
 8003a34:	4b3e      	ldr	r3, [pc, #248]	@ (8003b30 <UART_SetConfig+0x2cc>)
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a42:	d017      	beq.n	8003a74 <UART_SetConfig+0x210>
 8003a44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a48:	d817      	bhi.n	8003a7a <UART_SetConfig+0x216>
 8003a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a4e:	d00b      	beq.n	8003a68 <UART_SetConfig+0x204>
 8003a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a54:	d811      	bhi.n	8003a7a <UART_SetConfig+0x216>
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <UART_SetConfig+0x1fe>
 8003a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a5e:	d006      	beq.n	8003a6e <UART_SetConfig+0x20a>
 8003a60:	e00b      	b.n	8003a7a <UART_SetConfig+0x216>
 8003a62:	2300      	movs	r3, #0
 8003a64:	77fb      	strb	r3, [r7, #31]
 8003a66:	e0a1      	b.n	8003bac <UART_SetConfig+0x348>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	77fb      	strb	r3, [r7, #31]
 8003a6c:	e09e      	b.n	8003bac <UART_SetConfig+0x348>
 8003a6e:	2304      	movs	r3, #4
 8003a70:	77fb      	strb	r3, [r7, #31]
 8003a72:	e09b      	b.n	8003bac <UART_SetConfig+0x348>
 8003a74:	2308      	movs	r3, #8
 8003a76:	77fb      	strb	r3, [r7, #31]
 8003a78:	e098      	b.n	8003bac <UART_SetConfig+0x348>
 8003a7a:	2310      	movs	r3, #16
 8003a7c:	77fb      	strb	r3, [r7, #31]
 8003a7e:	e095      	b.n	8003bac <UART_SetConfig+0x348>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a2f      	ldr	r2, [pc, #188]	@ (8003b44 <UART_SetConfig+0x2e0>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d125      	bne.n	8003ad6 <UART_SetConfig+0x272>
 8003a8a:	4b29      	ldr	r3, [pc, #164]	@ (8003b30 <UART_SetConfig+0x2cc>)
 8003a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a98:	d017      	beq.n	8003aca <UART_SetConfig+0x266>
 8003a9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a9e:	d817      	bhi.n	8003ad0 <UART_SetConfig+0x26c>
 8003aa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aa4:	d00b      	beq.n	8003abe <UART_SetConfig+0x25a>
 8003aa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aaa:	d811      	bhi.n	8003ad0 <UART_SetConfig+0x26c>
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <UART_SetConfig+0x254>
 8003ab0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ab4:	d006      	beq.n	8003ac4 <UART_SetConfig+0x260>
 8003ab6:	e00b      	b.n	8003ad0 <UART_SetConfig+0x26c>
 8003ab8:	2301      	movs	r3, #1
 8003aba:	77fb      	strb	r3, [r7, #31]
 8003abc:	e076      	b.n	8003bac <UART_SetConfig+0x348>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	77fb      	strb	r3, [r7, #31]
 8003ac2:	e073      	b.n	8003bac <UART_SetConfig+0x348>
 8003ac4:	2304      	movs	r3, #4
 8003ac6:	77fb      	strb	r3, [r7, #31]
 8003ac8:	e070      	b.n	8003bac <UART_SetConfig+0x348>
 8003aca:	2308      	movs	r3, #8
 8003acc:	77fb      	strb	r3, [r7, #31]
 8003ace:	e06d      	b.n	8003bac <UART_SetConfig+0x348>
 8003ad0:	2310      	movs	r3, #16
 8003ad2:	77fb      	strb	r3, [r7, #31]
 8003ad4:	e06a      	b.n	8003bac <UART_SetConfig+0x348>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a1b      	ldr	r2, [pc, #108]	@ (8003b48 <UART_SetConfig+0x2e4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d138      	bne.n	8003b52 <UART_SetConfig+0x2ee>
 8003ae0:	4b13      	ldr	r3, [pc, #76]	@ (8003b30 <UART_SetConfig+0x2cc>)
 8003ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003aea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003aee:	d017      	beq.n	8003b20 <UART_SetConfig+0x2bc>
 8003af0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003af4:	d82a      	bhi.n	8003b4c <UART_SetConfig+0x2e8>
 8003af6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003afa:	d00b      	beq.n	8003b14 <UART_SetConfig+0x2b0>
 8003afc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b00:	d824      	bhi.n	8003b4c <UART_SetConfig+0x2e8>
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <UART_SetConfig+0x2aa>
 8003b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b0a:	d006      	beq.n	8003b1a <UART_SetConfig+0x2b6>
 8003b0c:	e01e      	b.n	8003b4c <UART_SetConfig+0x2e8>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	77fb      	strb	r3, [r7, #31]
 8003b12:	e04b      	b.n	8003bac <UART_SetConfig+0x348>
 8003b14:	2302      	movs	r3, #2
 8003b16:	77fb      	strb	r3, [r7, #31]
 8003b18:	e048      	b.n	8003bac <UART_SetConfig+0x348>
 8003b1a:	2304      	movs	r3, #4
 8003b1c:	77fb      	strb	r3, [r7, #31]
 8003b1e:	e045      	b.n	8003bac <UART_SetConfig+0x348>
 8003b20:	2308      	movs	r3, #8
 8003b22:	77fb      	strb	r3, [r7, #31]
 8003b24:	e042      	b.n	8003bac <UART_SetConfig+0x348>
 8003b26:	bf00      	nop
 8003b28:	efff69f3 	.word	0xefff69f3
 8003b2c:	40011000 	.word	0x40011000
 8003b30:	40023800 	.word	0x40023800
 8003b34:	40004400 	.word	0x40004400
 8003b38:	40004800 	.word	0x40004800
 8003b3c:	40004c00 	.word	0x40004c00
 8003b40:	40005000 	.word	0x40005000
 8003b44:	40011400 	.word	0x40011400
 8003b48:	40007800 	.word	0x40007800
 8003b4c:	2310      	movs	r3, #16
 8003b4e:	77fb      	strb	r3, [r7, #31]
 8003b50:	e02c      	b.n	8003bac <UART_SetConfig+0x348>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a72      	ldr	r2, [pc, #456]	@ (8003d20 <UART_SetConfig+0x4bc>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d125      	bne.n	8003ba8 <UART_SetConfig+0x344>
 8003b5c:	4b71      	ldr	r3, [pc, #452]	@ (8003d24 <UART_SetConfig+0x4c0>)
 8003b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b62:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003b66:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003b6a:	d017      	beq.n	8003b9c <UART_SetConfig+0x338>
 8003b6c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003b70:	d817      	bhi.n	8003ba2 <UART_SetConfig+0x33e>
 8003b72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b76:	d00b      	beq.n	8003b90 <UART_SetConfig+0x32c>
 8003b78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b7c:	d811      	bhi.n	8003ba2 <UART_SetConfig+0x33e>
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <UART_SetConfig+0x326>
 8003b82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b86:	d006      	beq.n	8003b96 <UART_SetConfig+0x332>
 8003b88:	e00b      	b.n	8003ba2 <UART_SetConfig+0x33e>
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	77fb      	strb	r3, [r7, #31]
 8003b8e:	e00d      	b.n	8003bac <UART_SetConfig+0x348>
 8003b90:	2302      	movs	r3, #2
 8003b92:	77fb      	strb	r3, [r7, #31]
 8003b94:	e00a      	b.n	8003bac <UART_SetConfig+0x348>
 8003b96:	2304      	movs	r3, #4
 8003b98:	77fb      	strb	r3, [r7, #31]
 8003b9a:	e007      	b.n	8003bac <UART_SetConfig+0x348>
 8003b9c:	2308      	movs	r3, #8
 8003b9e:	77fb      	strb	r3, [r7, #31]
 8003ba0:	e004      	b.n	8003bac <UART_SetConfig+0x348>
 8003ba2:	2310      	movs	r3, #16
 8003ba4:	77fb      	strb	r3, [r7, #31]
 8003ba6:	e001      	b.n	8003bac <UART_SetConfig+0x348>
 8003ba8:	2310      	movs	r3, #16
 8003baa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bb4:	d15b      	bne.n	8003c6e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003bb6:	7ffb      	ldrb	r3, [r7, #31]
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d828      	bhi.n	8003c0e <UART_SetConfig+0x3aa>
 8003bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc4 <UART_SetConfig+0x360>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003be9 	.word	0x08003be9
 8003bc8:	08003bf1 	.word	0x08003bf1
 8003bcc:	08003bf9 	.word	0x08003bf9
 8003bd0:	08003c0f 	.word	0x08003c0f
 8003bd4:	08003bff 	.word	0x08003bff
 8003bd8:	08003c0f 	.word	0x08003c0f
 8003bdc:	08003c0f 	.word	0x08003c0f
 8003be0:	08003c0f 	.word	0x08003c0f
 8003be4:	08003c07 	.word	0x08003c07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003be8:	f7ff f94c 	bl	8002e84 <HAL_RCC_GetPCLK1Freq>
 8003bec:	61b8      	str	r0, [r7, #24]
        break;
 8003bee:	e013      	b.n	8003c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bf0:	f7ff f95c 	bl	8002eac <HAL_RCC_GetPCLK2Freq>
 8003bf4:	61b8      	str	r0, [r7, #24]
        break;
 8003bf6:	e00f      	b.n	8003c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8003d28 <UART_SetConfig+0x4c4>)
 8003bfa:	61bb      	str	r3, [r7, #24]
        break;
 8003bfc:	e00c      	b.n	8003c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bfe:	f7ff f86f 	bl	8002ce0 <HAL_RCC_GetSysClockFreq>
 8003c02:	61b8      	str	r0, [r7, #24]
        break;
 8003c04:	e008      	b.n	8003c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c0a:	61bb      	str	r3, [r7, #24]
        break;
 8003c0c:	e004      	b.n	8003c18 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	77bb      	strb	r3, [r7, #30]
        break;
 8003c16:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d074      	beq.n	8003d08 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	005a      	lsls	r2, r3, #1
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	085b      	lsrs	r3, r3, #1
 8003c28:	441a      	add	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c32:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	2b0f      	cmp	r3, #15
 8003c38:	d916      	bls.n	8003c68 <UART_SetConfig+0x404>
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c40:	d212      	bcs.n	8003c68 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	f023 030f 	bic.w	r3, r3, #15
 8003c4a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	085b      	lsrs	r3, r3, #1
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	b29a      	uxth	r2, r3
 8003c58:	89fb      	ldrh	r3, [r7, #14]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	89fa      	ldrh	r2, [r7, #14]
 8003c64:	60da      	str	r2, [r3, #12]
 8003c66:	e04f      	b.n	8003d08 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	77bb      	strb	r3, [r7, #30]
 8003c6c:	e04c      	b.n	8003d08 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c6e:	7ffb      	ldrb	r3, [r7, #31]
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d828      	bhi.n	8003cc6 <UART_SetConfig+0x462>
 8003c74:	a201      	add	r2, pc, #4	@ (adr r2, 8003c7c <UART_SetConfig+0x418>)
 8003c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7a:	bf00      	nop
 8003c7c:	08003ca1 	.word	0x08003ca1
 8003c80:	08003ca9 	.word	0x08003ca9
 8003c84:	08003cb1 	.word	0x08003cb1
 8003c88:	08003cc7 	.word	0x08003cc7
 8003c8c:	08003cb7 	.word	0x08003cb7
 8003c90:	08003cc7 	.word	0x08003cc7
 8003c94:	08003cc7 	.word	0x08003cc7
 8003c98:	08003cc7 	.word	0x08003cc7
 8003c9c:	08003cbf 	.word	0x08003cbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ca0:	f7ff f8f0 	bl	8002e84 <HAL_RCC_GetPCLK1Freq>
 8003ca4:	61b8      	str	r0, [r7, #24]
        break;
 8003ca6:	e013      	b.n	8003cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ca8:	f7ff f900 	bl	8002eac <HAL_RCC_GetPCLK2Freq>
 8003cac:	61b8      	str	r0, [r7, #24]
        break;
 8003cae:	e00f      	b.n	8003cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d28 <UART_SetConfig+0x4c4>)
 8003cb2:	61bb      	str	r3, [r7, #24]
        break;
 8003cb4:	e00c      	b.n	8003cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cb6:	f7ff f813 	bl	8002ce0 <HAL_RCC_GetSysClockFreq>
 8003cba:	61b8      	str	r0, [r7, #24]
        break;
 8003cbc:	e008      	b.n	8003cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cc2:	61bb      	str	r3, [r7, #24]
        break;
 8003cc4:	e004      	b.n	8003cd0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	77bb      	strb	r3, [r7, #30]
        break;
 8003cce:	bf00      	nop
    }

    if (pclk != 0U)
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d018      	beq.n	8003d08 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	085a      	lsrs	r2, r3, #1
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	441a      	add	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	2b0f      	cmp	r3, #15
 8003cee:	d909      	bls.n	8003d04 <UART_SetConfig+0x4a0>
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cf6:	d205      	bcs.n	8003d04 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	60da      	str	r2, [r3, #12]
 8003d02:	e001      	b.n	8003d08 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003d14:	7fbb      	ldrb	r3, [r7, #30]
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3720      	adds	r7, #32
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	40007c00 	.word	0x40007c00
 8003d24:	40023800 	.word	0x40023800
 8003d28:	00f42400 	.word	0x00f42400

08003d2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	f003 0308 	and.w	r3, r3, #8
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00a      	beq.n	8003d56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9e:	f003 0304 	and.w	r3, r3, #4
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00a      	beq.n	8003dbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc0:	f003 0310 	and.w	r3, r3, #16
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00a      	beq.n	8003dde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de2:	f003 0320 	and.w	r3, r3, #32
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d01a      	beq.n	8003e42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e2a:	d10a      	bne.n	8003e42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00a      	beq.n	8003e64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	605a      	str	r2, [r3, #4]
  }
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08c      	sub	sp, #48	@ 0x30
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e80:	f7fd fd5a 	bl	8001938 <HAL_GetTick>
 8003e84:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	d12e      	bne.n	8003ef2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 f83b 	bl	8003f1e <UART_WaitOnFlagUntilTimeout>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d021      	beq.n	8003ef2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	e853 3f00 	ldrex	r3, [r3]
 8003eba:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ec2:	623b      	str	r3, [r7, #32]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	461a      	mov	r2, r3
 8003eca:	6a3b      	ldr	r3, [r7, #32]
 8003ecc:	61fb      	str	r3, [r7, #28]
 8003ece:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed0:	69b9      	ldr	r1, [r7, #24]
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	e841 2300 	strex	r3, r2, [r1]
 8003ed8:	617b      	str	r3, [r7, #20]
   return(result);
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1e6      	bne.n	8003eae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e011      	b.n	8003f16 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3728      	adds	r7, #40	@ 0x28
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b084      	sub	sp, #16
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	60f8      	str	r0, [r7, #12]
 8003f26:	60b9      	str	r1, [r7, #8]
 8003f28:	603b      	str	r3, [r7, #0]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f2e:	e04f      	b.n	8003fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f36:	d04b      	beq.n	8003fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f38:	f7fd fcfe 	bl	8001938 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d302      	bcc.n	8003f4e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e04e      	b.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d037      	beq.n	8003fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b80      	cmp	r3, #128	@ 0x80
 8003f64:	d034      	beq.n	8003fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	2b40      	cmp	r3, #64	@ 0x40
 8003f6a:	d031      	beq.n	8003fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	f003 0308 	and.w	r3, r3, #8
 8003f76:	2b08      	cmp	r3, #8
 8003f78:	d110      	bne.n	8003f9c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2208      	movs	r2, #8
 8003f80:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 f838 	bl	8003ff8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2208      	movs	r2, #8
 8003f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e029      	b.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003faa:	d111      	bne.n	8003fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fb4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 f81e 	bl	8003ff8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e00f      	b.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	69da      	ldr	r2, [r3, #28]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	68ba      	ldr	r2, [r7, #8]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	bf0c      	ite	eq
 8003fe0:	2301      	moveq	r3, #1
 8003fe2:	2300      	movne	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	79fb      	ldrb	r3, [r7, #7]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d0a0      	beq.n	8003f30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b095      	sub	sp, #84	@ 0x54
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004008:	e853 3f00 	ldrex	r3, [r3]
 800400c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800400e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004010:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004014:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800401e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004020:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004022:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004024:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004026:	e841 2300 	strex	r3, r2, [r1]
 800402a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800402c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1e6      	bne.n	8004000 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3308      	adds	r3, #8
 8004038:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403a:	6a3b      	ldr	r3, [r7, #32]
 800403c:	e853 3f00 	ldrex	r3, [r3]
 8004040:	61fb      	str	r3, [r7, #28]
   return(result);
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	f023 0301 	bic.w	r3, r3, #1
 8004048:	64bb      	str	r3, [r7, #72]	@ 0x48
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	3308      	adds	r3, #8
 8004050:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004052:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004054:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004056:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004058:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800405a:	e841 2300 	strex	r3, r2, [r1]
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1e5      	bne.n	8004032 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800406a:	2b01      	cmp	r3, #1
 800406c:	d118      	bne.n	80040a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	e853 3f00 	ldrex	r3, [r3]
 800407a:	60bb      	str	r3, [r7, #8]
   return(result);
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f023 0310 	bic.w	r3, r3, #16
 8004082:	647b      	str	r3, [r7, #68]	@ 0x44
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004090:	6979      	ldr	r1, [r7, #20]
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	e841 2300 	strex	r3, r2, [r1]
 8004098:	613b      	str	r3, [r7, #16]
   return(result);
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1e6      	bne.n	800406e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2220      	movs	r2, #32
 80040a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80040b4:	bf00      	nop
 80040b6:	3754      	adds	r7, #84	@ 0x54
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <tc_aes128_set_decrypt_key>:
	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63,
	0x55, 0x21, 0x0c, 0x7d
};

int tc_aes128_set_decrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
	return tc_aes128_set_encrypt_key(s, k);
 80040ca:	6839      	ldr	r1, [r7, #0]
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 fbef 	bl	80048b0 <tc_aes128_set_encrypt_key>
 80040d2:	4603      	mov	r3, r0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <mult_row_column>:
#define multb(a)(mult8(a)^_double_byte(a)^(a))
#define multd(a)(mult8(a)^_double_byte(_double_byte(a))^(a))
#define multe(a)(mult8(a)^_double_byte(_double_byte(a))^_double_byte(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 80040dc:	b5b0      	push	{r4, r5, r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f002 ff72 	bl	8006fd4 <_double_byte>
 80040f0:	4603      	mov	r3, r0
 80040f2:	4618      	mov	r0, r3
 80040f4:	f002 ff6e 	bl	8006fd4 <_double_byte>
 80040f8:	4603      	mov	r3, r0
 80040fa:	4618      	mov	r0, r3
 80040fc:	f002 ff6a 	bl	8006fd4 <_double_byte>
 8004100:	4603      	mov	r3, r0
 8004102:	461c      	mov	r4, r3
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	4618      	mov	r0, r3
 800410a:	f002 ff63 	bl	8006fd4 <_double_byte>
 800410e:	4603      	mov	r3, r0
 8004110:	4618      	mov	r0, r3
 8004112:	f002 ff5f 	bl	8006fd4 <_double_byte>
 8004116:	4603      	mov	r3, r0
 8004118:	4063      	eors	r3, r4
 800411a:	b2dc      	uxtb	r4, r3
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	4618      	mov	r0, r3
 8004122:	f002 ff57 	bl	8006fd4 <_double_byte>
 8004126:	4603      	mov	r3, r0
 8004128:	4063      	eors	r3, r4
 800412a:	b2dc      	uxtb	r4, r3
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	3301      	adds	r3, #1
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	4618      	mov	r0, r3
 8004134:	f002 ff4e 	bl	8006fd4 <_double_byte>
 8004138:	4603      	mov	r3, r0
 800413a:	4618      	mov	r0, r3
 800413c:	f002 ff4a 	bl	8006fd4 <_double_byte>
 8004140:	4603      	mov	r3, r0
 8004142:	4618      	mov	r0, r3
 8004144:	f002 ff46 	bl	8006fd4 <_double_byte>
 8004148:	4603      	mov	r3, r0
 800414a:	461d      	mov	r5, r3
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	3301      	adds	r3, #1
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f002 ff3e 	bl	8006fd4 <_double_byte>
 8004158:	4603      	mov	r3, r0
 800415a:	406b      	eors	r3, r5
 800415c:	b2da      	uxtb	r2, r3
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	3301      	adds	r3, #1
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	4053      	eors	r3, r2
 8004166:	b2db      	uxtb	r3, r3
 8004168:	4063      	eors	r3, r4
 800416a:	b2dc      	uxtb	r4, r3
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	3302      	adds	r3, #2
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f002 ff2e 	bl	8006fd4 <_double_byte>
 8004178:	4603      	mov	r3, r0
 800417a:	4618      	mov	r0, r3
 800417c:	f002 ff2a 	bl	8006fd4 <_double_byte>
 8004180:	4603      	mov	r3, r0
 8004182:	4618      	mov	r0, r3
 8004184:	f002 ff26 	bl	8006fd4 <_double_byte>
 8004188:	4603      	mov	r3, r0
 800418a:	461d      	mov	r5, r3
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	3302      	adds	r3, #2
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f002 ff1e 	bl	8006fd4 <_double_byte>
 8004198:	4603      	mov	r3, r0
 800419a:	4618      	mov	r0, r3
 800419c:	f002 ff1a 	bl	8006fd4 <_double_byte>
 80041a0:	4603      	mov	r3, r0
 80041a2:	406b      	eors	r3, r5
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	3302      	adds	r3, #2
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	4053      	eors	r3, r2
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	4063      	eors	r3, r4
 80041b2:	b2dc      	uxtb	r4, r3
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	3303      	adds	r3, #3
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f002 ff0a 	bl	8006fd4 <_double_byte>
 80041c0:	4603      	mov	r3, r0
 80041c2:	4618      	mov	r0, r3
 80041c4:	f002 ff06 	bl	8006fd4 <_double_byte>
 80041c8:	4603      	mov	r3, r0
 80041ca:	4618      	mov	r0, r3
 80041cc:	f002 ff02 	bl	8006fd4 <_double_byte>
 80041d0:	4603      	mov	r3, r0
 80041d2:	461a      	mov	r2, r3
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	3303      	adds	r3, #3
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	4053      	eors	r3, r2
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	4063      	eors	r3, r4
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	701a      	strb	r2, [r3, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f002 fef2 	bl	8006fd4 <_double_byte>
 80041f0:	4603      	mov	r3, r0
 80041f2:	4618      	mov	r0, r3
 80041f4:	f002 feee 	bl	8006fd4 <_double_byte>
 80041f8:	4603      	mov	r3, r0
 80041fa:	4618      	mov	r0, r3
 80041fc:	f002 feea 	bl	8006fd4 <_double_byte>
 8004200:	4603      	mov	r3, r0
 8004202:	461a      	mov	r2, r3
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	4053      	eors	r3, r2
 800420a:	b2dc      	uxtb	r4, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	3301      	adds	r3, #1
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	4618      	mov	r0, r3
 8004214:	f002 fede 	bl	8006fd4 <_double_byte>
 8004218:	4603      	mov	r3, r0
 800421a:	4618      	mov	r0, r3
 800421c:	f002 feda 	bl	8006fd4 <_double_byte>
 8004220:	4603      	mov	r3, r0
 8004222:	4618      	mov	r0, r3
 8004224:	f002 fed6 	bl	8006fd4 <_double_byte>
 8004228:	4603      	mov	r3, r0
 800422a:	461d      	mov	r5, r3
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	3301      	adds	r3, #1
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	f002 fece 	bl	8006fd4 <_double_byte>
 8004238:	4603      	mov	r3, r0
 800423a:	4618      	mov	r0, r3
 800423c:	f002 feca 	bl	8006fd4 <_double_byte>
 8004240:	4603      	mov	r3, r0
 8004242:	406b      	eors	r3, r5
 8004244:	b2dd      	uxtb	r5, r3
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	3301      	adds	r3, #1
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	4618      	mov	r0, r3
 800424e:	f002 fec1 	bl	8006fd4 <_double_byte>
 8004252:	4603      	mov	r3, r0
 8004254:	406b      	eors	r3, r5
 8004256:	b2db      	uxtb	r3, r3
 8004258:	4063      	eors	r3, r4
 800425a:	b2dc      	uxtb	r4, r3
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	3302      	adds	r3, #2
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f002 feb6 	bl	8006fd4 <_double_byte>
 8004268:	4603      	mov	r3, r0
 800426a:	4618      	mov	r0, r3
 800426c:	f002 feb2 	bl	8006fd4 <_double_byte>
 8004270:	4603      	mov	r3, r0
 8004272:	4618      	mov	r0, r3
 8004274:	f002 feae 	bl	8006fd4 <_double_byte>
 8004278:	4603      	mov	r3, r0
 800427a:	461d      	mov	r5, r3
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	3302      	adds	r3, #2
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f002 fea6 	bl	8006fd4 <_double_byte>
 8004288:	4603      	mov	r3, r0
 800428a:	406b      	eors	r3, r5
 800428c:	b2da      	uxtb	r2, r3
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	3302      	adds	r3, #2
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	4053      	eors	r3, r2
 8004296:	b2db      	uxtb	r3, r3
 8004298:	4063      	eors	r3, r4
 800429a:	b2dc      	uxtb	r4, r3
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	3303      	adds	r3, #3
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f002 fe96 	bl	8006fd4 <_double_byte>
 80042a8:	4603      	mov	r3, r0
 80042aa:	4618      	mov	r0, r3
 80042ac:	f002 fe92 	bl	8006fd4 <_double_byte>
 80042b0:	4603      	mov	r3, r0
 80042b2:	4618      	mov	r0, r3
 80042b4:	f002 fe8e 	bl	8006fd4 <_double_byte>
 80042b8:	4603      	mov	r3, r0
 80042ba:	461d      	mov	r5, r3
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	3303      	adds	r3, #3
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f002 fe86 	bl	8006fd4 <_double_byte>
 80042c8:	4603      	mov	r3, r0
 80042ca:	4618      	mov	r0, r3
 80042cc:	f002 fe82 	bl	8006fd4 <_double_byte>
 80042d0:	4603      	mov	r3, r0
 80042d2:	406b      	eors	r3, r5
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	3303      	adds	r3, #3
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	4053      	eors	r3, r2
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3301      	adds	r3, #1
 80042e4:	4062      	eors	r2, r4
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	701a      	strb	r2, [r3, #0]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f002 fe70 	bl	8006fd4 <_double_byte>
 80042f4:	4603      	mov	r3, r0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f002 fe6c 	bl	8006fd4 <_double_byte>
 80042fc:	4603      	mov	r3, r0
 80042fe:	4618      	mov	r0, r3
 8004300:	f002 fe68 	bl	8006fd4 <_double_byte>
 8004304:	4603      	mov	r3, r0
 8004306:	461c      	mov	r4, r3
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
 800430e:	f002 fe61 	bl	8006fd4 <_double_byte>
 8004312:	4603      	mov	r3, r0
 8004314:	4618      	mov	r0, r3
 8004316:	f002 fe5d 	bl	8006fd4 <_double_byte>
 800431a:	4603      	mov	r3, r0
 800431c:	4063      	eors	r3, r4
 800431e:	b2da      	uxtb	r2, r3
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	4053      	eors	r3, r2
 8004326:	b2dc      	uxtb	r4, r3
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	3301      	adds	r3, #1
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f002 fe50 	bl	8006fd4 <_double_byte>
 8004334:	4603      	mov	r3, r0
 8004336:	4618      	mov	r0, r3
 8004338:	f002 fe4c 	bl	8006fd4 <_double_byte>
 800433c:	4603      	mov	r3, r0
 800433e:	4618      	mov	r0, r3
 8004340:	f002 fe48 	bl	8006fd4 <_double_byte>
 8004344:	4603      	mov	r3, r0
 8004346:	461a      	mov	r2, r3
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	3301      	adds	r3, #1
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	4053      	eors	r3, r2
 8004350:	b2db      	uxtb	r3, r3
 8004352:	4063      	eors	r3, r4
 8004354:	b2dc      	uxtb	r4, r3
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	3302      	adds	r3, #2
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	4618      	mov	r0, r3
 800435e:	f002 fe39 	bl	8006fd4 <_double_byte>
 8004362:	4603      	mov	r3, r0
 8004364:	4618      	mov	r0, r3
 8004366:	f002 fe35 	bl	8006fd4 <_double_byte>
 800436a:	4603      	mov	r3, r0
 800436c:	4618      	mov	r0, r3
 800436e:	f002 fe31 	bl	8006fd4 <_double_byte>
 8004372:	4603      	mov	r3, r0
 8004374:	461d      	mov	r5, r3
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	3302      	adds	r3, #2
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f002 fe29 	bl	8006fd4 <_double_byte>
 8004382:	4603      	mov	r3, r0
 8004384:	4618      	mov	r0, r3
 8004386:	f002 fe25 	bl	8006fd4 <_double_byte>
 800438a:	4603      	mov	r3, r0
 800438c:	406b      	eors	r3, r5
 800438e:	b2dd      	uxtb	r5, r3
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	3302      	adds	r3, #2
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f002 fe1c 	bl	8006fd4 <_double_byte>
 800439c:	4603      	mov	r3, r0
 800439e:	406b      	eors	r3, r5
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	4063      	eors	r3, r4
 80043a4:	b2dc      	uxtb	r4, r3
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	3303      	adds	r3, #3
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f002 fe11 	bl	8006fd4 <_double_byte>
 80043b2:	4603      	mov	r3, r0
 80043b4:	4618      	mov	r0, r3
 80043b6:	f002 fe0d 	bl	8006fd4 <_double_byte>
 80043ba:	4603      	mov	r3, r0
 80043bc:	4618      	mov	r0, r3
 80043be:	f002 fe09 	bl	8006fd4 <_double_byte>
 80043c2:	4603      	mov	r3, r0
 80043c4:	461d      	mov	r5, r3
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	3303      	adds	r3, #3
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f002 fe01 	bl	8006fd4 <_double_byte>
 80043d2:	4603      	mov	r3, r0
 80043d4:	406b      	eors	r3, r5
 80043d6:	b2da      	uxtb	r2, r3
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	3303      	adds	r3, #3
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	4053      	eors	r3, r2
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3302      	adds	r3, #2
 80043e6:	4062      	eors	r2, r4
 80043e8:	b2d2      	uxtb	r2, r2
 80043ea:	701a      	strb	r2, [r3, #0]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	4618      	mov	r0, r3
 80043f2:	f002 fdef 	bl	8006fd4 <_double_byte>
 80043f6:	4603      	mov	r3, r0
 80043f8:	4618      	mov	r0, r3
 80043fa:	f002 fdeb 	bl	8006fd4 <_double_byte>
 80043fe:	4603      	mov	r3, r0
 8004400:	4618      	mov	r0, r3
 8004402:	f002 fde7 	bl	8006fd4 <_double_byte>
 8004406:	4603      	mov	r3, r0
 8004408:	461c      	mov	r4, r3
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f002 fde0 	bl	8006fd4 <_double_byte>
 8004414:	4603      	mov	r3, r0
 8004416:	4063      	eors	r3, r4
 8004418:	b2da      	uxtb	r2, r3
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	4053      	eors	r3, r2
 8004420:	b2dc      	uxtb	r4, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	3301      	adds	r3, #1
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	4618      	mov	r0, r3
 800442a:	f002 fdd3 	bl	8006fd4 <_double_byte>
 800442e:	4603      	mov	r3, r0
 8004430:	4618      	mov	r0, r3
 8004432:	f002 fdcf 	bl	8006fd4 <_double_byte>
 8004436:	4603      	mov	r3, r0
 8004438:	4618      	mov	r0, r3
 800443a:	f002 fdcb 	bl	8006fd4 <_double_byte>
 800443e:	4603      	mov	r3, r0
 8004440:	461d      	mov	r5, r3
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	3301      	adds	r3, #1
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	4618      	mov	r0, r3
 800444a:	f002 fdc3 	bl	8006fd4 <_double_byte>
 800444e:	4603      	mov	r3, r0
 8004450:	4618      	mov	r0, r3
 8004452:	f002 fdbf 	bl	8006fd4 <_double_byte>
 8004456:	4603      	mov	r3, r0
 8004458:	406b      	eors	r3, r5
 800445a:	b2da      	uxtb	r2, r3
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	3301      	adds	r3, #1
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	4053      	eors	r3, r2
 8004464:	b2db      	uxtb	r3, r3
 8004466:	4063      	eors	r3, r4
 8004468:	b2dc      	uxtb	r4, r3
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	3302      	adds	r3, #2
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f002 fdaf 	bl	8006fd4 <_double_byte>
 8004476:	4603      	mov	r3, r0
 8004478:	4618      	mov	r0, r3
 800447a:	f002 fdab 	bl	8006fd4 <_double_byte>
 800447e:	4603      	mov	r3, r0
 8004480:	4618      	mov	r0, r3
 8004482:	f002 fda7 	bl	8006fd4 <_double_byte>
 8004486:	4603      	mov	r3, r0
 8004488:	461a      	mov	r2, r3
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	3302      	adds	r3, #2
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	4053      	eors	r3, r2
 8004492:	b2db      	uxtb	r3, r3
 8004494:	4063      	eors	r3, r4
 8004496:	b2dc      	uxtb	r4, r3
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	3303      	adds	r3, #3
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f002 fd98 	bl	8006fd4 <_double_byte>
 80044a4:	4603      	mov	r3, r0
 80044a6:	4618      	mov	r0, r3
 80044a8:	f002 fd94 	bl	8006fd4 <_double_byte>
 80044ac:	4603      	mov	r3, r0
 80044ae:	4618      	mov	r0, r3
 80044b0:	f002 fd90 	bl	8006fd4 <_double_byte>
 80044b4:	4603      	mov	r3, r0
 80044b6:	461d      	mov	r5, r3
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	3303      	adds	r3, #3
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	4618      	mov	r0, r3
 80044c0:	f002 fd88 	bl	8006fd4 <_double_byte>
 80044c4:	4603      	mov	r3, r0
 80044c6:	4618      	mov	r0, r3
 80044c8:	f002 fd84 	bl	8006fd4 <_double_byte>
 80044cc:	4603      	mov	r3, r0
 80044ce:	406b      	eors	r3, r5
 80044d0:	b2dd      	uxtb	r5, r3
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	3303      	adds	r3, #3
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	4618      	mov	r0, r3
 80044da:	f002 fd7b 	bl	8006fd4 <_double_byte>
 80044de:	4603      	mov	r3, r0
 80044e0:	406b      	eors	r3, r5
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	3303      	adds	r3, #3
 80044e8:	4062      	eors	r2, r4
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	701a      	strb	r2, [r3, #0]
}
 80044ee:	bf00      	nop
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bdb0      	pop	{r4, r5, r7, pc}

080044f6 <inv_mix_columns>:

static inline void inv_mix_columns(uint8_t *s)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b086      	sub	sp, #24
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 80044fe:	f107 0308 	add.w	r3, r7, #8
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff fde9 	bl	80040dc <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	1d1a      	adds	r2, r3, #4
 800450e:	f107 0308 	add.w	r3, r7, #8
 8004512:	3304      	adds	r3, #4
 8004514:	4611      	mov	r1, r2
 8004516:	4618      	mov	r0, r3
 8004518:	f7ff fde0 	bl	80040dc <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f103 0208 	add.w	r2, r3, #8
 8004522:	f107 0308 	add.w	r3, r7, #8
 8004526:	3308      	adds	r3, #8
 8004528:	4611      	mov	r1, r2
 800452a:	4618      	mov	r0, r3
 800452c:	f7ff fdd6 	bl	80040dc <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f103 020c 	add.w	r2, r3, #12
 8004536:	f107 0308 	add.w	r3, r7, #8
 800453a:	330c      	adds	r3, #12
 800453c:	4611      	mov	r1, r2
 800453e:	4618      	mov	r0, r3
 8004540:	f7ff fdcc 	bl	80040dc <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8004544:	f107 0208 	add.w	r2, r7, #8
 8004548:	2310      	movs	r3, #16
 800454a:	2110      	movs	r1, #16
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f002 fd19 	bl	8006f84 <_copy>
}
 8004552:	bf00      	nop
 8004554:	3718      	adds	r7, #24
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
 8004562:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	781a      	ldrb	r2, [r3, #0]
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	0e1b      	lsrs	r3, r3, #24
 800456e:	b2db      	uxtb	r3, r3
 8004570:	4053      	eors	r3, r2
 8004572:	b2da      	uxtb	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	701a      	strb	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	3301      	adds	r3, #1
 800457c:	7819      	ldrb	r1, [r3, #0]
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	0c1b      	lsrs	r3, r3, #16
 8004584:	b2da      	uxtb	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3301      	adds	r3, #1
 800458a:	404a      	eors	r2, r1
 800458c:	b2d2      	uxtb	r2, r2
 800458e:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3302      	adds	r3, #2
 8004594:	7819      	ldrb	r1, [r3, #0]
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	0a1b      	lsrs	r3, r3, #8
 800459c:	b2da      	uxtb	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	3302      	adds	r3, #2
 80045a2:	404a      	eors	r2, r1
 80045a4:	b2d2      	uxtb	r2, r2
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3303      	adds	r3, #3
 80045ac:	7819      	ldrb	r1, [r3, #0]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3303      	adds	r3, #3
 80045b8:	404a      	eors	r2, r1
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	3304      	adds	r3, #4
 80045c2:	7819      	ldrb	r1, [r3, #0]
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	3304      	adds	r3, #4
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	0e1b      	lsrs	r3, r3, #24
 80045cc:	b2da      	uxtb	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	3304      	adds	r3, #4
 80045d2:	404a      	eors	r2, r1
 80045d4:	b2d2      	uxtb	r2, r2
 80045d6:	701a      	strb	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	3305      	adds	r3, #5
 80045dc:	7819      	ldrb	r1, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	3304      	adds	r3, #4
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	0c1b      	lsrs	r3, r3, #16
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	3305      	adds	r3, #5
 80045ec:	404a      	eors	r2, r1
 80045ee:	b2d2      	uxtb	r2, r2
 80045f0:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	3306      	adds	r3, #6
 80045f6:	7819      	ldrb	r1, [r3, #0]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	3304      	adds	r3, #4
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	0a1b      	lsrs	r3, r3, #8
 8004600:	b2da      	uxtb	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	3306      	adds	r3, #6
 8004606:	404a      	eors	r2, r1
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	3307      	adds	r3, #7
 8004610:	7819      	ldrb	r1, [r3, #0]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	3304      	adds	r3, #4
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	b2da      	uxtb	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	3307      	adds	r3, #7
 800461e:	404a      	eors	r2, r1
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	3308      	adds	r3, #8
 8004628:	7819      	ldrb	r1, [r3, #0]
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	3308      	adds	r3, #8
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	0e1b      	lsrs	r3, r3, #24
 8004632:	b2da      	uxtb	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	3308      	adds	r3, #8
 8004638:	404a      	eors	r2, r1
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	701a      	strb	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	3309      	adds	r3, #9
 8004642:	7819      	ldrb	r1, [r3, #0]
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	3308      	adds	r3, #8
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	0c1b      	lsrs	r3, r3, #16
 800464c:	b2da      	uxtb	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	3309      	adds	r3, #9
 8004652:	404a      	eors	r2, r1
 8004654:	b2d2      	uxtb	r2, r2
 8004656:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	330a      	adds	r3, #10
 800465c:	7819      	ldrb	r1, [r3, #0]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	3308      	adds	r3, #8
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	0a1b      	lsrs	r3, r3, #8
 8004666:	b2da      	uxtb	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	330a      	adds	r3, #10
 800466c:	404a      	eors	r2, r1
 800466e:	b2d2      	uxtb	r2, r2
 8004670:	701a      	strb	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	330b      	adds	r3, #11
 8004676:	7819      	ldrb	r1, [r3, #0]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	3308      	adds	r3, #8
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	b2da      	uxtb	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	330b      	adds	r3, #11
 8004684:	404a      	eors	r2, r1
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	330c      	adds	r3, #12
 800468e:	7819      	ldrb	r1, [r3, #0]
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	330c      	adds	r3, #12
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	0e1b      	lsrs	r3, r3, #24
 8004698:	b2da      	uxtb	r2, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	330c      	adds	r3, #12
 800469e:	404a      	eors	r2, r1
 80046a0:	b2d2      	uxtb	r2, r2
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	330d      	adds	r3, #13
 80046a8:	7819      	ldrb	r1, [r3, #0]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	330c      	adds	r3, #12
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	0c1b      	lsrs	r3, r3, #16
 80046b2:	b2da      	uxtb	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	330d      	adds	r3, #13
 80046b8:	404a      	eors	r2, r1
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	330e      	adds	r3, #14
 80046c2:	7819      	ldrb	r1, [r3, #0]
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	330c      	adds	r3, #12
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	0a1b      	lsrs	r3, r3, #8
 80046cc:	b2da      	uxtb	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	330e      	adds	r3, #14
 80046d2:	404a      	eors	r2, r1
 80046d4:	b2d2      	uxtb	r2, r2
 80046d6:	701a      	strb	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	330f      	adds	r3, #15
 80046dc:	7819      	ldrb	r1, [r3, #0]
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	330c      	adds	r3, #12
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	330f      	adds	r3, #15
 80046ea:	404a      	eors	r2, r1
 80046ec:	b2d2      	uxtb	r2, r2
 80046ee:	701a      	strb	r2, [r3, #0]
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 8004704:	2300      	movs	r3, #0
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	e00d      	b.n	8004726 <inv_sub_bytes+0x2a>
		s[i] = inv_sbox[s[i]];
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4413      	add	r3, r2
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	4619      	mov	r1, r3
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	4413      	add	r3, r2
 800471a:	4a08      	ldr	r2, [pc, #32]	@ (800473c <inv_sub_bytes+0x40>)
 800471c:	5c52      	ldrb	r2, [r2, r1]
 800471e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	3301      	adds	r3, #1
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b0f      	cmp	r3, #15
 800472a:	d9ee      	bls.n	800470a <inv_sub_bytes+0xe>
	}
}
 800472c:	bf00      	nop
 800472e:	bf00      	nop
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	08007a64 	.word	0x08007a64

08004740 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	723b      	strb	r3, [r7, #8]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	7b5b      	ldrb	r3, [r3, #13]
 8004752:	727b      	strb	r3, [r7, #9]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	7a9b      	ldrb	r3, [r3, #10]
 8004758:	72bb      	strb	r3, [r7, #10]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	79db      	ldrb	r3, [r3, #7]
 800475e:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	791b      	ldrb	r3, [r3, #4]
 8004764:	733b      	strb	r3, [r7, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	785b      	ldrb	r3, [r3, #1]
 800476a:	737b      	strb	r3, [r7, #13]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	7b9b      	ldrb	r3, [r3, #14]
 8004770:	73bb      	strb	r3, [r7, #14]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	7adb      	ldrb	r3, [r3, #11]
 8004776:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	7a1b      	ldrb	r3, [r3, #8]
 800477c:	743b      	strb	r3, [r7, #16]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	795b      	ldrb	r3, [r3, #5]
 8004782:	747b      	strb	r3, [r7, #17]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	789b      	ldrb	r3, [r3, #2]
 8004788:	74bb      	strb	r3, [r7, #18]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	7bdb      	ldrb	r3, [r3, #15]
 800478e:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	7b1b      	ldrb	r3, [r3, #12]
 8004794:	753b      	strb	r3, [r7, #20]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	7a5b      	ldrb	r3, [r3, #9]
 800479a:	757b      	strb	r3, [r7, #21]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	799b      	ldrb	r3, [r3, #6]
 80047a0:	75bb      	strb	r3, [r7, #22]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	78db      	ldrb	r3, [r3, #3]
 80047a6:	75fb      	strb	r3, [r7, #23]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 80047a8:	f107 0208 	add.w	r2, r7, #8
 80047ac:	2310      	movs	r3, #16
 80047ae:	2110      	movs	r1, #16
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f002 fbe7 	bl	8006f84 <_copy>
}
 80047b6:	bf00      	nop
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b08a      	sub	sp, #40	@ 0x28
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	60f8      	str	r0, [r7, #12]
 80047c6:	60b9      	str	r1, [r7, #8]
 80047c8:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d101      	bne.n	80047d4 <tc_aes_decrypt+0x16>
		return TC_CRYPTO_FAIL;
 80047d0:	2300      	movs	r3, #0
 80047d2:	e05b      	b.n	800488c <tc_aes_decrypt+0xce>
	} else if (in == (const uint8_t *) 0) {
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <tc_aes_decrypt+0x20>
		return TC_CRYPTO_FAIL;
 80047da:	2300      	movs	r3, #0
 80047dc:	e056      	b.n	800488c <tc_aes_decrypt+0xce>
	} else if (s == (TCAesKeySched_t) 0) {
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <tc_aes_decrypt+0x2a>
		return TC_CRYPTO_FAIL;
 80047e4:	2300      	movs	r3, #0
 80047e6:	e051      	b.n	800488c <tc_aes_decrypt+0xce>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 80047e8:	f107 0014 	add.w	r0, r7, #20
 80047ec:	2310      	movs	r3, #16
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	2110      	movs	r1, #16
 80047f2:	f002 fbc7 	bl	8006f84 <_copy>

	add_round_key(state, s->words + Nb*Nr);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 80047fc:	f107 0314 	add.w	r3, r7, #20
 8004800:	4611      	mov	r1, r2
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff fea9 	bl	800455a <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
 8004808:	2309      	movs	r3, #9
 800480a:	627b      	str	r3, [r7, #36]	@ 0x24
 800480c:	e01b      	b.n	8004846 <tc_aes_decrypt+0x88>
		inv_shift_rows(state);
 800480e:	f107 0314 	add.w	r3, r7, #20
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff ff94 	bl	8004740 <inv_shift_rows>
		inv_sub_bytes(state);
 8004818:	f107 0314 	add.w	r3, r7, #20
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff ff6d 	bl	80046fc <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	441a      	add	r2, r3
 800482a:	f107 0314 	add.w	r3, r7, #20
 800482e:	4611      	mov	r1, r2
 8004830:	4618      	mov	r0, r3
 8004832:	f7ff fe92 	bl	800455a <add_round_key>
		inv_mix_columns(state);
 8004836:	f107 0314 	add.w	r3, r7, #20
 800483a:	4618      	mov	r0, r3
 800483c:	f7ff fe5b 	bl	80044f6 <inv_mix_columns>
	for (i = Nr - 1; i > 0; --i) {
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	3b01      	subs	r3, #1
 8004844:	627b      	str	r3, [r7, #36]	@ 0x24
 8004846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1e0      	bne.n	800480e <tc_aes_decrypt+0x50>
	}

	inv_shift_rows(state);
 800484c:	f107 0314 	add.w	r3, r7, #20
 8004850:	4618      	mov	r0, r3
 8004852:	f7ff ff75 	bl	8004740 <inv_shift_rows>
	inv_sub_bytes(state);
 8004856:	f107 0314 	add.w	r3, r7, #20
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff ff4e 	bl	80046fc <inv_sub_bytes>
	add_round_key(state, s->words);
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	f107 0314 	add.w	r3, r7, #20
 8004866:	4611      	mov	r1, r2
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff fe76 	bl	800455a <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 800486e:	f107 0214 	add.w	r2, r7, #20
 8004872:	2310      	movs	r3, #16
 8004874:	2110      	movs	r1, #16
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f002 fb84 	bl	8006f84 <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 800487c:	f107 0314 	add.w	r3, r7, #20
 8004880:	2210      	movs	r2, #16
 8004882:	2100      	movs	r1, #0
 8004884:	4618      	mov	r0, r3
 8004886:	f002 fb94 	bl	8006fb2 <_set>


	return TC_CRYPTO_SUCCESS;
 800488a:	2301      	movs	r3, #1
}
 800488c:	4618      	mov	r0, r3
 800488e:	3728      	adds	r7, #40	@ 0x28
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <rotword>:
	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f,
	0xb0, 0x54, 0xbb, 0x16
};

static inline unsigned int rotword(unsigned int a)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	return (((a) >> 24)|((a) << 8));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	ea4f 6333 	mov.w	r3, r3, ror #24
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
	...

080048b0 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 80048b0:	b5b0      	push	{r4, r5, r7, lr}
 80048b2:	b090      	sub	sp, #64	@ 0x40
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
	const unsigned int rconst[11] = {
 80048ba:	4b49      	ldr	r3, [pc, #292]	@ (80049e0 <tc_aes128_set_encrypt_key+0x130>)
 80048bc:	f107 040c 	add.w	r4, r7, #12
 80048c0:	461d      	mov	r5, r3
 80048c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80048ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <tc_aes128_set_encrypt_key+0x2c>
		return TC_CRYPTO_FAIL;
 80048d8:	2300      	movs	r3, #0
 80048da:	e07d      	b.n	80049d8 <tc_aes128_set_encrypt_key+0x128>
	} else if (k == (const uint8_t *) 0) {
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <tc_aes128_set_encrypt_key+0x36>
		return TC_CRYPTO_FAIL;
 80048e2:	2300      	movs	r3, #0
 80048e4:	e078      	b.n	80049d8 <tc_aes128_set_encrypt_key+0x128>
	}

	for (i = 0; i < Nk; ++i) {
 80048e6:	2300      	movs	r3, #0
 80048e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048ea:	e024      	b.n	8004936 <tc_aes128_set_encrypt_key+0x86>
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 80048ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	4413      	add	r3, r2
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	061a      	lsls	r2, r3, #24
 80048f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	3301      	adds	r3, #1
 80048fe:	6839      	ldr	r1, [r7, #0]
 8004900:	440b      	add	r3, r1
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	041b      	lsls	r3, r3, #16
 8004906:	431a      	orrs	r2, r3
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	3302      	adds	r3, #2
 800490e:	6839      	ldr	r1, [r7, #0]
 8004910:	440b      	add	r3, r1
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	021b      	lsls	r3, r3, #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004916:	4313      	orrs	r3, r2
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004918:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800491a:	0092      	lsls	r2, r2, #2
 800491c:	3203      	adds	r2, #3
 800491e:	6839      	ldr	r1, [r7, #0]
 8004920:	440a      	add	r2, r1
 8004922:	7812      	ldrb	r2, [r2, #0]
 8004924:	4313      	orrs	r3, r2
 8004926:	4619      	mov	r1, r3
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800492c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < Nk; ++i) {
 8004930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004932:	3301      	adds	r3, #1
 8004934:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004938:	2b03      	cmp	r3, #3
 800493a:	d9d7      	bls.n	80048ec <tc_aes128_set_encrypt_key+0x3c>
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
 800493c:	e048      	b.n	80049d0 <tc_aes128_set_encrypt_key+0x120>
		t = s->words[i-1];
 800493e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004940:	1e5a      	subs	r2, r3, #1
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004948:	63bb      	str	r3, [r7, #56]	@ 0x38
		if ((i % Nk) == 0) {
 800494a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800494c:	f003 0303 	and.w	r3, r3, #3
 8004950:	2b00      	cmp	r3, #0
 8004952:	d12e      	bne.n	80049b2 <tc_aes128_set_encrypt_key+0x102>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8004954:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004956:	f7ff ff9d 	bl	8004894 <rotword>
 800495a:	4603      	mov	r3, r0
 800495c:	0e1b      	lsrs	r3, r3, #24
 800495e:	b2db      	uxtb	r3, r3
 8004960:	4a20      	ldr	r2, [pc, #128]	@ (80049e4 <tc_aes128_set_encrypt_key+0x134>)
 8004962:	5cd3      	ldrb	r3, [r2, r3]
 8004964:	061c      	lsls	r4, r3, #24
 8004966:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004968:	f7ff ff94 	bl	8004894 <rotword>
 800496c:	4603      	mov	r3, r0
 800496e:	0c1b      	lsrs	r3, r3, #16
 8004970:	b2db      	uxtb	r3, r3
 8004972:	4a1c      	ldr	r2, [pc, #112]	@ (80049e4 <tc_aes128_set_encrypt_key+0x134>)
 8004974:	5cd3      	ldrb	r3, [r2, r3]
 8004976:	041b      	lsls	r3, r3, #16
 8004978:	431c      	orrs	r4, r3
 800497a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800497c:	f7ff ff8a 	bl	8004894 <rotword>
 8004980:	4603      	mov	r3, r0
 8004982:	0a1b      	lsrs	r3, r3, #8
 8004984:	b2db      	uxtb	r3, r3
 8004986:	4a17      	ldr	r2, [pc, #92]	@ (80049e4 <tc_aes128_set_encrypt_key+0x134>)
 8004988:	5cd3      	ldrb	r3, [r2, r3]
 800498a:	021b      	lsls	r3, r3, #8
 800498c:	431c      	orrs	r4, r3
 800498e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004990:	f7ff ff80 	bl	8004894 <rotword>
 8004994:	4603      	mov	r3, r0
 8004996:	b2db      	uxtb	r3, r3
 8004998:	4a12      	ldr	r2, [pc, #72]	@ (80049e4 <tc_aes128_set_encrypt_key+0x134>)
 800499a:	5cd3      	ldrb	r3, [r2, r3]
 800499c:	4323      	orrs	r3, r4
 800499e:	461a      	mov	r2, r3
 80049a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a2:	089b      	lsrs	r3, r3, #2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	3340      	adds	r3, #64	@ 0x40
 80049a8:	443b      	add	r3, r7
 80049aa:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80049ae:	4053      	eors	r3, r2
 80049b0:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
		s->words[i] = s->words[i-Nk] ^ t;
 80049b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b4:	1f1a      	subs	r2, r3, #4
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80049bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049be:	ea82 0103 	eor.w	r1, r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80049c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (; i < (Nb * (Nr + 1)); ++i) {
 80049ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049cc:	3301      	adds	r3, #1
 80049ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049d2:	2b2b      	cmp	r3, #43	@ 0x2b
 80049d4:	d9b3      	bls.n	800493e <tc_aes128_set_encrypt_key+0x8e>
	}

	return TC_CRYPTO_SUCCESS;
 80049d6:	2301      	movs	r3, #1
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3740      	adds	r7, #64	@ 0x40
 80049dc:	46bd      	mov	sp, r7
 80049de:	bdb0      	pop	{r4, r5, r7, pc}
 80049e0:	080079d0 	.word	0x080079d0
 80049e4:	08007b64 	.word	0x08007b64

080049e8 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	781a      	ldrb	r2, [r3, #0]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	0e1b      	lsrs	r3, r3, #24
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	4053      	eors	r3, r2
 8004a00:	b2da      	uxtb	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	701a      	strb	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	7819      	ldrb	r1, [r3, #0]
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	0c1b      	lsrs	r3, r3, #16
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3301      	adds	r3, #1
 8004a18:	404a      	eors	r2, r1
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	3302      	adds	r3, #2
 8004a22:	7819      	ldrb	r1, [r3, #0]
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	0a1b      	lsrs	r3, r3, #8
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3302      	adds	r3, #2
 8004a30:	404a      	eors	r2, r1
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	701a      	strb	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	3303      	adds	r3, #3
 8004a3a:	7819      	ldrb	r1, [r3, #0]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	3303      	adds	r3, #3
 8004a46:	404a      	eors	r2, r1
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3304      	adds	r3, #4
 8004a50:	7819      	ldrb	r1, [r3, #0]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	3304      	adds	r3, #4
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	0e1b      	lsrs	r3, r3, #24
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3304      	adds	r3, #4
 8004a60:	404a      	eors	r2, r1
 8004a62:	b2d2      	uxtb	r2, r2
 8004a64:	701a      	strb	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	3305      	adds	r3, #5
 8004a6a:	7819      	ldrb	r1, [r3, #0]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	3304      	adds	r3, #4
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	0c1b      	lsrs	r3, r3, #16
 8004a74:	b2da      	uxtb	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	3305      	adds	r3, #5
 8004a7a:	404a      	eors	r2, r1
 8004a7c:	b2d2      	uxtb	r2, r2
 8004a7e:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3306      	adds	r3, #6
 8004a84:	7819      	ldrb	r1, [r3, #0]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	3304      	adds	r3, #4
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	0a1b      	lsrs	r3, r3, #8
 8004a8e:	b2da      	uxtb	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	3306      	adds	r3, #6
 8004a94:	404a      	eors	r2, r1
 8004a96:	b2d2      	uxtb	r2, r2
 8004a98:	701a      	strb	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	3307      	adds	r3, #7
 8004a9e:	7819      	ldrb	r1, [r3, #0]
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	3304      	adds	r3, #4
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	3307      	adds	r3, #7
 8004aac:	404a      	eors	r2, r1
 8004aae:	b2d2      	uxtb	r2, r2
 8004ab0:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	3308      	adds	r3, #8
 8004ab6:	7819      	ldrb	r1, [r3, #0]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	3308      	adds	r3, #8
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	0e1b      	lsrs	r3, r3, #24
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	3308      	adds	r3, #8
 8004ac6:	404a      	eors	r2, r1
 8004ac8:	b2d2      	uxtb	r2, r2
 8004aca:	701a      	strb	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	3309      	adds	r3, #9
 8004ad0:	7819      	ldrb	r1, [r3, #0]
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	3308      	adds	r3, #8
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	0c1b      	lsrs	r3, r3, #16
 8004ada:	b2da      	uxtb	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3309      	adds	r3, #9
 8004ae0:	404a      	eors	r2, r1
 8004ae2:	b2d2      	uxtb	r2, r2
 8004ae4:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	330a      	adds	r3, #10
 8004aea:	7819      	ldrb	r1, [r3, #0]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	3308      	adds	r3, #8
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	0a1b      	lsrs	r3, r3, #8
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	330a      	adds	r3, #10
 8004afa:	404a      	eors	r2, r1
 8004afc:	b2d2      	uxtb	r2, r2
 8004afe:	701a      	strb	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	330b      	adds	r3, #11
 8004b04:	7819      	ldrb	r1, [r3, #0]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	3308      	adds	r3, #8
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	b2da      	uxtb	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	330b      	adds	r3, #11
 8004b12:	404a      	eors	r2, r1
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	330c      	adds	r3, #12
 8004b1c:	7819      	ldrb	r1, [r3, #0]
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	330c      	adds	r3, #12
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	0e1b      	lsrs	r3, r3, #24
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	330c      	adds	r3, #12
 8004b2c:	404a      	eors	r2, r1
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	330d      	adds	r3, #13
 8004b36:	7819      	ldrb	r1, [r3, #0]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	330c      	adds	r3, #12
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	0c1b      	lsrs	r3, r3, #16
 8004b40:	b2da      	uxtb	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	330d      	adds	r3, #13
 8004b46:	404a      	eors	r2, r1
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	330e      	adds	r3, #14
 8004b50:	7819      	ldrb	r1, [r3, #0]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	330c      	adds	r3, #12
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	0a1b      	lsrs	r3, r3, #8
 8004b5a:	b2da      	uxtb	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	330e      	adds	r3, #14
 8004b60:	404a      	eors	r2, r1
 8004b62:	b2d2      	uxtb	r2, r2
 8004b64:	701a      	strb	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	330f      	adds	r3, #15
 8004b6a:	7819      	ldrb	r1, [r3, #0]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	330c      	adds	r3, #12
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	b2da      	uxtb	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	330f      	adds	r3, #15
 8004b78:	404a      	eors	r2, r1
 8004b7a:	b2d2      	uxtb	r2, r2
 8004b7c:	701a      	strb	r2, [r3, #0]
}
 8004b7e:	bf00      	nop
 8004b80:	370c      	adds	r7, #12
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
	...

08004b8c <sub_bytes>:

static inline void sub_bytes(uint8_t *s)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
 8004b94:	2300      	movs	r3, #0
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	e00d      	b.n	8004bb6 <sub_bytes+0x2a>
		s[i] = sbox[s[i]];
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4413      	add	r3, r2
 8004baa:	4a08      	ldr	r2, [pc, #32]	@ (8004bcc <sub_bytes+0x40>)
 8004bac:	5c52      	ldrb	r2, [r2, r1]
 8004bae:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	60fb      	str	r3, [r7, #12]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2b0f      	cmp	r3, #15
 8004bba:	d9ee      	bls.n	8004b9a <sub_bytes+0xe>
	}
}
 8004bbc:	bf00      	nop
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	08007b64 	.word	0x08007b64

08004bd0 <mult_row_column>:

#define triple(a)(_double_byte(a)^(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8004bd0:	b590      	push	{r4, r7, lr}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f002 f9f8 	bl	8006fd4 <_double_byte>
 8004be4:	4603      	mov	r3, r0
 8004be6:	461c      	mov	r4, r3
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	3301      	adds	r3, #1
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f002 f9f0 	bl	8006fd4 <_double_byte>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	4053      	eors	r3, r2
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	4063      	eors	r3, r4
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	3302      	adds	r3, #2
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	4053      	eors	r3, r2
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	3303      	adds	r3, #3
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	4053      	eors	r3, r2
 8004c18:	b2da      	uxtb	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	701a      	strb	r2, [r3, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	781c      	ldrb	r4, [r3, #0]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	3301      	adds	r3, #1
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f002 f9d3 	bl	8006fd4 <_double_byte>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	4063      	eors	r3, r4
 8004c32:	b2dc      	uxtb	r4, r3
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	3302      	adds	r3, #2
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f002 f9ca 	bl	8006fd4 <_double_byte>
 8004c40:	4603      	mov	r3, r0
 8004c42:	461a      	mov	r2, r3
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	3302      	adds	r3, #2
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	4053      	eors	r3, r2
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	4063      	eors	r3, r4
 8004c50:	b2d9      	uxtb	r1, r3
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	3303      	adds	r3, #3
 8004c56:	781a      	ldrb	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	404a      	eors	r2, r1
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	701a      	strb	r2, [r3, #0]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	781a      	ldrb	r2, [r3, #0]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	781b      	ldrb	r3, [r3, #0]
 8004c6c:	4053      	eors	r3, r2
 8004c6e:	b2dc      	uxtb	r4, r3
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	3302      	adds	r3, #2
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f002 f9ac 	bl	8006fd4 <_double_byte>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	4063      	eors	r3, r4
 8004c80:	b2dc      	uxtb	r4, r3
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	3303      	adds	r3, #3
 8004c86:	781b      	ldrb	r3, [r3, #0]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f002 f9a3 	bl	8006fd4 <_double_byte>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	461a      	mov	r2, r3
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	3303      	adds	r3, #3
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	4053      	eors	r3, r2
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	3302      	adds	r3, #2
 8004ca0:	4062      	eors	r2, r4
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f002 f992 	bl	8006fd4 <_double_byte>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	4053      	eors	r3, r2
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	4053      	eors	r3, r2
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	3302      	adds	r3, #2
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	4053      	eors	r3, r2
 8004cce:	b2dc      	uxtb	r4, r3
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	3303      	adds	r3, #3
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f002 f97c 	bl	8006fd4 <_double_byte>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	461a      	mov	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3303      	adds	r3, #3
 8004ce4:	4062      	eors	r2, r4
 8004ce6:	b2d2      	uxtb	r2, r2
 8004ce8:	701a      	strb	r2, [r3, #0]
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd90      	pop	{r4, r7, pc}

08004cf2 <mix_columns>:

static inline void mix_columns(uint8_t *s)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b086      	sub	sp, #24
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8004cfa:	f107 0308 	add.w	r3, r7, #8
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7ff ff65 	bl	8004bd0 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	1d1a      	adds	r2, r3, #4
 8004d0a:	f107 0308 	add.w	r3, r7, #8
 8004d0e:	3304      	adds	r3, #4
 8004d10:	4611      	mov	r1, r2
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff ff5c 	bl	8004bd0 <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f103 0208 	add.w	r2, r3, #8
 8004d1e:	f107 0308 	add.w	r3, r7, #8
 8004d22:	3308      	adds	r3, #8
 8004d24:	4611      	mov	r1, r2
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7ff ff52 	bl	8004bd0 <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f103 020c 	add.w	r2, r3, #12
 8004d32:	f107 0308 	add.w	r3, r7, #8
 8004d36:	330c      	adds	r3, #12
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7ff ff48 	bl	8004bd0 <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004d40:	f107 0208 	add.w	r2, r7, #8
 8004d44:	2310      	movs	r3, #16
 8004d46:	2110      	movs	r1, #16
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f002 f91b 	bl	8006f84 <_copy>
}
 8004d4e:	bf00      	nop
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b086      	sub	sp, #24
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	723b      	strb	r3, [r7, #8]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	795b      	ldrb	r3, [r3, #5]
 8004d68:	727b      	strb	r3, [r7, #9]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	7a9b      	ldrb	r3, [r3, #10]
 8004d6e:	72bb      	strb	r3, [r7, #10]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	7bdb      	ldrb	r3, [r3, #15]
 8004d74:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	791b      	ldrb	r3, [r3, #4]
 8004d7a:	733b      	strb	r3, [r7, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	7a5b      	ldrb	r3, [r3, #9]
 8004d80:	737b      	strb	r3, [r7, #13]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	7b9b      	ldrb	r3, [r3, #14]
 8004d86:	73bb      	strb	r3, [r7, #14]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	78db      	ldrb	r3, [r3, #3]
 8004d8c:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	7a1b      	ldrb	r3, [r3, #8]
 8004d92:	743b      	strb	r3, [r7, #16]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	7b5b      	ldrb	r3, [r3, #13]
 8004d98:	747b      	strb	r3, [r7, #17]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	789b      	ldrb	r3, [r3, #2]
 8004d9e:	74bb      	strb	r3, [r7, #18]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	79db      	ldrb	r3, [r3, #7]
 8004da4:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	7b1b      	ldrb	r3, [r3, #12]
 8004daa:	753b      	strb	r3, [r7, #20]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	785b      	ldrb	r3, [r3, #1]
 8004db0:	757b      	strb	r3, [r7, #21]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	799b      	ldrb	r3, [r3, #6]
 8004db6:	75bb      	strb	r3, [r7, #22]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	7adb      	ldrb	r3, [r3, #11]
 8004dbc:	75fb      	strb	r3, [r7, #23]
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004dbe:	f107 0208 	add.w	r2, r7, #8
 8004dc2:	2310      	movs	r3, #16
 8004dc4:	2110      	movs	r1, #16
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f002 f8dc 	bl	8006f84 <_copy>
}
 8004dcc:	bf00      	nop
 8004dce:	3718      	adds	r7, #24
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b08a      	sub	sp, #40	@ 0x28
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <tc_aes_encrypt+0x16>
		return TC_CRYPTO_FAIL;
 8004de6:	2300      	movs	r3, #0
 8004de8:	e05e      	b.n	8004ea8 <tc_aes_encrypt+0xd4>
	} else if (in == (const uint8_t *) 0) {
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d101      	bne.n	8004df4 <tc_aes_encrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004df0:	2300      	movs	r3, #0
 8004df2:	e059      	b.n	8004ea8 <tc_aes_encrypt+0xd4>
	} else if (s == (TCAesKeySched_t) 0) {
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <tc_aes_encrypt+0x2a>
		return TC_CRYPTO_FAIL;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e054      	b.n	8004ea8 <tc_aes_encrypt+0xd4>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004dfe:	f107 0014 	add.w	r0, r7, #20
 8004e02:	2310      	movs	r3, #16
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	2110      	movs	r1, #16
 8004e08:	f002 f8bc 	bl	8006f84 <_copy>
	add_round_key(state, s->words);
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	f107 0314 	add.w	r3, r7, #20
 8004e12:	4611      	mov	r1, r2
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff fde7 	bl	80049e8 <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e1e:	e01c      	b.n	8004e5a <tc_aes_encrypt+0x86>
		sub_bytes(state);
 8004e20:	f107 0314 	add.w	r3, r7, #20
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff feb1 	bl	8004b8c <sub_bytes>
		shift_rows(state);
 8004e2a:	f107 0314 	add.w	r3, r7, #20
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7ff ff91 	bl	8004d56 <shift_rows>
		mix_columns(state);
 8004e34:	f107 0314 	add.w	r3, r7, #20
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f7ff ff5a 	bl	8004cf2 <mix_columns>
		add_round_key(state, s->words + Nb*(i+1));
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e42:	3301      	adds	r3, #1
 8004e44:	011b      	lsls	r3, r3, #4
 8004e46:	441a      	add	r2, r3
 8004e48:	f107 0314 	add.w	r3, r7, #20
 8004e4c:	4611      	mov	r1, r2
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f7ff fdca 	bl	80049e8 <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
 8004e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e56:	3301      	adds	r3, #1
 8004e58:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d9df      	bls.n	8004e20 <tc_aes_encrypt+0x4c>
	}

	sub_bytes(state);
 8004e60:	f107 0314 	add.w	r3, r7, #20
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff fe91 	bl	8004b8c <sub_bytes>
	shift_rows(state);
 8004e6a:	f107 0314 	add.w	r3, r7, #20
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff ff71 	bl	8004d56 <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	3301      	adds	r3, #1
 8004e7a:	011b      	lsls	r3, r3, #4
 8004e7c:	441a      	add	r2, r3
 8004e7e:	f107 0314 	add.w	r3, r7, #20
 8004e82:	4611      	mov	r1, r2
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7ff fdaf 	bl	80049e8 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8004e8a:	f107 0214 	add.w	r2, r7, #20
 8004e8e:	2310      	movs	r3, #16
 8004e90:	2110      	movs	r1, #16
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f002 f876 	bl	8006f84 <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8004e98:	f107 0314 	add.w	r3, r7, #20
 8004e9c:	2210      	movs	r2, #16
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f002 f886 	bl	8006fb2 <_set>

	return TC_CRYPTO_SUCCESS;
 8004ea6:	2301      	movs	r3, #1
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3728      	adds	r7, #40	@ 0x28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <uECC_vli_clear>:
{
	return 2 * curve->num_bytes;
}

void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	70fb      	strb	r3, [r7, #3]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	73fb      	strb	r3, [r7, #15]
 8004ec0:	e00a      	b.n	8004ed8 <uECC_vli_clear+0x28>
		 vli[i] = 0;
 8004ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	4413      	add	r3, r2
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	73fb      	strb	r3, [r7, #15]
 8004ed8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004edc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	dbee      	blt.n	8004ec2 <uECC_vli_clear+0x12>
	}
}
 8004ee4:	bf00      	nop
 8004ee6:	bf00      	nop
 8004ee8:	3714      	adds	r7, #20
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <uECC_vli_isZero>:

uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b085      	sub	sp, #20
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
 8004efa:	460b      	mov	r3, r1
 8004efc:	70fb      	strb	r3, [r7, #3]
	uECC_word_t bits = 0;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004f02:	2300      	movs	r3, #0
 8004f04:	72fb      	strb	r3, [r7, #11]
 8004f06:	e00c      	b.n	8004f22 <uECC_vli_isZero+0x30>
		bits |= vli[i];
 8004f08:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	4413      	add	r3, r2
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < num_words; ++i) {
 8004f1a:	7afb      	ldrb	r3, [r7, #11]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	72fb      	strb	r3, [r7, #11]
 8004f22:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8004f26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	dbec      	blt.n	8004f08 <uECC_vli_isZero+0x16>
	}
	return (bits == 0);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	bf0c      	ite	eq
 8004f34:	2301      	moveq	r3, #1
 8004f36:	2300      	movne	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <uECC_vli_testBit>:

uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
 8004f4e:	460b      	mov	r3, r1
 8004f50:	807b      	strh	r3, [r7, #2]
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004f52:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004f56:	115b      	asrs	r3, r3, #5
 8004f58:	b21b      	sxth	r3, r3
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	4413      	add	r3, r2
 8004f60:	681a      	ldr	r2, [r3, #0]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8004f62:	887b      	ldrh	r3, [r7, #2]
 8004f64:	f003 031f 	and.w	r3, r3, #31
 8004f68:	2101      	movs	r1, #1
 8004f6a:	fa01 f303 	lsl.w	r3, r1, r3
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004f6e:	4013      	ands	r3, r2
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <vli_numDigits>:

/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli,
				 const wordcount_t max_words)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	70fb      	strb	r3, [r7, #3]

	wordcount_t i;
	/* Search from the end until we find a non-zero digit. We do it in reverse
	 * because we expect that most digits will be nonzero. */
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8004f88:	78fb      	ldrb	r3, [r7, #3]
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	73fb      	strb	r3, [r7, #15]
 8004f90:	e003      	b.n	8004f9a <vli_numDigits+0x1e>
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	73fb      	strb	r3, [r7, #15]
 8004f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	db07      	blt.n	8004fb2 <vli_numDigits+0x36>
 8004fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	4413      	add	r3, r2
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d0ef      	beq.n	8004f92 <vli_numDigits+0x16>
	}

	return (i + 1);
 8004fb2:	7bfb      	ldrb	r3, [r7, #15]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	b25b      	sxtb	r3, r3
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <uECC_vli_numBits>:

bitcount_t uECC_vli_numBits(const uECC_word_t *vli,
			    const wordcount_t max_words)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b086      	sub	sp, #24
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	460b      	mov	r3, r1
 8004fd0:	70fb      	strb	r3, [r7, #3]

	uECC_word_t i;
	uECC_word_t digit;

	wordcount_t num_digits = vli_numDigits(vli, max_words);
 8004fd2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f7ff ffcf 	bl	8004f7c <vli_numDigits>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	73fb      	strb	r3, [r7, #15]
	if (num_digits == 0) {
 8004fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <uECC_vli_numBits+0x28>
		return 0;
 8004fea:	2300      	movs	r3, #0
 8004fec:	e021      	b.n	8005032 <uECC_vli_numBits+0x6c>
	}

	digit = vli[num_digits - 1];
 8004fee:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004ff2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004ff6:	4413      	add	r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 8005002:	2300      	movs	r3, #0
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	e005      	b.n	8005014 <uECC_vli_numBits+0x4e>
		digit >>= 1;
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	085b      	lsrs	r3, r3, #1
 800500c:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	3301      	adds	r3, #1
 8005012:	617b      	str	r3, [r7, #20]
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1f6      	bne.n	8005008 <uECC_vli_numBits+0x42>
	}

	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 800501a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800501e:	b29b      	uxth	r3, r3
 8005020:	3b01      	subs	r3, #1
 8005022:	b29b      	uxth	r3, r3
 8005024:	015b      	lsls	r3, r3, #5
 8005026:	b29a      	uxth	r2, r3
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	b29b      	uxth	r3, r3
 800502c:	4413      	add	r3, r2
 800502e:	b29b      	uxth	r3, r3
 8005030:	b21b      	sxth	r3, r3
}
 8005032:	4618      	mov	r0, r3
 8005034:	3718      	adds	r7, #24
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <uECC_vli_set>:

void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src,
		  wordcount_t num_words)
{
 800503a:	b480      	push	{r7}
 800503c:	b087      	sub	sp, #28
 800503e:	af00      	add	r7, sp, #0
 8005040:	60f8      	str	r0, [r7, #12]
 8005042:	60b9      	str	r1, [r7, #8]
 8005044:	4613      	mov	r3, r2
 8005046:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = 0; i < num_words; ++i) {
 8005048:	2300      	movs	r3, #0
 800504a:	75fb      	strb	r3, [r7, #23]
 800504c:	e00f      	b.n	800506e <uECC_vli_set+0x34>
		dest[i] = src[i];
 800504e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	441a      	add	r2, r3
 8005058:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	68f9      	ldr	r1, [r7, #12]
 8005060:	440b      	add	r3, r1
 8005062:	6812      	ldr	r2, [r2, #0]
 8005064:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8005066:	7dfb      	ldrb	r3, [r7, #23]
 8005068:	3301      	adds	r3, #1
 800506a:	b2db      	uxtb	r3, r3
 800506c:	75fb      	strb	r3, [r7, #23]
 800506e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8005072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005076:	429a      	cmp	r2, r3
 8005078:	dbe9      	blt.n	800504e <uECC_vli_set+0x14>
  	}
}
 800507a:	bf00      	nop
 800507c:	bf00      	nop
 800507e:	371c      	adds	r7, #28
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <uECC_vli_cmp_unsafe>:

cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
				const uECC_word_t *right,
				wordcount_t num_words)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	4613      	mov	r3, r2
 8005094:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 8005096:	79fb      	ldrb	r3, [r7, #7]
 8005098:	3b01      	subs	r3, #1
 800509a:	b2db      	uxtb	r3, r3
 800509c:	75fb      	strb	r3, [r7, #23]
 800509e:	e024      	b.n	80050ea <uECC_vli_cmp_unsafe+0x62>
		if (left[i] > right[i]) {
 80050a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	4413      	add	r3, r2
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	440b      	add	r3, r1
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d901      	bls.n	80050c0 <uECC_vli_cmp_unsafe+0x38>
			return 1;
 80050bc:	2301      	movs	r3, #1
 80050be:	e019      	b.n	80050f4 <uECC_vli_cmp_unsafe+0x6c>
		} else if (left[i] < right[i]) {
 80050c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4413      	add	r3, r2
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	440b      	add	r3, r1
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d202      	bcs.n	80050e2 <uECC_vli_cmp_unsafe+0x5a>
			return -1;
 80050dc:	f04f 33ff 	mov.w	r3, #4294967295
 80050e0:	e008      	b.n	80050f4 <uECC_vli_cmp_unsafe+0x6c>
	for (i = num_words - 1; i >= 0; --i) {
 80050e2:	7dfb      	ldrb	r3, [r7, #23]
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	75fb      	strb	r3, [r7, #23]
 80050ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	dad6      	bge.n	80050a0 <uECC_vli_cmp_unsafe+0x18>
		}
	}
	return 0;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	371c      	adds	r7, #28
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <uECC_vli_equal>:

uECC_word_t uECC_vli_equal(const uECC_word_t *left, const uECC_word_t *right,
			   wordcount_t num_words)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	4613      	mov	r3, r2
 800510c:	71fb      	strb	r3, [r7, #7]

	uECC_word_t diff = 0;
 800510e:	2300      	movs	r3, #0
 8005110:	617b      	str	r3, [r7, #20]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 8005112:	79fb      	ldrb	r3, [r7, #7]
 8005114:	3b01      	subs	r3, #1
 8005116:	b2db      	uxtb	r3, r3
 8005118:	74fb      	strb	r3, [r7, #19]
 800511a:	e013      	b.n	8005144 <uECC_vli_equal+0x44>
		diff |= (left[i] ^ right[i]);
 800511c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	4413      	add	r3, r2
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	68b9      	ldr	r1, [r7, #8]
 8005130:	440b      	add	r3, r1
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4053      	eors	r3, r2
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	4313      	orrs	r3, r2
 800513a:	617b      	str	r3, [r7, #20]
	for (i = num_words - 1; i >= 0; --i) {
 800513c:	7cfb      	ldrb	r3, [r7, #19]
 800513e:	3b01      	subs	r3, #1
 8005140:	b2db      	uxtb	r3, r3
 8005142:	74fb      	strb	r3, [r7, #19]
 8005144:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005148:	2b00      	cmp	r3, #0
 800514a:	dae7      	bge.n	800511c <uECC_vli_equal+0x1c>
	}
	return !(diff == 0);
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	2b00      	cmp	r3, #0
 8005150:	bf14      	ite	ne
 8005152:	2301      	movne	r3, #1
 8005154:	2300      	moveq	r3, #0
 8005156:	b2db      	uxtb	r3, r3
}
 8005158:	4618      	mov	r0, r3
 800515a:	371c      	adds	r7, #28
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <cond_set>:

uECC_word_t cond_set(uECC_word_t p_true, uECC_word_t p_false, unsigned int cond)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
	return (p_true*(cond)) | (p_false*(!cond));
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	fb03 f202 	mul.w	r2, r3, r2
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	bf0c      	ite	eq
 800517e:	2301      	moveq	r3, #1
 8005180:	2300      	movne	r3, #0
 8005182:	b2db      	uxtb	r3, r3
 8005184:	4619      	mov	r1, r3
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	fb01 f303 	mul.w	r3, r1, r3
 800518c:	4313      	orrs	r3, r2
}
 800518e:	4618      	mov	r0, r3
 8005190:	3714      	adds	r7, #20
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr

0800519a <uECC_vli_sub>:

/* Computes result = left - right, returning borrow, in constant time.
 * Can modify in place. */
uECC_word_t uECC_vli_sub(uECC_word_t *result, const uECC_word_t *left,
			 const uECC_word_t *right, wordcount_t num_words)
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b088      	sub	sp, #32
 800519e:	af00      	add	r7, sp, #0
 80051a0:	60f8      	str	r0, [r7, #12]
 80051a2:	60b9      	str	r1, [r7, #8]
 80051a4:	607a      	str	r2, [r7, #4]
 80051a6:	70fb      	strb	r3, [r7, #3]
	uECC_word_t borrow = 0;
 80051a8:	2300      	movs	r3, #0
 80051aa:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80051ac:	2300      	movs	r3, #0
 80051ae:	76fb      	strb	r3, [r7, #27]
 80051b0:	e039      	b.n	8005226 <uECC_vli_sub+0x8c>
		uECC_word_t diff = left[i] - right[i] - borrow;
 80051b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	4413      	add	r3, r2
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	6879      	ldr	r1, [r7, #4]
 80051c6:	440b      	add	r3, r1
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	1ad2      	subs	r2, r2, r3
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (diff > left[i]);
 80051d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	4413      	add	r3, r2
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	bf8c      	ite	hi
 80051e4:	2301      	movhi	r3, #1
 80051e6:	2300      	movls	r3, #0
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	613b      	str	r3, [r7, #16]
		borrow = cond_set(val, borrow, (diff != left[i]));
 80051ec:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	4413      	add	r3, r2
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	697a      	ldr	r2, [r7, #20]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	bf14      	ite	ne
 80051fe:	2301      	movne	r3, #1
 8005200:	2300      	moveq	r3, #0
 8005202:	b2db      	uxtb	r3, r3
 8005204:	461a      	mov	r2, r3
 8005206:	69f9      	ldr	r1, [r7, #28]
 8005208:	6938      	ldr	r0, [r7, #16]
 800520a:	f7ff ffab 	bl	8005164 <cond_set>
 800520e:	61f8      	str	r0, [r7, #28]

		result[i] = diff;
 8005210:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	4413      	add	r3, r2
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 800521e:	7efb      	ldrb	r3, [r7, #27]
 8005220:	3301      	adds	r3, #1
 8005222:	b2db      	uxtb	r3, r3
 8005224:	76fb      	strb	r3, [r7, #27]
 8005226:	f997 201b 	ldrsb.w	r2, [r7, #27]
 800522a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800522e:	429a      	cmp	r2, r3
 8005230:	dbbf      	blt.n	80051b2 <uECC_vli_sub+0x18>
	}
	return borrow;
 8005232:	69fb      	ldr	r3, [r7, #28]
}
 8005234:	4618      	mov	r0, r3
 8005236:	3720      	adds	r7, #32
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b088      	sub	sp, #32
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
 8005248:	70fb      	strb	r3, [r7, #3]
	uECC_word_t carry = 0;
 800524a:	2300      	movs	r3, #0
 800524c:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 800524e:	2300      	movs	r3, #0
 8005250:	76fb      	strb	r3, [r7, #27]
 8005252:	e039      	b.n	80052c8 <uECC_vli_add+0x8c>
		uECC_word_t sum = left[i] + right[i] + carry;
 8005254:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	4413      	add	r3, r2
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	6879      	ldr	r1, [r7, #4]
 8005268:	440b      	add	r3, r1
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4413      	add	r3, r2
 800526e:	69fa      	ldr	r2, [r7, #28]
 8005270:	4413      	add	r3, r2
 8005272:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (sum < left[i]);
 8005274:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	4413      	add	r3, r2
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	429a      	cmp	r2, r3
 8005284:	bf34      	ite	cc
 8005286:	2301      	movcc	r3, #1
 8005288:	2300      	movcs	r3, #0
 800528a:	b2db      	uxtb	r3, r3
 800528c:	613b      	str	r3, [r7, #16]
		carry = cond_set(val, carry, (sum != left[i]));
 800528e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	4413      	add	r3, r2
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	429a      	cmp	r2, r3
 800529e:	bf14      	ite	ne
 80052a0:	2301      	movne	r3, #1
 80052a2:	2300      	moveq	r3, #0
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	461a      	mov	r2, r3
 80052a8:	69f9      	ldr	r1, [r7, #28]
 80052aa:	6938      	ldr	r0, [r7, #16]
 80052ac:	f7ff ff5a 	bl	8005164 <cond_set>
 80052b0:	61f8      	str	r0, [r7, #28]
		result[i] = sum;
 80052b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	4413      	add	r3, r2
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 80052c0:	7efb      	ldrb	r3, [r7, #27]
 80052c2:	3301      	adds	r3, #1
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	76fb      	strb	r3, [r7, #27]
 80052c8:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80052cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	dbbf      	blt.n	8005254 <uECC_vli_add+0x18>
	}
	return carry;
 80052d4:	69fb      	ldr	r3, [r7, #28]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3720      	adds	r7, #32
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 80052de:	b480      	push	{r7}
 80052e0:	b087      	sub	sp, #28
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	460b      	mov	r3, r1
 80052e8:	70fb      	strb	r3, [r7, #3]
	uECC_word_t *end = vli;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	613b      	str	r3, [r7, #16]
	uECC_word_t carry = 0;
 80052ee:	2300      	movs	r3, #0
 80052f0:	617b      	str	r3, [r7, #20]

	vli += num_words;
 80052f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	4413      	add	r3, r2
 80052fc:	607b      	str	r3, [r7, #4]
	while (vli-- > end) {
 80052fe:	e00b      	b.n	8005318 <uECC_vli_rshift1+0x3a>
		uECC_word_t temp = *vli;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	60fb      	str	r3, [r7, #12]
		*vli = (temp >> 1) | carry;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	085a      	lsrs	r2, r3, #1
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	431a      	orrs	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	07db      	lsls	r3, r3, #31
 8005316:	617b      	str	r3, [r7, #20]
	while (vli-- > end) {
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	1f1a      	subs	r2, r3, #4
 800531c:	607a      	str	r2, [r7, #4]
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	429a      	cmp	r2, r3
 8005322:	d3ed      	bcc.n	8005300 <uECC_vli_rshift1+0x22>
	}
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	371c      	adds	r7, #28
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <muladd>:

static void muladd(uECC_word_t a, uECC_word_t b, uECC_word_t *r0,
		   uECC_word_t *r1, uECC_word_t *r2)
{
 8005332:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005336:	b091      	sub	sp, #68	@ 0x44
 8005338:	af00      	add	r7, sp, #0
 800533a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800533c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800533e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005340:	623b      	str	r3, [r7, #32]

	uECC_dword_t p = (uECC_dword_t)a * b;
 8005342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005344:	2200      	movs	r2, #0
 8005346:	4698      	mov	r8, r3
 8005348:	4691      	mov	r9, r2
 800534a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534c:	2200      	movs	r2, #0
 800534e:	469a      	mov	sl, r3
 8005350:	4693      	mov	fp, r2
 8005352:	fb0a f209 	mul.w	r2, sl, r9
 8005356:	fb08 f30b 	mul.w	r3, r8, fp
 800535a:	4413      	add	r3, r2
 800535c:	fba8 450a 	umull	r4, r5, r8, sl
 8005360:	442b      	add	r3, r5
 8005362:	461d      	mov	r5, r3
 8005364:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 8005368:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 800536c:	6a3b      	ldr	r3, [r7, #32]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2200      	movs	r2, #0
 8005372:	61bb      	str	r3, [r7, #24]
 8005374:	61fa      	str	r2, [r7, #28]
 8005376:	f04f 0200 	mov.w	r2, #0
 800537a:	f04f 0300 	mov.w	r3, #0
 800537e:	69b9      	ldr	r1, [r7, #24]
 8005380:	000b      	movs	r3, r1
 8005382:	2200      	movs	r2, #0
 8005384:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005386:	6809      	ldr	r1, [r1, #0]
 8005388:	2000      	movs	r0, #0
 800538a:	6139      	str	r1, [r7, #16]
 800538c:	6178      	str	r0, [r7, #20]
 800538e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005392:	4621      	mov	r1, r4
 8005394:	4311      	orrs	r1, r2
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	4629      	mov	r1, r5
 800539a:	4319      	orrs	r1, r3
 800539c:	60f9      	str	r1, [r7, #12]
 800539e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80053a2:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	r01 += p;
 80053a6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80053aa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80053ae:	1884      	adds	r4, r0, r2
 80053b0:	603c      	str	r4, [r7, #0]
 80053b2:	eb41 0303 	adc.w	r3, r1, r3
 80053b6:	607b      	str	r3, [r7, #4]
 80053b8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80053bc:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	*r2 += (r01 < p);
 80053c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053c2:	681c      	ldr	r4, [r3, #0]
 80053c4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80053c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80053cc:	4290      	cmp	r0, r2
 80053ce:	eb71 0303 	sbcs.w	r3, r1, r3
 80053d2:	bf34      	ite	cc
 80053d4:	2301      	movcc	r3, #1
 80053d6:	2300      	movcs	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	18e2      	adds	r2, r4, r3
 80053dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053de:	601a      	str	r2, [r3, #0]
	*r1 = r01 >> uECC_WORD_BITS;
 80053e0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80053e4:	f04f 0200 	mov.w	r2, #0
 80053e8:	f04f 0300 	mov.w	r3, #0
 80053ec:	000a      	movs	r2, r1
 80053ee:	2300      	movs	r3, #0
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	601a      	str	r2, [r3, #0]
	*r0 = (uECC_word_t)r01;
 80053f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f8:	601a      	str	r2, [r3, #0]

}
 80053fa:	bf00      	nop
 80053fc:	3744      	adds	r7, #68	@ 0x44
 80053fe:	46bd      	mov	sp, r7
 8005400:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005404:	4770      	bx	lr

08005406 <uECC_vli_mult>:

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
			  const uECC_word_t *right, wordcount_t num_words)
{
 8005406:	b590      	push	{r4, r7, lr}
 8005408:	b08b      	sub	sp, #44	@ 0x2c
 800540a:	af02      	add	r7, sp, #8
 800540c:	60f8      	str	r0, [r7, #12]
 800540e:	60b9      	str	r1, [r7, #8]
 8005410:	607a      	str	r2, [r7, #4]
 8005412:	70fb      	strb	r3, [r7, #3]

	uECC_word_t r0 = 0;
 8005414:	2300      	movs	r3, #0
 8005416:	61bb      	str	r3, [r7, #24]
	uECC_word_t r1 = 0;
 8005418:	2300      	movs	r3, #0
 800541a:	617b      	str	r3, [r7, #20]
	uECC_word_t r2 = 0;
 800541c:	2300      	movs	r3, #0
 800541e:	613b      	str	r3, [r7, #16]
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 8005420:	2300      	movs	r3, #0
 8005422:	77bb      	strb	r3, [r7, #30]
 8005424:	e036      	b.n	8005494 <uECC_vli_mult+0x8e>

		for (i = 0; i <= k; ++i) {
 8005426:	2300      	movs	r3, #0
 8005428:	77fb      	strb	r3, [r7, #31]
 800542a:	e01c      	b.n	8005466 <uECC_vli_mult+0x60>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 800542c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	4413      	add	r3, r2
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	f997 201e 	ldrsb.w	r2, [r7, #30]
 800543c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	4413      	add	r3, r2
 8005448:	6819      	ldr	r1, [r3, #0]
 800544a:	f107 0414 	add.w	r4, r7, #20
 800544e:	f107 0218 	add.w	r2, r7, #24
 8005452:	f107 0310 	add.w	r3, r7, #16
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	4623      	mov	r3, r4
 800545a:	f7ff ff6a 	bl	8005332 <muladd>
		for (i = 0; i <= k; ++i) {
 800545e:	7ffb      	ldrb	r3, [r7, #31]
 8005460:	3301      	adds	r3, #1
 8005462:	b2db      	uxtb	r3, r3
 8005464:	77fb      	strb	r3, [r7, #31]
 8005466:	f997 201f 	ldrsb.w	r2, [r7, #31]
 800546a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800546e:	429a      	cmp	r2, r3
 8005470:	dddc      	ble.n	800542c <uECC_vli_mult+0x26>
		}

		result[k] = r0;
 8005472:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	4413      	add	r3, r2
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	617b      	str	r3, [r7, #20]
		r2 = 0;
 8005488:	2300      	movs	r3, #0
 800548a:	613b      	str	r3, [r7, #16]
	for (k = 0; k < num_words; ++k) {
 800548c:	7fbb      	ldrb	r3, [r7, #30]
 800548e:	3301      	adds	r3, #1
 8005490:	b2db      	uxtb	r3, r3
 8005492:	77bb      	strb	r3, [r7, #30]
 8005494:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8005498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800549c:	429a      	cmp	r2, r3
 800549e:	dbc2      	blt.n	8005426 <uECC_vli_mult+0x20>
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 80054a0:	78fb      	ldrb	r3, [r7, #3]
 80054a2:	77bb      	strb	r3, [r7, #30]
 80054a4:	e03b      	b.n	800551e <uECC_vli_mult+0x118>

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80054a6:	7fba      	ldrb	r2, [r7, #30]
 80054a8:	78fb      	ldrb	r3, [r7, #3]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	3301      	adds	r3, #1
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	77fb      	strb	r3, [r7, #31]
 80054b4:	e01c      	b.n	80054f0 <uECC_vli_mult+0xea>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 80054b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	4413      	add	r3, r2
 80054c0:	6818      	ldr	r0, [r3, #0]
 80054c2:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80054c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	4413      	add	r3, r2
 80054d2:	6819      	ldr	r1, [r3, #0]
 80054d4:	f107 0414 	add.w	r4, r7, #20
 80054d8:	f107 0218 	add.w	r2, r7, #24
 80054dc:	f107 0310 	add.w	r3, r7, #16
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	4623      	mov	r3, r4
 80054e4:	f7ff ff25 	bl	8005332 <muladd>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80054e8:	7ffb      	ldrb	r3, [r7, #31]
 80054ea:	3301      	adds	r3, #1
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	77fb      	strb	r3, [r7, #31]
 80054f0:	f997 201f 	ldrsb.w	r2, [r7, #31]
 80054f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	dbdc      	blt.n	80054b6 <uECC_vli_mult+0xb0>
		}
		result[k] = r0;
 80054fc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4413      	add	r3, r2
 8005506:	69ba      	ldr	r2, [r7, #24]
 8005508:	601a      	str	r2, [r3, #0]
		r0 = r1;
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	617b      	str	r3, [r7, #20]
		r2 = 0;
 8005512:	2300      	movs	r3, #0
 8005514:	613b      	str	r3, [r7, #16]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8005516:	7fbb      	ldrb	r3, [r7, #30]
 8005518:	3301      	adds	r3, #1
 800551a:	b2db      	uxtb	r3, r3
 800551c:	77bb      	strb	r3, [r7, #30]
 800551e:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8005522:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	3b01      	subs	r3, #1
 800552a:	429a      	cmp	r2, r3
 800552c:	dbbb      	blt.n	80054a6 <uECC_vli_mult+0xa0>
	}
	result[num_words * 2 - 1] = r0;
 800552e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	3b04      	subs	r3, #4
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	4413      	add	r3, r2
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	601a      	str	r2, [r3, #0]
}
 800553e:	bf00      	nop
 8005540:	3724      	adds	r7, #36	@ 0x24
 8005542:	46bd      	mov	sp, r7
 8005544:	bd90      	pop	{r4, r7, pc}

08005546 <uECC_vli_modAdd>:

void uECC_vli_modAdd(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b086      	sub	sp, #24
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	607a      	str	r2, [r7, #4]
 8005552:	603b      	str	r3, [r7, #0]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 8005554:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	68b9      	ldr	r1, [r7, #8]
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f7ff fe6d 	bl	800523c <uECC_vli_add>
 8005562:	6178      	str	r0, [r7, #20]
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d109      	bne.n	800557e <uECC_vli_modAdd+0x38>
 800556a:	f997 3020 	ldrsb.w	r3, [r7, #32]
 800556e:	461a      	mov	r2, r3
 8005570:	68f9      	ldr	r1, [r7, #12]
 8005572:	6838      	ldr	r0, [r7, #0]
 8005574:	f7ff fd88 	bl	8005088 <uECC_vli_cmp_unsafe>
 8005578:	4603      	mov	r3, r0
 800557a:	2b01      	cmp	r3, #1
 800557c:	d006      	beq.n	800558c <uECC_vli_modAdd+0x46>
	/* result > mod (result = mod + remainder), so subtract mod to get
	 * remainder. */
		uECC_vli_sub(result, result, mod, num_words);
 800557e:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8005582:	683a      	ldr	r2, [r7, #0]
 8005584:	68f9      	ldr	r1, [r7, #12]
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f7ff fe07 	bl	800519a <uECC_vli_sub>
	}
}
 800558c:	bf00      	nop
 800558e:	3718      	adds	r7, #24
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <uECC_vli_modSub>:

void uECC_vli_modSub(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
 80055a0:	603b      	str	r3, [r7, #0]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 80055a2:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	68b9      	ldr	r1, [r7, #8]
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f7ff fdf5 	bl	800519a <uECC_vli_sub>
 80055b0:	6178      	str	r0, [r7, #20]
	if (l_borrow) {
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d006      	beq.n	80055c6 <uECC_vli_modSub+0x32>
		/* In this case, result == -diff == (max int) - diff. Since -x % d == d - x,
		 * we can get the correct result from result + mod (with overflow). */
		uECC_vli_add(result, result, mod, num_words);
 80055b8:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80055bc:	683a      	ldr	r2, [r7, #0]
 80055be:	68f9      	ldr	r1, [r7, #12]
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f7ff fe3b 	bl	800523c <uECC_vli_add>
	}
}
 80055c6:	bf00      	nop
 80055c8:	3718      	adds	r7, #24
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <uECC_vli_mmod>:

/* Computes result = product % mod, where product is 2N words long. */
/* Currently only designed to work for curve_p or curve_n. */
void uECC_vli_mmod(uECC_word_t *result, uECC_word_t *product,
    		   const uECC_word_t *mod, wordcount_t num_words)
{
 80055ce:	b590      	push	{r4, r7, lr}
 80055d0:	b0ad      	sub	sp, #180	@ 0xb4
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	60f8      	str	r0, [r7, #12]
 80055d6:	60b9      	str	r1, [r7, #8]
 80055d8:	607a      	str	r2, [r7, #4]
 80055da:	70fb      	strb	r3, [r7, #3]
	uECC_word_t mod_multiple[2 * NUM_ECC_WORDS];
	uECC_word_t tmp[2 * NUM_ECC_WORDS];
	uECC_word_t *v[2] = {tmp, product};
 80055dc:	f107 0318 	add.w	r3, r7, #24
 80055e0:	613b      	str	r3, [r7, #16]
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	617b      	str	r3, [r7, #20]
	uECC_word_t index;

	/* Shift mod so its highest set bit is at the maximum position. */
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 80055e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	019b      	lsls	r3, r3, #6
 80055ee:	b29c      	uxth	r4, r3
			   uECC_vli_numBits(mod, num_words);
 80055f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055f4:	4619      	mov	r1, r3
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f7ff fce5 	bl	8004fc6 <uECC_vli_numBits>
 80055fc:	4603      	mov	r3, r0
 80055fe:	b29b      	uxth	r3, r3
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8005600:	1ae3      	subs	r3, r4, r3
 8005602:	b29b      	uxth	r3, r3
 8005604:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8005608:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800560c:	2b00      	cmp	r3, #0
 800560e:	da00      	bge.n	8005612 <uECC_vli_mmod+0x44>
 8005610:	331f      	adds	r3, #31
 8005612:	115b      	asrs	r3, r3, #5
 8005614:	b21b      	sxth	r3, r3
 8005616:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 800561a:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800561e:	425a      	negs	r2, r3
 8005620:	f003 031f 	and.w	r3, r3, #31
 8005624:	f002 021f 	and.w	r2, r2, #31
 8005628:	bf58      	it	pl
 800562a:	4253      	negpl	r3, r2
 800562c:	b21b      	sxth	r3, r3
 800562e:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	uECC_word_t carry = 0;
 8005632:	2300      	movs	r3, #0
 8005634:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uECC_vli_clear(mod_multiple, word_shift);
 8005638:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 800563c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005640:	4611      	mov	r1, r2
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff fc34 	bl	8004eb0 <uECC_vli_clear>
	if (bit_shift > 0) {
 8005648:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 800564c:	2b00      	cmp	r3, #0
 800564e:	dd34      	ble.n	80056ba <uECC_vli_mmod+0xec>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8005650:	2300      	movs	r3, #0
 8005652:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005656:	e029      	b.n	80056ac <uECC_vli_mmod+0xde>
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8005658:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	4413      	add	r3, r2
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8005668:	fa02 f103 	lsl.w	r1, r2, r3
 800566c:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8005670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005674:	4413      	add	r3, r2
 8005676:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800567a:	430a      	orrs	r2, r1
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	33b0      	adds	r3, #176	@ 0xb0
 8005680:	443b      	add	r3, r7
 8005682:	f843 2c58 	str.w	r2, [r3, #-88]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8005686:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	4413      	add	r3, r2
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8005696:	f1c3 0320 	rsb	r3, r3, #32
 800569a:	fa22 f303 	lsr.w	r3, r2, r3
 800569e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 80056a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056a6:	3301      	adds	r3, #1
 80056a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d3cf      	bcc.n	8005658 <uECC_vli_mmod+0x8a>
 80056b8:	e00b      	b.n	80056d2 <uECC_vli_mmod+0x104>
		}
	} else {
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 80056ba:	f997 309e 	ldrsb.w	r3, [r7, #158]	@ 0x9e
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 80056c4:	4413      	add	r3, r2
 80056c6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80056ca:	6879      	ldr	r1, [r7, #4]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7ff fcb4 	bl	800503a <uECC_vli_set>
	}

	for (index = 1; shift >= 0; --shift) {
 80056d2:	2301      	movs	r3, #1
 80056d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056d8:	e09f      	b.n	800581a <uECC_vli_mmod+0x24c>
		uECC_word_t borrow = 0;
 80056da:	2300      	movs	r3, #0
 80056dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		wordcount_t i;
		for (i = 0; i < num_words * 2; ++i) {
 80056e0:	2300      	movs	r3, #0
 80056e2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80056e6:	e053      	b.n	8005790 <uECC_vli_mmod+0x1c2>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 80056e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	33b0      	adds	r3, #176	@ 0xb0
 80056f0:	443b      	add	r3, r7
 80056f2:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 80056f6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	33b0      	adds	r3, #176	@ 0xb0
 8005708:	443b      	add	r3, r7
 800570a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800570e:	1ad2      	subs	r2, r2, r3
 8005710:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if (diff != v[index][i]) {
 800571a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	33b0      	adds	r3, #176	@ 0xb0
 8005722:	443b      	add	r3, r7
 8005724:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005728:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	4413      	add	r3, r2
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005736:	429a      	cmp	r2, r3
 8005738:	d014      	beq.n	8005764 <uECC_vli_mmod+0x196>
				borrow = (diff > v[index][i]);
 800573a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	33b0      	adds	r3, #176	@ 0xb0
 8005742:	443b      	add	r3, r7
 8005744:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005748:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005756:	429a      	cmp	r2, r3
 8005758:	bf8c      	ite	hi
 800575a:	2301      	movhi	r3, #1
 800575c:	2300      	movls	r3, #0
 800575e:	b2db      	uxtb	r3, r3
 8005760:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			}
			v[1 - index][i] = diff;
 8005764:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005768:	f1c3 0301 	rsb	r3, r3, #1
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	33b0      	adds	r3, #176	@ 0xb0
 8005770:	443b      	add	r3, r7
 8005772:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005776:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	4413      	add	r3, r2
 800577e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005782:	601a      	str	r2, [r3, #0]
		for (i = 0; i < num_words * 2; ++i) {
 8005784:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005788:	3301      	adds	r3, #1
 800578a:	b2db      	uxtb	r3, r3
 800578c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8005790:	f997 209f 	ldrsb.w	r2, [r7, #159]	@ 0x9f
 8005794:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	429a      	cmp	r2, r3
 800579c:	dba4      	blt.n	80056e8 <uECC_vli_mmod+0x11a>
		}
		/* Swap the index if there was no borrow */
		index = !(index ^ borrow);
 800579e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80057a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80057a6:	429a      	cmp	r2, r3
 80057a8:	bf0c      	ite	eq
 80057aa:	2301      	moveq	r3, #1
 80057ac:	2300      	movne	r3, #0
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		uECC_vli_rshift1(mod_multiple, num_words);
 80057b4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80057b8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80057bc:	4611      	mov	r1, r2
 80057be:	4618      	mov	r0, r3
 80057c0:	f7ff fd8d 	bl	80052de <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80057c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057c8:	3b01      	subs	r3, #1
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	33b0      	adds	r3, #176	@ 0xb0
 80057ce:	443b      	add	r3, r7
 80057d0:	f853 1c58 	ldr.w	r1, [r3, #-88]
 80057d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	33b0      	adds	r3, #176	@ 0xb0
 80057dc:	443b      	add	r3, r7
 80057de:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80057e2:	07da      	lsls	r2, r3, #31
 80057e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	430a      	orrs	r2, r1
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	33b0      	adds	r3, #176	@ 0xb0
 80057f0:	443b      	add	r3, r7
 80057f2:	f843 2c58 	str.w	r2, [r3, #-88]
					       (uECC_WORD_BITS - 1);
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80057f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8005800:	4413      	add	r3, r2
 8005802:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005806:	4611      	mov	r1, r2
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff fd68 	bl	80052de <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 800580e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005812:	3b01      	subs	r3, #1
 8005814:	b29b      	uxth	r3, r3
 8005816:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 800581a:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800581e:	2b00      	cmp	r3, #0
 8005820:	f6bf af5b 	bge.w	80056da <uECC_vli_mmod+0x10c>
	}
	uECC_vli_set(result, v[index], num_words);
 8005824:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	33b0      	adds	r3, #176	@ 0xb0
 800582c:	443b      	add	r3, r7
 800582e:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8005832:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005836:	4619      	mov	r1, r3
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f7ff fbfe 	bl	800503a <uECC_vli_set>
}
 800583e:	bf00      	nop
 8005840:	37b4      	adds	r7, #180	@ 0xb4
 8005842:	46bd      	mov	sp, r7
 8005844:	bd90      	pop	{r4, r7, pc}

08005846 <uECC_vli_modMult>:

void uECC_vli_modMult(uECC_word_t *result, const uECC_word_t *left,
		      const uECC_word_t *right, const uECC_word_t *mod,
		      wordcount_t num_words)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b094      	sub	sp, #80	@ 0x50
 800584a:	af00      	add	r7, sp, #0
 800584c:	60f8      	str	r0, [r7, #12]
 800584e:	60b9      	str	r1, [r7, #8]
 8005850:	607a      	str	r2, [r7, #4]
 8005852:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, num_words);
 8005854:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005858:	f107 0010 	add.w	r0, r7, #16
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	68b9      	ldr	r1, [r7, #8]
 8005860:	f7ff fdd1 	bl	8005406 <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 8005864:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005868:	f107 0110 	add.w	r1, r7, #16
 800586c:	683a      	ldr	r2, [r7, #0]
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f7ff fead 	bl	80055ce <uECC_vli_mmod>
}
 8005874:	bf00      	nop
 8005876:	3750      	adds	r7, #80	@ 0x50
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <uECC_vli_modMult_fast>:

void uECC_vli_modMult_fast(uECC_word_t *result, const uECC_word_t *left,
			   const uECC_word_t *right, uECC_Curve curve)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b094      	sub	sp, #80	@ 0x50
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	607a      	str	r2, [r7, #4]
 8005888:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, curve->num_words);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	f993 3000 	ldrsb.w	r3, [r3]
 8005890:	f107 0010 	add.w	r0, r7, #16
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	68b9      	ldr	r1, [r7, #8]
 8005898:	f7ff fdb5 	bl	8005406 <uECC_vli_mult>

	curve->mmod_fast(result, product);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80058a2:	f107 0210 	add.w	r2, r7, #16
 80058a6:	4611      	mov	r1, r2
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	4798      	blx	r3
}
 80058ac:	bf00      	nop
 80058ae:	3750      	adds	r7, #80	@ 0x50
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <uECC_vli_modSquare_fast>:

static void uECC_vli_modSquare_fast(uECC_word_t *result,
				    const uECC_word_t *left,
				    uECC_Curve curve)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
	uECC_vli_modMult_fast(result, left, left, curve);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	68b9      	ldr	r1, [r7, #8]
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	f7ff ffd8 	bl	800587c <uECC_vli_modMult_fast>
}
 80058cc:	bf00      	nop
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
			      const uECC_word_t *mod,
			      wordcount_t num_words)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	4613      	mov	r3, r2
 80058e0:	71fb      	strb	r3, [r7, #7]

	uECC_word_t carry = 0;
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]

	if (!EVEN(uv)) {
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d007      	beq.n	8005902 <vli_modInv_update+0x2e>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 80058f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	68f9      	ldr	r1, [r7, #12]
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f7ff fc9e 	bl	800523c <uECC_vli_add>
 8005900:	6178      	str	r0, [r7, #20]
	}
	uECC_vli_rshift1(uv, num_words);
 8005902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005906:	4619      	mov	r1, r3
 8005908:	68f8      	ldr	r0, [r7, #12]
 800590a:	f7ff fce8 	bl	80052de <uECC_vli_rshift1>
	if (carry) {
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d013      	beq.n	800593c <vli_modInv_update+0x68>
		uv[num_words - 1] |= HIGH_BIT_SET;
 8005914:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8005918:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800591c:	4413      	add	r3, r2
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	4413      	add	r3, r2
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800592a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800592e:	440b      	add	r3, r1
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	68f9      	ldr	r1, [r7, #12]
 8005934:	440b      	add	r3, r1
 8005936:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800593a:	601a      	str	r2, [r3, #0]
	}
}
 800593c:	bf00      	nop
 800593e:	3718      	adds	r7, #24
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <uECC_vli_modInv>:

void uECC_vli_modInv(uECC_word_t *result, const uECC_word_t *input,
		     const uECC_word_t *mod, wordcount_t num_words)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b0a6      	sub	sp, #152	@ 0x98
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
 8005950:	70fb      	strb	r3, [r7, #3]
	uECC_word_t a[NUM_ECC_WORDS], b[NUM_ECC_WORDS];
	uECC_word_t u[NUM_ECC_WORDS], v[NUM_ECC_WORDS];
	cmpresult_t cmpResult;

	if (uECC_vli_isZero(input, num_words)) {
 8005952:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005956:	4619      	mov	r1, r3
 8005958:	68b8      	ldr	r0, [r7, #8]
 800595a:	f7ff faca 	bl	8004ef2 <uECC_vli_isZero>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d006      	beq.n	8005972 <uECC_vli_modInv+0x2e>
		uECC_vli_clear(result, num_words);
 8005964:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005968:	4619      	mov	r1, r3
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f7ff faa0 	bl	8004eb0 <uECC_vli_clear>
 8005970:	e0de      	b.n	8005b30 <uECC_vli_modInv+0x1ec>
		return;
	}

	uECC_vli_set(a, input, num_words);
 8005972:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005976:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800597a:	68b9      	ldr	r1, [r7, #8]
 800597c:	4618      	mov	r0, r3
 800597e:	f7ff fb5c 	bl	800503a <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 8005982:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005986:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800598a:	6879      	ldr	r1, [r7, #4]
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff fb54 	bl	800503a <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 8005992:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005996:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800599a:	4611      	mov	r1, r2
 800599c:	4618      	mov	r0, r3
 800599e:	f7ff fa87 	bl	8004eb0 <uECC_vli_clear>
	u[0] = 1;
 80059a2:	2301      	movs	r3, #1
 80059a4:	637b      	str	r3, [r7, #52]	@ 0x34
	uECC_vli_clear(v, num_words);
 80059a6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80059aa:	f107 0314 	add.w	r3, r7, #20
 80059ae:	4611      	mov	r1, r2
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7ff fa7d 	bl	8004eb0 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 80059b6:	e0a2      	b.n	8005afe <uECC_vli_modInv+0x1ba>
		if (EVEN(a)) {
 80059b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d110      	bne.n	80059e4 <uECC_vli_modInv+0xa0>
			uECC_vli_rshift1(a, num_words);
 80059c2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80059c6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80059ca:	4611      	mov	r1, r2
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7ff fc86 	bl	80052de <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 80059d2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80059d6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80059da:	6879      	ldr	r1, [r7, #4]
 80059dc:	4618      	mov	r0, r3
 80059de:	f7ff ff79 	bl	80058d4 <vli_modInv_update>
 80059e2:	e08c      	b.n	8005afe <uECC_vli_modInv+0x1ba>
    		} else if (EVEN(b)) {
 80059e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d110      	bne.n	8005a10 <uECC_vli_modInv+0xcc>
			uECC_vli_rshift1(b, num_words);
 80059ee:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80059f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80059f6:	4611      	mov	r1, r2
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff fc70 	bl	80052de <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 80059fe:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a02:	f107 0314 	add.w	r3, r7, #20
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff ff63 	bl	80058d4 <vli_modInv_update>
 8005a0e:	e076      	b.n	8005afe <uECC_vli_modInv+0x1ba>
		} else if (cmpResult > 0) {
 8005a10:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	dd39      	ble.n	8005a8c <uECC_vli_modInv+0x148>
			uECC_vli_sub(a, a, b, num_words);
 8005a18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a1c:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8005a20:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8005a24:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8005a28:	f7ff fbb7 	bl	800519a <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 8005a2c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a30:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005a34:	4611      	mov	r1, r2
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7ff fc51 	bl	80052de <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8005a3c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a40:	f107 0114 	add.w	r1, r7, #20
 8005a44:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff fb1d 	bl	8005088 <uECC_vli_cmp_unsafe>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	da08      	bge.n	8005a66 <uECC_vli_modInv+0x122>
        			uECC_vli_add(u, u, mod, num_words);
 8005a54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a58:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005a5c:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	f7ff fbeb 	bl	800523c <uECC_vli_add>
      			}
      			uECC_vli_sub(u, u, v, num_words);
 8005a66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a6a:	f107 0214 	add.w	r2, r7, #20
 8005a6e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005a72:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005a76:	f7ff fb90 	bl	800519a <uECC_vli_sub>
      			vli_modInv_update(u, mod, num_words);
 8005a7a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a7e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005a82:	6879      	ldr	r1, [r7, #4]
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7ff ff25 	bl	80058d4 <vli_modInv_update>
 8005a8a:	e038      	b.n	8005afe <uECC_vli_modInv+0x1ba>
    		} else {
      			uECC_vli_sub(b, b, a, num_words);
 8005a8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a90:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8005a94:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005a98:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8005a9c:	f7ff fb7d 	bl	800519a <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 8005aa0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005aa4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005aa8:	4611      	mov	r1, r2
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7ff fc17 	bl	80052de <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 8005ab0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005ab4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005ab8:	f107 0314 	add.w	r3, r7, #20
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff fae3 	bl	8005088 <uECC_vli_cmp_unsafe>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	da08      	bge.n	8005ada <uECC_vli_modInv+0x196>
        			uECC_vli_add(v, v, mod, num_words);
 8005ac8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005acc:	f107 0114 	add.w	r1, r7, #20
 8005ad0:	f107 0014 	add.w	r0, r7, #20
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	f7ff fbb1 	bl	800523c <uECC_vli_add>
      			}
      			uECC_vli_sub(v, v, u, num_words);
 8005ada:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ade:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005ae2:	f107 0114 	add.w	r1, r7, #20
 8005ae6:	f107 0014 	add.w	r0, r7, #20
 8005aea:	f7ff fb56 	bl	800519a <uECC_vli_sub>
      			vli_modInv_update(v, mod, num_words);
 8005aee:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005af2:	f107 0314 	add.w	r3, r7, #20
 8005af6:	6879      	ldr	r1, [r7, #4]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff feeb 	bl	80058d4 <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005afe:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b02:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005b06:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7ff fabc 	bl	8005088 <uECC_vli_cmp_unsafe>
 8005b10:	4603      	mov	r3, r0
 8005b12:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8005b16:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f47f af4c 	bne.w	80059b8 <uECC_vli_modInv+0x74>
    		}
  	}
  	uECC_vli_set(result, u, num_words);
 8005b20:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b24:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005b28:	4619      	mov	r1, r3
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f7ff fa85 	bl	800503a <uECC_vli_set>
}
 8005b30:	3798      	adds	r7, #152	@ 0x98
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <double_jacobian_default>:

/* ------ Point operations ------ */

void double_jacobian_default(uECC_word_t * X1, uECC_word_t * Y1,
			     uECC_word_t * Z1, uECC_Curve curve)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b098      	sub	sp, #96	@ 0x60
 8005b3a:	af02      	add	r7, sp, #8
 8005b3c:	60f8      	str	r0, [r7, #12]
 8005b3e:	60b9      	str	r1, [r7, #8]
 8005b40:	607a      	str	r2, [r7, #4]
 8005b42:	603b      	str	r3, [r7, #0]
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (uECC_vli_isZero(Z1, num_words)) {
 8005b4c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005b50:	4619      	mov	r1, r3
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7ff f9cd 	bl	8004ef2 <uECC_vli_isZero>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f040 80e6 	bne.w	8005d2c <double_jacobian_default+0x1f6>
		return;
	}

	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8005b60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005b64:	683a      	ldr	r2, [r7, #0]
 8005b66:	68b9      	ldr	r1, [r7, #8]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff fea3 	bl	80058b4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 8005b6e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005b72:	f107 0010 	add.w	r0, r7, #16
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	68f9      	ldr	r1, [r7, #12]
 8005b7a:	f7ff fe7f 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 8005b7e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005b82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005b86:	683a      	ldr	r2, [r7, #0]
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7ff fe93 	bl	80058b4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	68b9      	ldr	r1, [r7, #8]
 8005b94:	68b8      	ldr	r0, [r7, #8]
 8005b96:	f7ff fe71 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 8005b9a:	683a      	ldr	r2, [r7, #0]
 8005b9c:	6879      	ldr	r1, [r7, #4]
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f7ff fe88 	bl	80058b4 <uECC_vli_modSquare_fast>

	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	1d1a      	adds	r2, r3, #4
 8005ba8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	4613      	mov	r3, r2
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	68f9      	ldr	r1, [r7, #12]
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f7ff fcc6 	bl	8005546 <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	1d1a      	adds	r2, r3, #4
 8005bbe:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6879      	ldr	r1, [r7, #4]
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f7ff fcbb 	bl	8005546 <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	1d1a      	adds	r2, r3, #4
 8005bd4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005bd8:	9300      	str	r3, [sp, #0]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	68f9      	ldr	r1, [r7, #12]
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f7ff fcd7 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	68f9      	ldr	r1, [r7, #12]
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f7ff fe45 	bl	800587c <uECC_vli_modMult_fast>

	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	1d1a      	adds	r2, r3, #4
 8005bf6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	68f9      	ldr	r1, [r7, #12]
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7ff fc9f 	bl	8005546 <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	1d1a      	adds	r2, r3, #4
 8005c0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c10:	9300      	str	r3, [sp, #0]
 8005c12:	4613      	mov	r3, r2
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	68f9      	ldr	r1, [r7, #12]
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f7ff fc94 	bl	8005546 <uECC_vli_modAdd>
	if (uECC_vli_testBit(X1, 0)) {
 8005c1e:	2100      	movs	r1, #0
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f7ff f990 	bl	8004f46 <uECC_vli_testBit>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d024      	beq.n	8005c76 <double_jacobian_default+0x140>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	1d1a      	adds	r2, r3, #4
 8005c30:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c34:	68f9      	ldr	r1, [r7, #12]
 8005c36:	68f8      	ldr	r0, [r7, #12]
 8005c38:	f7ff fb00 	bl	800523c <uECC_vli_add>
 8005c3c:	6538      	str	r0, [r7, #80]	@ 0x50
		uECC_vli_rshift1(X1, num_words);
 8005c3e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c42:	4619      	mov	r1, r3
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f7ff fb4a 	bl	80052de <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 8005c4a:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005c4e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005c52:	4413      	add	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4413      	add	r3, r2
 8005c5a:	6819      	ldr	r1, [r3, #0]
 8005c5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c5e:	07da      	lsls	r2, r3, #31
 8005c60:	f997 0057 	ldrsb.w	r0, [r7, #87]	@ 0x57
 8005c64:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005c68:	4403      	add	r3, r0
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	4403      	add	r3, r0
 8005c70:	430a      	orrs	r2, r1
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	e005      	b.n	8005c82 <double_jacobian_default+0x14c>
	} else {
		uECC_vli_rshift1(X1, num_words);
 8005c76:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f7ff fb2e 	bl	80052de <uECC_vli_rshift1>
	}

	/* t1 = 3/2*(x1^2 - z1^4) = B */
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 8005c82:	683a      	ldr	r2, [r7, #0]
 8005c84:	68f9      	ldr	r1, [r7, #12]
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7ff fe14 	bl	80058b4 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	1d19      	adds	r1, r3, #4
 8005c90:	f107 0210 	add.w	r2, r7, #16
 8005c94:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	460b      	mov	r3, r1
 8005c9c:	6879      	ldr	r1, [r7, #4]
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7ff fc78 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	1d19      	adds	r1, r3, #4
 8005ca8:	f107 0210 	add.w	r2, r7, #16
 8005cac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7ff fc6c 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	1d1a      	adds	r2, r3, #4
 8005cc0:	f107 0110 	add.w	r1, r7, #16
 8005cc4:	f107 0010 	add.w	r0, r7, #16
 8005cc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ccc:	9300      	str	r3, [sp, #0]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	f7ff fc5f 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 8005cd6:	f107 0210 	add.w	r2, r7, #16
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68f9      	ldr	r1, [r7, #12]
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f7ff fdcc 	bl	800587c <uECC_vli_modMult_fast>
	/* t4 = B * (A - x3) - y1^4 = y3: */
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	1d19      	adds	r1, r3, #4
 8005ce8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005cec:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005cf0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cf4:	9300      	str	r3, [sp, #0]
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	68f9      	ldr	r1, [r7, #12]
 8005cfa:	f7ff fc4b 	bl	8005594 <uECC_vli_modSub>

	uECC_vli_set(X1, Z1, num_words);
 8005cfe:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d02:	461a      	mov	r2, r3
 8005d04:	6879      	ldr	r1, [r7, #4]
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7ff f997 	bl	800503a <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 8005d0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d10:	461a      	mov	r2, r3
 8005d12:	68b9      	ldr	r1, [r7, #8]
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7ff f990 	bl	800503a <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 8005d1a:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005d1e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005d22:	4619      	mov	r1, r3
 8005d24:	68b8      	ldr	r0, [r7, #8]
 8005d26:	f7ff f988 	bl	800503a <uECC_vli_set>
 8005d2a:	e000      	b.n	8005d2e <double_jacobian_default+0x1f8>
		return;
 8005d2c:	bf00      	nop
}
 8005d2e:	3758      	adds	r7, #88	@ 0x58
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <x_side_default>:

void x_side_default(uECC_word_t *result,
		    const uECC_word_t *x,
		    uECC_Curve curve)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b090      	sub	sp, #64	@ 0x40
 8005d38:	af02      	add	r7, sp, #8
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8005d40:	f107 0314 	add.w	r3, r7, #20
 8005d44:	2220      	movs	r2, #32
 8005d46:	2100      	movs	r1, #0
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f001 f962 	bl	8007012 <memset>
 8005d4e:	2303      	movs	r3, #3
 8005d50:	617b      	str	r3, [r7, #20]
	wordcount_t num_words = curve->num_words;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	68b9      	ldr	r1, [r7, #8]
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f7ff fda8 	bl	80058b4 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	1d19      	adds	r1, r3, #4
 8005d68:	f107 0214 	add.w	r2, r7, #20
 8005d6c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	460b      	mov	r3, r1
 8005d74:	68f9      	ldr	r1, [r7, #12]
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f7ff fc0c 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	68ba      	ldr	r2, [r7, #8]
 8005d80:	68f9      	ldr	r1, [r7, #12]
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f7ff fd7a 	bl	800587c <uECC_vli_modMult_fast>
	/* r = x^3 - 3x + b: */
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	1d19      	adds	r1, r3, #4
 8005d92:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005d96:	9300      	str	r3, [sp, #0]
 8005d98:	460b      	mov	r3, r1
 8005d9a:	68f9      	ldr	r1, [r7, #12]
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f7ff fbd2 	bl	8005546 <uECC_vli_modAdd>
}
 8005da2:	bf00      	nop
 8005da4:	3738      	adds	r7, #56	@ 0x38
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
	...

08005dac <uECC_secp256r1>:

uECC_Curve uECC_secp256r1(void)
{
 8005dac:	b480      	push	{r7}
 8005dae:	af00      	add	r7, sp, #0
	return &curve_secp256r1;
 8005db0:	4b02      	ldr	r3, [pc, #8]	@ (8005dbc <uECC_secp256r1+0x10>)
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr
 8005dbc:	08007c64 	.word	0x08007c64

08005dc0 <vli_mmod_fast_secp256r1>:

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08c      	sub	sp, #48	@ 0x30
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 8005dca:	2208      	movs	r2, #8
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7ff f933 	bl	800503a <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	613b      	str	r3, [r7, #16]
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	60fb      	str	r3, [r7, #12]
	tmp[3] = product[11];
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[12];
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dea:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[13];
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005df0:	623b      	str	r3, [r7, #32]
	tmp[6] = product[14];
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df6:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005dfe:	f107 020c 	add.w	r2, r7, #12
 8005e02:	f107 010c 	add.w	r1, r7, #12
 8005e06:	f107 000c 	add.w	r0, r7, #12
 8005e0a:	2308      	movs	r3, #8
 8005e0c:	f7ff fa16 	bl	800523c <uECC_vli_add>
 8005e10:	4603      	mov	r3, r0
 8005e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005e14:	f107 020c 	add.w	r2, r7, #12
 8005e18:	2308      	movs	r3, #8
 8005e1a:	6879      	ldr	r1, [r7, #4]
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f7ff fa0d 	bl	800523c <uECC_vli_add>
 8005e22:	4602      	mov	r2, r0
 8005e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e26:	4413      	add	r3, r2
 8005e28:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s2 */
	tmp[3] = product[12];
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2e:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[13];
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e34:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[14];
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e3a:	623b      	str	r3, [r7, #32]
	tmp[6] = product[15];
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = 0;
 8005e42:	2300      	movs	r3, #0
 8005e44:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005e46:	f107 020c 	add.w	r2, r7, #12
 8005e4a:	f107 010c 	add.w	r1, r7, #12
 8005e4e:	f107 000c 	add.w	r0, r7, #12
 8005e52:	2308      	movs	r3, #8
 8005e54:	f7ff f9f2 	bl	800523c <uECC_vli_add>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e5c:	4413      	add	r3, r2
 8005e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005e60:	f107 020c 	add.w	r2, r7, #12
 8005e64:	2308      	movs	r3, #8
 8005e66:	6879      	ldr	r1, [r7, #4]
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f7ff f9e7 	bl	800523c <uECC_vli_add>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e72:	4413      	add	r3, r2
 8005e74:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s3 */
	tmp[0] = product[8];
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[9];
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e80:	613b      	str	r3, [r7, #16]
	tmp[2] = product[10];
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e86:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	623b      	str	r3, [r7, #32]
 8005e8c:	6a3b      	ldr	r3, [r7, #32]
 8005e8e:	61fb      	str	r3, [r7, #28]
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[14];
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e98:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005ea0:	f107 020c 	add.w	r2, r7, #12
 8005ea4:	2308      	movs	r3, #8
 8005ea6:	6879      	ldr	r1, [r7, #4]
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f7ff f9c7 	bl	800523c <uECC_vli_add>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb2:	4413      	add	r3, r2
 8005eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s4 */
	tmp[0] = product[9];
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eba:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[10];
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec0:	613b      	str	r3, [r7, #16]
	tmp[2] = product[11];
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec6:	617b      	str	r3, [r7, #20]
	tmp[3] = product[13];
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ecc:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[14];
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed2:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[15];
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed8:	623b      	str	r3, [r7, #32]
	tmp[6] = product[13];
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ede:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[8];
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	6a1b      	ldr	r3, [r3, #32]
 8005ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005ee6:	f107 020c 	add.w	r2, r7, #12
 8005eea:	2308      	movs	r3, #8
 8005eec:	6879      	ldr	r1, [r7, #4]
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7ff f9a4 	bl	800523c <uECC_vli_add>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef8:	4413      	add	r3, r2
 8005efa:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d1 */
	tmp[0] = product[11];
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f00:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[12];
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f06:	613b      	str	r3, [r7, #16]
	tmp[2] = product[13];
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f0c:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	623b      	str	r3, [r7, #32]
 8005f12:	6a3b      	ldr	r3, [r7, #32]
 8005f14:	61fb      	str	r3, [r7, #28]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[8];
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[10];
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f24:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005f26:	f107 020c 	add.w	r2, r7, #12
 8005f2a:	2308      	movs	r3, #8
 8005f2c:	6879      	ldr	r1, [r7, #4]
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f7ff f933 	bl	800519a <uECC_vli_sub>
 8005f34:	4602      	mov	r2, r0
 8005f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f38:	1a9b      	subs	r3, r3, r2
 8005f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d2 */
	tmp[0] = product[12];
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f40:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[13];
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f46:	613b      	str	r3, [r7, #16]
	tmp[2] = product[14];
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4c:	617b      	str	r3, [r7, #20]
	tmp[3] = product[15];
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f52:	61bb      	str	r3, [r7, #24]
	tmp[4] = tmp[5] = 0;
 8005f54:	2300      	movs	r3, #0
 8005f56:	623b      	str	r3, [r7, #32]
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	61fb      	str	r3, [r7, #28]
	tmp[6] = product[9];
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f60:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[11];
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f66:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005f68:	f107 020c 	add.w	r2, r7, #12
 8005f6c:	2308      	movs	r3, #8
 8005f6e:	6879      	ldr	r1, [r7, #4]
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f7ff f912 	bl	800519a <uECC_vli_sub>
 8005f76:	4602      	mov	r2, r0
 8005f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f7a:	1a9b      	subs	r3, r3, r2
 8005f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d3 */
	tmp[0] = product[13];
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f82:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[14];
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f88:	613b      	str	r3, [r7, #16]
	tmp[2] = product[15];
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f8e:	617b      	str	r3, [r7, #20]
	tmp[3] = product[8];
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	6a1b      	ldr	r3, [r3, #32]
 8005f94:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[9];
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9a:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[10];
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa0:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[12];
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005faa:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005fac:	f107 020c 	add.w	r2, r7, #12
 8005fb0:	2308      	movs	r3, #8
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f7ff f8f0 	bl	800519a <uECC_vli_sub>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbe:	1a9b      	subs	r3, r3, r2
 8005fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d4 */
	tmp[0] = product[14];
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc6:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[15];
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fcc:	613b      	str	r3, [r7, #16]
	tmp[2] = 0;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	617b      	str	r3, [r7, #20]
	tmp[3] = product[9];
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd6:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[10];
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fdc:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[11];
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe2:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[13];
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fec:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005fee:	f107 020c 	add.w	r2, r7, #12
 8005ff2:	2308      	movs	r3, #8
 8005ff4:	6879      	ldr	r1, [r7, #4]
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7ff f8cf 	bl	800519a <uECC_vli_sub>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006000:	1a9b      	subs	r3, r3, r2
 8006002:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (carry < 0) {
 8006004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006006:	2b00      	cmp	r3, #0
 8006008:	da17      	bge.n	800603a <vli_mmod_fast_secp256r1+0x27a>
		do {
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 800600a:	2308      	movs	r3, #8
 800600c:	4a12      	ldr	r2, [pc, #72]	@ (8006058 <vli_mmod_fast_secp256r1+0x298>)
 800600e:	6879      	ldr	r1, [r7, #4]
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f7ff f913 	bl	800523c <uECC_vli_add>
 8006016:	4602      	mov	r2, r0
 8006018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601a:	4413      	add	r3, r2
 800601c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		while (carry < 0);
 800601e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006020:	2b00      	cmp	r3, #0
 8006022:	dbf2      	blt.n	800600a <vli_mmod_fast_secp256r1+0x24a>
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
	}
}
 8006024:	e014      	b.n	8006050 <vli_mmod_fast_secp256r1+0x290>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8006026:	2308      	movs	r3, #8
 8006028:	4a0b      	ldr	r2, [pc, #44]	@ (8006058 <vli_mmod_fast_secp256r1+0x298>)
 800602a:	6879      	ldr	r1, [r7, #4]
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f7ff f8b4 	bl	800519a <uECC_vli_sub>
 8006032:	4602      	mov	r2, r0
 8006034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006036:	1a9b      	subs	r3, r3, r2
 8006038:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while (carry || 
 800603a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1f2      	bne.n	8006026 <vli_mmod_fast_secp256r1+0x266>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8006040:	2208      	movs	r2, #8
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	4804      	ldr	r0, [pc, #16]	@ (8006058 <vli_mmod_fast_secp256r1+0x298>)
 8006046:	f7ff f81f 	bl	8005088 <uECC_vli_cmp_unsafe>
 800604a:	4603      	mov	r3, r0
		while (carry || 
 800604c:	2b01      	cmp	r3, #1
 800604e:	d1ea      	bne.n	8006026 <vli_mmod_fast_secp256r1+0x266>
}
 8006050:	bf00      	nop
 8006052:	3730      	adds	r7, #48	@ 0x30
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	08007c68 	.word	0x08007c68

0800605c <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08c      	sub	sp, #48	@ 0x30
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
 8006068:	603b      	str	r3, [r7, #0]
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 800606a:	f107 0310 	add.w	r3, r7, #16
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	6879      	ldr	r1, [r7, #4]
 8006072:	4618      	mov	r0, r3
 8006074:	f7ff fc1e 	bl	80058b4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 8006078:	f107 0210 	add.w	r2, r7, #16
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	68f9      	ldr	r1, [r7, #12]
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f7ff fbfb 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 8006086:	f107 0110 	add.w	r1, r7, #16
 800608a:	f107 0010 	add.w	r0, r7, #16
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	f7ff fbf3 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 8006096:	f107 0210 	add.w	r2, r7, #16
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	68b8      	ldr	r0, [r7, #8]
 80060a0:	f7ff fbec 	bl	800587c <uECC_vli_modMult_fast>
}
 80060a4:	bf00      	nop
 80060a6:	3730      	adds	r7, #48	@ 0x30
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b090      	sub	sp, #64	@ 0x40
 80060b0:	af02      	add	r7, sp, #8
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
 80060b8:	603b      	str	r3, [r7, #0]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 80060ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060bc:	781b      	ldrb	r3, [r3, #0]
 80060be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 80060c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060c4:	1d1a      	adds	r2, r3, #4
 80060c6:	f107 0014 	add.w	r0, r7, #20
 80060ca:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80060ce:	9300      	str	r3, [sp, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	6879      	ldr	r1, [r7, #4]
 80060d6:	f7ff fa5d 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 80060da:	f107 0114 	add.w	r1, r7, #20
 80060de:	f107 0314 	add.w	r3, r7, #20
 80060e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff fbe5 	bl	80058b4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 80060ea:	f107 0214 	add.w	r2, r7, #20
 80060ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060f0:	68f9      	ldr	r1, [r7, #12]
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f7ff fbc2 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 80060f8:	f107 0214 	add.w	r2, r7, #20
 80060fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060fe:	6879      	ldr	r1, [r7, #4]
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f7ff fbbb 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 8006106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006108:	1d1a      	adds	r2, r3, #4
 800610a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800610e:	9300      	str	r3, [sp, #0]
 8006110:	4613      	mov	r3, r2
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	6839      	ldr	r1, [r7, #0]
 8006116:	6838      	ldr	r0, [r7, #0]
 8006118:	f7ff fa3c 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 800611c:	f107 0314 	add.w	r3, r7, #20
 8006120:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006122:	6839      	ldr	r1, [r7, #0]
 8006124:	4618      	mov	r0, r3
 8006126:	f7ff fbc5 	bl	80058b4 <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 800612a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800612c:	1d1a      	adds	r2, r3, #4
 800612e:	f107 0114 	add.w	r1, r7, #20
 8006132:	f107 0014 	add.w	r0, r7, #20
 8006136:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	4613      	mov	r3, r2
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	f7ff fa28 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 8006144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006146:	1d1a      	adds	r2, r3, #4
 8006148:	f107 0114 	add.w	r1, r7, #20
 800614c:	f107 0014 	add.w	r0, r7, #20
 8006150:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	4613      	mov	r3, r2
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	f7ff fa1b 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 800615e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006160:	1d1a      	adds	r2, r3, #4
 8006162:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006166:	9300      	str	r3, [sp, #0]
 8006168:	4613      	mov	r3, r2
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	6879      	ldr	r1, [r7, #4]
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7ff fa10 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 8006174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	68b9      	ldr	r1, [r7, #8]
 800617a:	68b8      	ldr	r0, [r7, #8]
 800617c:	f7ff fb7e 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 8006180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006182:	1d19      	adds	r1, r3, #4
 8006184:	f107 0214 	add.w	r2, r7, #20
 8006188:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	460b      	mov	r3, r1
 8006190:	68f9      	ldr	r1, [r7, #12]
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f7ff f9fe 	bl	8005594 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 8006198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6839      	ldr	r1, [r7, #0]
 800619e:	6838      	ldr	r0, [r7, #0]
 80061a0:	f7ff fb6c 	bl	800587c <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 80061a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061a6:	1d1a      	adds	r2, r3, #4
 80061a8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	4613      	mov	r3, r2
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	6839      	ldr	r1, [r7, #0]
 80061b4:	6838      	ldr	r0, [r7, #0]
 80061b6:	f7ff f9ed 	bl	8005594 <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 80061ba:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 80061be:	f107 0314 	add.w	r3, r7, #20
 80061c2:	4619      	mov	r1, r3
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7fe ff38 	bl	800503a <uECC_vli_set>
}
 80061ca:	bf00      	nop
 80061cc:	3738      	adds	r7, #56	@ 0x38
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b086      	sub	sp, #24
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	60f8      	str	r0, [r7, #12]
 80061da:	60b9      	str	r1, [r7, #8]
 80061dc:	607a      	str	r2, [r7, #4]
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	3303      	adds	r3, #3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	da00      	bge.n	80061e8 <uECC_vli_bytesToNative+0x16>
 80061e6:	3303      	adds	r3, #3
 80061e8:	109b      	asrs	r3, r3, #2
 80061ea:	b25b      	sxtb	r3, r3
 80061ec:	4619      	mov	r1, r3
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f7fe fe5e 	bl	8004eb0 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 80061f4:	2300      	movs	r3, #0
 80061f6:	75fb      	strb	r3, [r7, #23]
 80061f8:	e021      	b.n	800623e <uECC_vli_bytesToNative+0x6c>
		unsigned b = num_bytes - 1 - i;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	1e5a      	subs	r2, r3, #1
 80061fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	613b      	str	r3, [r7, #16]
		native[b / uECC_WORD_SIZE] |=
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	f023 0303 	bic.w	r3, r3, #3
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4413      	add	r3, r2
 8006210:	6819      	ldr	r1, [r3, #0]
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8006212:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006216:	68ba      	ldr	r2, [r7, #8]
 8006218:	4413      	add	r3, r2
 800621a:	781b      	ldrb	r3, [r3, #0]
 800621c:	461a      	mov	r2, r3
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f003 0303 	and.w	r3, r3, #3
 8006224:	00db      	lsls	r3, r3, #3
 8006226:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	f023 0303 	bic.w	r3, r3, #3
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	4403      	add	r3, r0
 8006232:	430a      	orrs	r2, r1
 8006234:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_bytes; ++i) {
 8006236:	7dfb      	ldrb	r3, [r7, #23]
 8006238:	3301      	adds	r3, #1
 800623a:	b2db      	uxtb	r3, r3
 800623c:	75fb      	strb	r3, [r7, #23]
 800623e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	429a      	cmp	r2, r3
 8006246:	dcd8      	bgt.n	80061fa <uECC_vli_bytesToNative+0x28>
  	}
}
 8006248:	bf00      	nop
 800624a:	bf00      	nop
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8006252:	b580      	push	{r7, lr}
 8006254:	b08a      	sub	sp, #40	@ 0x28
 8006256:	af00      	add	r7, sp, #0
 8006258:	60f8      	str	r0, [r7, #12]
 800625a:	60b9      	str	r1, [r7, #8]
 800625c:	607a      	str	r2, [r7, #4]
 800625e:	603b      	str	r3, [r7, #0]
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006266:	3307      	adds	r3, #7
 8006268:	2b00      	cmp	r3, #0
 800626a:	da00      	bge.n	800626e <bits2int+0x1c>
 800626c:	3307      	adds	r3, #7
 800626e:	10db      	asrs	r3, r3, #3
 8006270:	61fb      	str	r3, [r7, #28]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006278:	331f      	adds	r3, #31
 800627a:	2b00      	cmp	r3, #0
 800627c:	da00      	bge.n	8006280 <bits2int+0x2e>
 800627e:	331f      	adds	r3, #31
 8006280:	115b      	asrs	r3, r3, #5
 8006282:	61bb      	str	r3, [r7, #24]
	int shift;
	uECC_word_t carry;
	uECC_word_t *ptr;

	if (bits_size > num_n_bytes) {
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	429a      	cmp	r2, r3
 800628a:	d901      	bls.n	8006290 <bits2int+0x3e>
		bits_size = num_n_bytes;
 800628c:	69fb      	ldr	r3, [r7, #28]
 800628e:	607b      	str	r3, [r7, #4]
	}

	uECC_vli_clear(native, num_n_words);
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	b25b      	sxtb	r3, r3
 8006294:	4619      	mov	r1, r3
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f7fe fe0a 	bl	8004eb0 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	461a      	mov	r2, r3
 80062a0:	68b9      	ldr	r1, [r7, #8]
 80062a2:	68f8      	ldr	r0, [r7, #12]
 80062a4:	f7ff ff95 	bl	80061d2 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	00db      	lsls	r3, r3, #3
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d93a      	bls.n	800632c <bits2int+0xda>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	00db      	lsls	r3, r3, #3
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80062c0:	1a9b      	subs	r3, r3, r2
 80062c2:	617b      	str	r3, [r7, #20]
	carry = 0;
 80062c4:	2300      	movs	r3, #0
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
	ptr = native + num_n_words;
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4413      	add	r3, r2
 80062d0:	623b      	str	r3, [r7, #32]
	while (ptr-- > native) {
 80062d2:	e010      	b.n	80062f6 <bits2int+0xa4>
		uECC_word_t temp = *ptr;
 80062d4:	6a3b      	ldr	r3, [r7, #32]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	613b      	str	r3, [r7, #16]
		*ptr = (temp >> shift) | carry;
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	40da      	lsrs	r2, r3
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	431a      	orrs	r2, r3
 80062e4:	6a3b      	ldr	r3, [r7, #32]
 80062e6:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	f1c3 0320 	rsb	r3, r3, #32
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	fa02 f303 	lsl.w	r3, r2, r3
 80062f4:	627b      	str	r3, [r7, #36]	@ 0x24
	while (ptr-- > native) {
 80062f6:	6a3b      	ldr	r3, [r7, #32]
 80062f8:	1f1a      	subs	r2, r3, #4
 80062fa:	623a      	str	r2, [r7, #32]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d3e8      	bcc.n	80062d4 <bits2int+0x82>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	3324      	adds	r3, #36	@ 0x24
 8006306:	69ba      	ldr	r2, [r7, #24]
 8006308:	b252      	sxtb	r2, r2
 800630a:	68f9      	ldr	r1, [r7, #12]
 800630c:	4618      	mov	r0, r3
 800630e:	f7fe febb 	bl	8005088 <uECC_vli_cmp_unsafe>
 8006312:	4603      	mov	r3, r0
 8006314:	2b01      	cmp	r3, #1
 8006316:	d00a      	beq.n	800632e <bits2int+0xdc>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	b25b      	sxtb	r3, r3
 8006322:	68f9      	ldr	r1, [r7, #12]
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f7fe ff38 	bl	800519a <uECC_vli_sub>
 800632a:	e000      	b.n	800632e <bits2int+0xdc>
		return;
 800632c:	bf00      	nop
	}
}
 800632e:	3728      	adds	r7, #40	@ 0x28
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <smax>:
	}
	return 0;
}

static bitcount_t smax(bitcount_t a, bitcount_t b)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	460a      	mov	r2, r1
 800633e:	80fb      	strh	r3, [r7, #6]
 8006340:	4613      	mov	r3, r2
 8006342:	80bb      	strh	r3, [r7, #4]
	return (a > b ? a : b);
 8006344:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006348:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800634c:	4293      	cmp	r3, r2
 800634e:	bfb8      	it	lt
 8006350:	4613      	movlt	r3, r2
 8006352:	b21b      	sxth	r3, r3
}
 8006354:	4618      	mov	r0, r3
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <uECC_verify>:

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8006360:	b590      	push	{r4, r7, lr}
 8006362:	b0ff      	sub	sp, #508	@ 0x1fc
 8006364:	af02      	add	r7, sp, #8
 8006366:	f507 74f8 	add.w	r4, r7, #496	@ 0x1f0
 800636a:	f5a4 74f2 	sub.w	r4, r4, #484	@ 0x1e4
 800636e:	6020      	str	r0, [r4, #0]
 8006370:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 8006374:	f5a0 70f4 	sub.w	r0, r0, #488	@ 0x1e8
 8006378:	6001      	str	r1, [r0, #0]
 800637a:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 800637e:	f5a1 71f6 	sub.w	r1, r1, #492	@ 0x1ec
 8006382:	600a      	str	r2, [r1, #0]
 8006384:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8006388:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800638c:	6013      	str	r3, [r2, #0]
	bitcount_t num_bits;
	bitcount_t i;

	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 800638e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006398:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800639c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80063a0:	331f      	adds	r3, #31
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	da00      	bge.n	80063a8 <uECC_verify+0x48>
 80063a6:	331f      	adds	r3, #31
 80063a8:	115b      	asrs	r3, r3, #5
 80063aa:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec

	rx[num_n_words - 1] = 0;
 80063ae:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80063b2:	3b01      	subs	r3, #1
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80063ba:	443b      	add	r3, r7
 80063bc:	2200      	movs	r2, #0
 80063be:	f843 2cd0 	str.w	r2, [r3, #-208]
	r[num_n_words - 1] = 0;
 80063c2:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80063c6:	1e5a      	subs	r2, r3, #1
 80063c8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80063cc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80063d0:	2100      	movs	r1, #0
 80063d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	s[num_n_words - 1] = 0;
 80063d6:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80063da:	1e5a      	subs	r2, r3, #1
 80063dc:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80063e0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80063e4:	2100      	movs	r1, #0
 80063e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 80063ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80063ee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80063f2:	461a      	mov	r2, r3
 80063f4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80063f8:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80063fc:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8006400:	6819      	ldr	r1, [r3, #0]
 8006402:	f7ff fee6 	bl	80061d2 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8006406:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8006410:	18d0      	adds	r0, r2, r3
 8006412:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006416:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800641a:	461a      	mov	r2, r3
 800641c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006420:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	1899      	adds	r1, r3, r2
			       curve->num_bytes);
 8006428:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800642c:	f993 3001 	ldrsb.w	r3, [r3, #1]
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8006430:	461a      	mov	r2, r3
 8006432:	f7ff fece 	bl	80061d2 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 8006436:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800643a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800643e:	461a      	mov	r2, r3
 8006440:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006444:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8006448:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800644c:	6819      	ldr	r1, [r3, #0]
 800644e:	f7ff fec0 	bl	80061d2 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8006452:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006456:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800645a:	461a      	mov	r2, r3
 800645c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006460:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	1899      	adds	r1, r3, r2
 8006468:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800646c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006470:	461a      	mov	r2, r3
 8006472:	f107 0310 	add.w	r3, r7, #16
 8006476:	4618      	mov	r0, r3
 8006478:	f7ff feab 	bl	80061d2 <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 800647c:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006480:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006484:	4611      	mov	r1, r2
 8006486:	4618      	mov	r0, r3
 8006488:	f7fe fd33 	bl	8004ef2 <uECC_vli_isZero>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10a      	bne.n	80064a8 <uECC_verify+0x148>
 8006492:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006496:	f107 0310 	add.w	r3, r7, #16
 800649a:	4611      	mov	r1, r2
 800649c:	4618      	mov	r0, r3
 800649e:	f7fe fd28 	bl	8004ef2 <uECC_vli_isZero>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <uECC_verify+0x14c>
		return 0;
 80064a8:	2300      	movs	r3, #0
 80064aa:	e225      	b.n	80068f8 <uECC_verify+0x598>
	}

	/* r, s must be < n. */
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 80064ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064b0:	3324      	adds	r3, #36	@ 0x24
 80064b2:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80064b6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7fe fde4 	bl	8005088 <uECC_vli_cmp_unsafe>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d10c      	bne.n	80064e0 <uECC_verify+0x180>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 80064c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064ca:	3324      	adds	r3, #36	@ 0x24
 80064cc:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80064d0:	f107 0110 	add.w	r1, r7, #16
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7fe fdd7 	bl	8005088 <uECC_vli_cmp_unsafe>
 80064da:	4603      	mov	r3, r0
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d001      	beq.n	80064e4 <uECC_verify+0x184>
		return 0;
 80064e0:	2300      	movs	r3, #0
 80064e2:	e209      	b.n	80068f8 <uECC_verify+0x598>
	}

	/* Calculate u1 and u2. */
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 80064e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064e8:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80064ec:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80064f0:	f107 0110 	add.w	r1, r7, #16
 80064f4:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80064f8:	f7ff fa24 	bl	8005944 <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 80064fc:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006500:	3b01      	subs	r3, #1
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8006508:	443b      	add	r3, r7
 800650a:	2200      	movs	r2, #0
 800650c:	f843 2c30 	str.w	r2, [r3, #-48]
	bits2int(u1, message_hash, hash_size, curve);
 8006510:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006514:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8006518:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800651c:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 8006520:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8006524:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006528:	6812      	ldr	r2, [r2, #0]
 800652a:	6809      	ldr	r1, [r1, #0]
 800652c:	f7ff fe91 	bl	8006252 <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8006530:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006534:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8006538:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800653c:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8006540:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8006544:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	4623      	mov	r3, r4
 800654c:	f7ff f97b 	bl	8005846 <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8006550:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006554:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8006558:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800655c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8006560:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 8006564:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	4623      	mov	r3, r4
 800656c:	f7ff f96b 	bl	8005846 <uECC_vli_modMult>

	/* Calculate sum = G + Q. */
	uECC_vli_set(sum, _public, num_words);
 8006570:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006574:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8006578:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800657c:	4618      	mov	r0, r3
 800657e:	f7fe fd5c 	bl	800503a <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 8006582:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800658c:	18d0      	adds	r0, r2, r3
 800658e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8006598:	4413      	add	r3, r2
 800659a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800659e:	4619      	mov	r1, r3
 80065a0:	f7fe fd4b 	bl	800503a <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 80065a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80065a8:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 80065ac:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80065b0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80065b4:	4618      	mov	r0, r3
 80065b6:	f7fe fd40 	bl	800503a <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 80065ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80065be:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 80065c2:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	18d1      	adds	r1, r2, r3
 80065ca:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80065ce:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80065d2:	4618      	mov	r0, r3
 80065d4:	f7fe fd31 	bl	800503a <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 80065d8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80065dc:	1d1c      	adds	r4, r3, #4
 80065de:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 80065e2:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80065e6:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80065ea:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80065ee:	9300      	str	r3, [sp, #0]
 80065f0:	4623      	mov	r3, r4
 80065f2:	f7fe ffcf 	bl	8005594 <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 80065f6:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006600:	18d4      	adds	r4, r2, r3
 8006602:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006606:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800660a:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 800660e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	4623      	mov	r3, r4
 8006616:	f7ff fd49 	bl	80060ac <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 800661a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800661e:	1d1a      	adds	r2, r3, #4
 8006620:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006624:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8006628:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 800662c:	f7ff f98a 	bl	8005944 <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8006630:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800663a:	18d1      	adds	r1, r2, r3
 800663c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006640:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8006644:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006648:	f7ff fd08 	bl	800605c <apply_z>

	/* Use Shamir's trick to calculate u1*G + u2*Q */
	points[0] = 0;
 800664c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006650:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006654:	2200      	movs	r2, #0
 8006656:	601a      	str	r2, [r3, #0]
	points[1] = curve->G;
 8006658:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800665c:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8006660:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006664:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006668:	605a      	str	r2, [r3, #4]
	points[2] = _public;
 800666a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800666e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006672:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8006676:	609a      	str	r2, [r3, #8]
	points[3] = sum;
 8006678:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800667c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006680:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006684:	60da      	str	r2, [r3, #12]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8006686:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 800668a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800668e:	4611      	mov	r1, r2
 8006690:	4618      	mov	r0, r3
 8006692:	f7fe fc98 	bl	8004fc6 <uECC_vli_numBits>
 8006696:	4603      	mov	r3, r0
 8006698:	461c      	mov	r4, r3
 800669a:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 800669e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80066a2:	4611      	mov	r1, r2
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7fe fc8e 	bl	8004fc6 <uECC_vli_numBits>
 80066aa:	4603      	mov	r3, r0
 80066ac:	4619      	mov	r1, r3
 80066ae:	4620      	mov	r0, r4
 80066b0:	f7ff fe40 	bl	8006334 <smax>
 80066b4:	4603      	mov	r3, r0
 80066b6:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
	uECC_vli_numBits(u2, num_n_words));

	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 80066ba:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 80066be:	3b01      	subs	r3, #1
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	b21a      	sxth	r2, r3
 80066c4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80066c8:	4611      	mov	r1, r2
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7fe fc3b 	bl	8004f46 <uECC_vli_testBit>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	bf14      	ite	ne
 80066d6:	2301      	movne	r3, #1
 80066d8:	2300      	moveq	r3, #0
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	461c      	mov	r4, r3
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 80066de:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 80066e2:	3b01      	subs	r3, #1
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	b21a      	sxth	r2, r3
 80066e8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80066ec:	4611      	mov	r1, r2
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7fe fc29 	bl	8004f46 <uECC_vli_testBit>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d001      	beq.n	80066fe <uECC_verify+0x39e>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e000      	b.n	8006700 <uECC_verify+0x3a0>
 80066fe:	2300      	movs	r3, #0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006700:	ea43 0204 	orr.w	r2, r3, r4
 8006704:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006708:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800670c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006710:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	uECC_vli_set(rx, point, num_words);
 8006714:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006718:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800671c:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8006720:	4618      	mov	r0, r3
 8006722:	f7fe fc8a 	bl	800503a <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 8006726:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8006730:	18d1      	adds	r1, r2, r3
 8006732:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006736:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800673a:	4618      	mov	r0, r3
 800673c:	f7fe fc7d 	bl	800503a <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8006740:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006744:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006748:	4611      	mov	r1, r2
 800674a:	4618      	mov	r0, r3
 800674c:	f7fe fbb0 	bl	8004eb0 <uECC_vli_clear>
	z[0] = 1;
 8006750:	2301      	movs	r3, #1
 8006752:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

	for (i = num_bits - 2; i >= 0; --i) {
 8006756:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 800675a:	3b02      	subs	r3, #2
 800675c:	b29b      	uxth	r3, r3
 800675e:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8006762:	e087      	b.n	8006874 <uECC_verify+0x514>
		uECC_word_t index;
		curve->double_jacobian(rx, ry, z, curve);
 8006764:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006768:	f8d3 40a4 	ldr.w	r4, [r3, #164]	@ 0xa4
 800676c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006770:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8006774:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8006778:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800677c:	47a0      	blx	r4

		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 800677e:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 8006782:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006786:	4611      	mov	r1, r2
 8006788:	4618      	mov	r0, r3
 800678a:	f7fe fbdc 	bl	8004f46 <uECC_vli_testBit>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	bf14      	ite	ne
 8006794:	2301      	movne	r3, #1
 8006796:	2300      	moveq	r3, #0
 8006798:	b2db      	uxtb	r3, r3
 800679a:	461c      	mov	r4, r3
 800679c:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 80067a0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80067a4:	4611      	mov	r1, r2
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7fe fbcd 	bl	8004f46 <uECC_vli_testBit>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d001      	beq.n	80067b6 <uECC_verify+0x456>
 80067b2:	2302      	movs	r3, #2
 80067b4:	e000      	b.n	80067b8 <uECC_verify+0x458>
 80067b6:	2300      	movs	r3, #0
 80067b8:	4323      	orrs	r3, r4
 80067ba:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
		point = points[index];
 80067be:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80067c2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80067c6:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80067ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ce:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
		if (point) {
 80067d2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d046      	beq.n	8006868 <uECC_verify+0x508>
			uECC_vli_set(tx, point, num_words);
 80067da:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80067de:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80067e2:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7fe fc27 	bl	800503a <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 80067ec:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 80067f6:	18d1      	adds	r1, r2, r3
 80067f8:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80067fc:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8006800:	4618      	mov	r0, r3
 8006802:	f7fe fc1a 	bl	800503a <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 8006806:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800680a:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800680e:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006812:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006816:	f7ff fc21 	bl	800605c <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 800681a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800681e:	1d1c      	adds	r4, r3, #4
 8006820:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8006824:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006828:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 800682c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	4623      	mov	r3, r4
 8006834:	f7fe feae 	bl	8005594 <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8006838:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 800683c:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8006840:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8006844:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006848:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	4623      	mov	r3, r4
 8006850:	f7ff fc2c 	bl	80060ac <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 8006854:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 8006858:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800685c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006860:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006864:	f7ff f80a 	bl	800587c <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 8006868:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	@ 0x1ee
 800686c:	3b01      	subs	r3, #1
 800686e:	b29b      	uxth	r3, r3
 8006870:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8006874:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	@ 0x1ee
 8006878:	2b00      	cmp	r3, #0
 800687a:	f6bf af73 	bge.w	8006764 <uECC_verify+0x404>
		}
  	}

	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 800687e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006882:	1d1a      	adds	r2, r3, #4
 8006884:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006888:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800688c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006890:	f7ff f858 	bl	8005944 <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 8006894:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006898:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 800689c:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80068a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80068a4:	f7ff fbda 	bl	800605c <apply_z>

	/* v = x1 (mod n) */
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 80068a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80068ac:	3324      	adds	r3, #36	@ 0x24
 80068ae:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80068b2:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7fe fbe6 	bl	8005088 <uECC_vli_cmp_unsafe>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d00b      	beq.n	80068da <uECC_verify+0x57a>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 80068c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80068c6:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80068ca:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80068ce:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80068d2:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80068d6:	f7fe fc60 	bl	800519a <uECC_vli_sub>
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 80068da:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80068de:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80068e2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7fe fc0a 	bl	8005100 <uECC_vli_equal>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	bf0c      	ite	eq
 80068f2:	2301      	moveq	r3, #1
 80068f4:	2300      	movne	r3, #0
 80068f6:	b2db      	uxtb	r3, r3
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd90      	pop	{r4, r7, pc}
	...

08006904 <tc_sha256_init>:
#include "utils.h"

static void compress(unsigned int *iv, const uint8_t *data);

int tc_sha256_init(TCSha256State_t s)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0) {
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <tc_sha256_init+0x12>
		return TC_CRYPTO_FAIL;
 8006912:	2300      	movs	r3, #0
 8006914:	e01d      	b.n	8006952 <tc_sha256_init+0x4e>
	 * Setting the initial state values.
	 * These values correspond to the first 32 bits of the fractional parts
	 * of the square roots of the first 8 primes: 2, 3, 5, 7, 11, 13, 17
	 * and 19.
	 */
	_set((uint8_t *) s, 0x00, sizeof(*s));
 8006916:	2270      	movs	r2, #112	@ 0x70
 8006918:	2100      	movs	r1, #0
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 fb49 	bl	8006fb2 <_set>
	s->iv[0] = 0x6a09e667;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a0e      	ldr	r2, [pc, #56]	@ (800695c <tc_sha256_init+0x58>)
 8006924:	601a      	str	r2, [r3, #0]
	s->iv[1] = 0xbb67ae85;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a0d      	ldr	r2, [pc, #52]	@ (8006960 <tc_sha256_init+0x5c>)
 800692a:	605a      	str	r2, [r3, #4]
	s->iv[2] = 0x3c6ef372;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a0d      	ldr	r2, [pc, #52]	@ (8006964 <tc_sha256_init+0x60>)
 8006930:	609a      	str	r2, [r3, #8]
	s->iv[3] = 0xa54ff53a;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a0c      	ldr	r2, [pc, #48]	@ (8006968 <tc_sha256_init+0x64>)
 8006936:	60da      	str	r2, [r3, #12]
	s->iv[4] = 0x510e527f;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a0c      	ldr	r2, [pc, #48]	@ (800696c <tc_sha256_init+0x68>)
 800693c:	611a      	str	r2, [r3, #16]
	s->iv[5] = 0x9b05688c;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a0b      	ldr	r2, [pc, #44]	@ (8006970 <tc_sha256_init+0x6c>)
 8006942:	615a      	str	r2, [r3, #20]
	s->iv[6] = 0x1f83d9ab;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a0b      	ldr	r2, [pc, #44]	@ (8006974 <tc_sha256_init+0x70>)
 8006948:	619a      	str	r2, [r3, #24]
	s->iv[7] = 0x5be0cd19;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a0a      	ldr	r2, [pc, #40]	@ (8006978 <tc_sha256_init+0x74>)
 800694e:	61da      	str	r2, [r3, #28]

	return TC_CRYPTO_SUCCESS;
 8006950:	2301      	movs	r3, #1
}
 8006952:	4618      	mov	r0, r3
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	6a09e667 	.word	0x6a09e667
 8006960:	bb67ae85 	.word	0xbb67ae85
 8006964:	3c6ef372 	.word	0x3c6ef372
 8006968:	a54ff53a 	.word	0xa54ff53a
 800696c:	510e527f 	.word	0x510e527f
 8006970:	9b05688c 	.word	0x9b05688c
 8006974:	1f83d9ab 	.word	0x1f83d9ab
 8006978:	5be0cd19 	.word	0x5be0cd19

0800697c <tc_sha256_update>:

int tc_sha256_update(TCSha256State_t s, const uint8_t *data, size_t datalen)
{
 800697c:	b5b0      	push	{r4, r5, r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0 ||
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d002      	beq.n	8006994 <tc_sha256_update+0x18>
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <tc_sha256_update+0x1c>
	    data == (void *) 0) {
		return TC_CRYPTO_FAIL;
 8006994:	2300      	movs	r3, #0
 8006996:	e030      	b.n	80069fa <tc_sha256_update+0x7e>
	} else if (datalen == 0) {
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d127      	bne.n	80069ee <tc_sha256_update+0x72>
		return TC_CRYPTO_SUCCESS;
 800699e:	2301      	movs	r3, #1
 80069a0:	e02b      	b.n	80069fa <tc_sha256_update+0x7e>
	}

	while (datalen-- > 0) {
		s->leftover[s->leftover_offset++] = *(data++);
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	1c53      	adds	r3, r2, #1
 80069a6:	60bb      	str	r3, [r7, #8]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069ac:	1c58      	adds	r0, r3, #1
 80069ae:	68f9      	ldr	r1, [r7, #12]
 80069b0:	6688      	str	r0, [r1, #104]	@ 0x68
 80069b2:	7811      	ldrb	r1, [r2, #0]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	4413      	add	r3, r2
 80069b8:	460a      	mov	r2, r1
 80069ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80069c4:	d913      	bls.n	80069ee <tc_sha256_update+0x72>
			compress(s->iv, s->leftover);
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	3328      	adds	r3, #40	@ 0x28
 80069cc:	4619      	mov	r1, r3
 80069ce:	4610      	mov	r0, r2
 80069d0:	f000 f94e 	bl	8006c70 <compress>
			s->leftover_offset = 0;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	669a      	str	r2, [r3, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069e0:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 80069e4:	f143 0500 	adc.w	r5, r3, #0
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	e9c3 4508 	strd	r4, r5, [r3, #32]
	while (datalen-- > 0) {
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	1e5a      	subs	r2, r3, #1
 80069f2:	607a      	str	r2, [r7, #4]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1d4      	bne.n	80069a2 <tc_sha256_update+0x26>
		}
	}

	return TC_CRYPTO_SUCCESS;
 80069f8:	2301      	movs	r3, #1
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bdb0      	pop	{r4, r5, r7, pc}

08006a02 <tc_sha256_final>:

int tc_sha256_final(uint8_t *digest, TCSha256State_t s)
{
 8006a02:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
	unsigned int i;

	/* input sanity check: */
	if (digest == (uint8_t *) 0 ||
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d002      	beq.n	8006a1a <tc_sha256_final+0x18>
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d101      	bne.n	8006a1e <tc_sha256_final+0x1c>
	    s == (TCSha256State_t) 0) {
		return TC_CRYPTO_FAIL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	e0e1      	b.n	8006be2 <tc_sha256_final+0x1e0>
	}

	s->bits_hashed += (s->leftover_offset << 3);
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a24:	6839      	ldr	r1, [r7, #0]
 8006a26:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006a28:	00c9      	lsls	r1, r1, #3
 8006a2a:	2000      	movs	r0, #0
 8006a2c:	460c      	mov	r4, r1
 8006a2e:	4605      	mov	r5, r0
 8006a30:	eb12 0804 	adds.w	r8, r2, r4
 8006a34:	eb43 0905 	adc.w	r9, r3, r5
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	e9c3 8908 	strd	r8, r9, [r3, #32]

	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a42:	1c59      	adds	r1, r3, #1
 8006a44:	683a      	ldr	r2, [r7, #0]
 8006a46:	6691      	str	r1, [r2, #104]	@ 0x68
 8006a48:	683a      	ldr	r2, [r7, #0]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	2280      	movs	r2, #128	@ 0x80
 8006a4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a56:	2b38      	cmp	r3, #56	@ 0x38
 8006a58:	d917      	bls.n	8006a8a <tc_sha256_final+0x88>
		/* there is not room for all the padding in this block */
		_set(s->leftover + s->leftover_offset, 0x00,
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a64:	18d0      	adds	r0, r2, r3
		     sizeof(s->leftover) - s->leftover_offset);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		_set(s->leftover + s->leftover_offset, 0x00,
 8006a6a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8006a6e:	461a      	mov	r2, r3
 8006a70:	2100      	movs	r1, #0
 8006a72:	f000 fa9e 	bl	8006fb2 <_set>
		compress(s->iv, s->leftover);
 8006a76:	683a      	ldr	r2, [r7, #0]
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	3328      	adds	r3, #40	@ 0x28
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	f000 f8f6 	bl	8006c70 <compress>
		s->leftover_offset = 0;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	2200      	movs	r2, #0
 8006a88:	669a      	str	r2, [r3, #104]	@ 0x68
	}

	/* add the padding and the length in big-Endian format */
	_set(s->leftover + s->leftover_offset, 0x00,
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a94:	18d0      	adds	r0, r2, r3
	     sizeof(s->leftover) - 8 - s->leftover_offset);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 8006a9a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	f000 fa86 	bl	8006fb2 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006aac:	b2d2      	uxtb	r2, r2
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
	s->leftover[sizeof(s->leftover) - 2] = (uint8_t)(s->bits_hashed >> 8);
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006aba:	f04f 0200 	mov.w	r2, #0
 8006abe:	f04f 0300 	mov.w	r3, #0
 8006ac2:	0a02      	lsrs	r2, r0, #8
 8006ac4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006ac8:	0a0b      	lsrs	r3, r1, #8
 8006aca:	b2d2      	uxtb	r2, r2
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	s->leftover[sizeof(s->leftover) - 3] = (uint8_t)(s->bits_hashed >> 16);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006ad8:	f04f 0200 	mov.w	r2, #0
 8006adc:	f04f 0300 	mov.w	r3, #0
 8006ae0:	0c02      	lsrs	r2, r0, #16
 8006ae2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006ae6:	0c0b      	lsrs	r3, r1, #16
 8006ae8:	b2d2      	uxtb	r2, r2
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006af6:	f04f 0200 	mov.w	r2, #0
 8006afa:	f04f 0300 	mov.w	r3, #0
 8006afe:	0e02      	lsrs	r2, r0, #24
 8006b00:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006b04:	0e0b      	lsrs	r3, r1, #24
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b14:	f04f 0200 	mov.w	r2, #0
 8006b18:	f04f 0300 	mov.w	r3, #0
 8006b1c:	000a      	movs	r2, r1
 8006b1e:	2300      	movs	r3, #0
 8006b20:	b2d2      	uxtb	r2, r2
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b2e:	f04f 0200 	mov.w	r2, #0
 8006b32:	f04f 0300 	mov.w	r3, #0
 8006b36:	0a0a      	lsrs	r2, r1, #8
 8006b38:	2300      	movs	r3, #0
 8006b3a:	b2d2      	uxtb	r2, r2
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b48:	f04f 0200 	mov.w	r2, #0
 8006b4c:	f04f 0300 	mov.w	r3, #0
 8006b50:	0c0a      	lsrs	r2, r1, #16
 8006b52:	2300      	movs	r3, #0
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b62:	f04f 0200 	mov.w	r2, #0
 8006b66:	f04f 0300 	mov.w	r3, #0
 8006b6a:	0e0a      	lsrs	r2, r1, #24
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	b2d2      	uxtb	r2, r2
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	/* hash the padding and length */
	compress(s->iv, s->leftover);
 8006b76:	683a      	ldr	r2, [r7, #0]
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	3328      	adds	r3, #40	@ 0x28
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	4610      	mov	r0, r2
 8006b80:	f000 f876 	bl	8006c70 <compress>

	/* copy the iv out to digest */
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006b84:	2300      	movs	r3, #0
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	e022      	b.n	8006bd0 <tc_sha256_final+0x1ce>
		unsigned int t = *((unsigned int *) &s->iv[i]);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b92:	60bb      	str	r3, [r7, #8]
		*digest++ = (uint8_t)(t >> 24);
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	0e19      	lsrs	r1, r3, #24
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	1c5a      	adds	r2, r3, #1
 8006b9c:	607a      	str	r2, [r7, #4]
 8006b9e:	b2ca      	uxtb	r2, r1
 8006ba0:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 16);
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	0c19      	lsrs	r1, r3, #16
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	607a      	str	r2, [r7, #4]
 8006bac:	b2ca      	uxtb	r2, r1
 8006bae:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 8);
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	0a19      	lsrs	r1, r3, #8
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	1c5a      	adds	r2, r3, #1
 8006bb8:	607a      	str	r2, [r7, #4]
 8006bba:	b2ca      	uxtb	r2, r1
 8006bbc:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	607a      	str	r2, [r7, #4]
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	b2d2      	uxtb	r2, r2
 8006bc8:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	3301      	adds	r3, #1
 8006bce:	60fb      	str	r3, [r7, #12]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2b07      	cmp	r3, #7
 8006bd4:	d9d9      	bls.n	8006b8a <tc_sha256_final+0x188>
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
 8006bd6:	2270      	movs	r2, #112	@ 0x70
 8006bd8:	2100      	movs	r1, #0
 8006bda:	6838      	ldr	r0, [r7, #0]
 8006bdc:	f000 f9e9 	bl	8006fb2 <_set>

	return TC_CRYPTO_SUCCESS;
 8006be0:	2301      	movs	r3, #1
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08006bec <ROTR>:
	0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
	0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

static inline unsigned int ROTR(unsigned int a, unsigned int n)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
	return (((a) >> n) | ((a) << (32 - n)));
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	fa62 f303 	ror.w	r3, r2, r3
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <BigEndian>:

#define Ch(a, b, c)(((a) & (b)) ^ ((~(a)) & (c)))
#define Maj(a, b, c)(((a) & (b)) ^ ((a) & (c)) ^ ((b) & (c)))

static inline unsigned int BigEndian(const uint8_t **c)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b085      	sub	sp, #20
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
	unsigned int n = 0;
 8006c12:	2300      	movs	r3, #0
 8006c14:	60fb      	str	r3, [r7, #12]

	n = (((unsigned int)(*((*c)++))) << 24);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	1c59      	adds	r1, r3, #1
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	6011      	str	r1, [r2, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	061b      	lsls	r3, r3, #24
 8006c24:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 16);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	1c59      	adds	r1, r3, #1
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	6011      	str	r1, [r2, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	041b      	lsls	r3, r3, #16
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 8);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	1c59      	adds	r1, r3, #1
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	6011      	str	r1, [r2, #0]
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	021b      	lsls	r3, r3, #8
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)));
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	1c59      	adds	r1, r3, #1
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	6011      	str	r1, [r2, #0]
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	60fb      	str	r3, [r7, #12]
	return n;
 8006c62:	68fb      	ldr	r3, [r7, #12]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3714      	adds	r7, #20
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <compress>:

static void compress(unsigned int *iv, const uint8_t *data)
{
 8006c70:	b590      	push	{r4, r7, lr}
 8006c72:	b0a1      	sub	sp, #132	@ 0x84
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	673b      	str	r3, [r7, #112]	@ 0x70
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	691b      	ldr	r3, [r3, #16]
 8006c96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	695b      	ldr	r3, [r3, #20]
 8006c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	663b      	str	r3, [r7, #96]	@ 0x60

	for (i = 0; i < 16; ++i) {
 8006caa:	2300      	movs	r3, #0
 8006cac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cae:	e06b      	b.n	8006d88 <compress+0x118>
		n = BigEndian(&data);
 8006cb0:	463b      	mov	r3, r7
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7ff ffa9 	bl	8006c0a <BigEndian>
 8006cb8:	64b8      	str	r0, [r7, #72]	@ 0x48
		t1 = work_space[i] = n;
 8006cba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	3380      	adds	r3, #128	@ 0x80
 8006cc0:	443b      	add	r3, r7
 8006cc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cc4:	f843 2c78 	str.w	r2, [r3, #-120]
 8006cc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	3380      	adds	r3, #128	@ 0x80
 8006cce:	443b      	add	r3, r7
 8006cd0:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006cd4:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006cd6:	2106      	movs	r1, #6
 8006cd8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006cda:	f7ff ff87 	bl	8006bec <ROTR>
 8006cde:	4604      	mov	r4, r0
 8006ce0:	210b      	movs	r1, #11
 8006ce2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ce4:	f7ff ff82 	bl	8006bec <ROTR>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	405c      	eors	r4, r3
 8006cec:	2119      	movs	r1, #25
 8006cee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006cf0:	f7ff ff7c 	bl	8006bec <ROTR>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	ea84 0203 	eor.w	r2, r4, r3
 8006cfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cfc:	441a      	add	r2, r3
 8006cfe:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006d00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d02:	4019      	ands	r1, r3
 8006d04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d06:	43d8      	mvns	r0, r3
 8006d08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d0a:	4003      	ands	r3, r0
 8006d0c:	404b      	eors	r3, r1
 8006d0e:	441a      	add	r2, r3
 8006d10:	499b      	ldr	r1, [pc, #620]	@ (8006f80 <compress+0x310>)
 8006d12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d18:	4413      	add	r3, r2
 8006d1a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d1c:	4413      	add	r3, r2
 8006d1e:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006d20:	2102      	movs	r1, #2
 8006d22:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006d24:	f7ff ff62 	bl	8006bec <ROTR>
 8006d28:	4604      	mov	r4, r0
 8006d2a:	210d      	movs	r1, #13
 8006d2c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006d2e:	f7ff ff5d 	bl	8006bec <ROTR>
 8006d32:	4603      	mov	r3, r0
 8006d34:	405c      	eors	r4, r3
 8006d36:	2116      	movs	r1, #22
 8006d38:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006d3a:	f7ff ff57 	bl	8006bec <ROTR>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	ea84 0203 	eor.w	r2, r4, r3
 8006d44:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006d46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d48:	4059      	eors	r1, r3
 8006d4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d4c:	4019      	ands	r1, r3
 8006d4e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006d50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d52:	4003      	ands	r3, r0
 8006d54:	404b      	eors	r3, r1
 8006d56:	4413      	add	r3, r2
 8006d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006d5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d60:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d66:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006d68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d6a:	4413      	add	r3, r2
 8006d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006d6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d70:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d74:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d7a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d7e:	4413      	add	r3, r2
 8006d80:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < 16; ++i) {
 8006d82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d84:	3301      	adds	r3, #1
 8006d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d8a:	2b0f      	cmp	r3, #15
 8006d8c:	d990      	bls.n	8006cb0 <compress+0x40>
	}

	for ( ; i < 64; ++i) {
 8006d8e:	e0b0      	b.n	8006ef2 <compress+0x282>
		s0 = work_space[(i+1)&0x0f];
 8006d90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d92:	3301      	adds	r3, #1
 8006d94:	f003 030f 	and.w	r3, r3, #15
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	3380      	adds	r3, #128	@ 0x80
 8006d9c:	443b      	add	r3, r7
 8006d9e:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006da2:	65bb      	str	r3, [r7, #88]	@ 0x58
		s0 = sigma0(s0);
 8006da4:	2107      	movs	r1, #7
 8006da6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006da8:	f7ff ff20 	bl	8006bec <ROTR>
 8006dac:	4604      	mov	r4, r0
 8006dae:	2112      	movs	r1, #18
 8006db0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006db2:	f7ff ff1b 	bl	8006bec <ROTR>
 8006db6:	4603      	mov	r3, r0
 8006db8:	ea84 0203 	eor.w	r2, r4, r3
 8006dbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006dbe:	08db      	lsrs	r3, r3, #3
 8006dc0:	4053      	eors	r3, r2
 8006dc2:	65bb      	str	r3, [r7, #88]	@ 0x58
		s1 = work_space[(i+14)&0x0f];
 8006dc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006dc6:	330e      	adds	r3, #14
 8006dc8:	f003 030f 	and.w	r3, r3, #15
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	3380      	adds	r3, #128	@ 0x80
 8006dd0:	443b      	add	r3, r7
 8006dd2:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006dd6:	657b      	str	r3, [r7, #84]	@ 0x54
		s1 = sigma1(s1);
 8006dd8:	2111      	movs	r1, #17
 8006dda:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006ddc:	f7ff ff06 	bl	8006bec <ROTR>
 8006de0:	4604      	mov	r4, r0
 8006de2:	2113      	movs	r1, #19
 8006de4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006de6:	f7ff ff01 	bl	8006bec <ROTR>
 8006dea:	4603      	mov	r3, r0
 8006dec:	ea84 0203 	eor.w	r2, r4, r3
 8006df0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006df2:	0a9b      	lsrs	r3, r3, #10
 8006df4:	4053      	eors	r3, r2
 8006df6:	657b      	str	r3, [r7, #84]	@ 0x54

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8006df8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006dfa:	f003 030f 	and.w	r3, r3, #15
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	3380      	adds	r3, #128	@ 0x80
 8006e02:	443b      	add	r3, r7
 8006e04:	f853 1c78 	ldr.w	r1, [r3, #-120]
 8006e08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e0c:	441a      	add	r2, r3
 8006e0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e10:	3309      	adds	r3, #9
 8006e12:	f003 030f 	and.w	r3, r3, #15
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	3380      	adds	r3, #128	@ 0x80
 8006e1a:	443b      	add	r3, r7
 8006e1c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006e20:	4413      	add	r3, r2
 8006e22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e24:	f002 020f 	and.w	r2, r2, #15
 8006e28:	4419      	add	r1, r3
 8006e2a:	0093      	lsls	r3, r2, #2
 8006e2c:	3380      	adds	r3, #128	@ 0x80
 8006e2e:	443b      	add	r3, r7
 8006e30:	f843 1c78 	str.w	r1, [r3, #-120]
 8006e34:	0093      	lsls	r3, r2, #2
 8006e36:	3380      	adds	r3, #128	@ 0x80
 8006e38:	443b      	add	r3, r7
 8006e3a:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006e3e:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006e40:	2106      	movs	r1, #6
 8006e42:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e44:	f7ff fed2 	bl	8006bec <ROTR>
 8006e48:	4604      	mov	r4, r0
 8006e4a:	210b      	movs	r1, #11
 8006e4c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e4e:	f7ff fecd 	bl	8006bec <ROTR>
 8006e52:	4603      	mov	r3, r0
 8006e54:	405c      	eors	r4, r3
 8006e56:	2119      	movs	r1, #25
 8006e58:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e5a:	f7ff fec7 	bl	8006bec <ROTR>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	ea84 0203 	eor.w	r2, r4, r3
 8006e64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e66:	441a      	add	r2, r3
 8006e68:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006e6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e6c:	4019      	ands	r1, r3
 8006e6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e70:	43d8      	mvns	r0, r3
 8006e72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e74:	4003      	ands	r3, r0
 8006e76:	404b      	eors	r3, r1
 8006e78:	441a      	add	r2, r3
 8006e7a:	4941      	ldr	r1, [pc, #260]	@ (8006f80 <compress+0x310>)
 8006e7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e82:	4413      	add	r3, r2
 8006e84:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e86:	4413      	add	r3, r2
 8006e88:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006e8a:	2102      	movs	r1, #2
 8006e8c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006e8e:	f7ff fead 	bl	8006bec <ROTR>
 8006e92:	4604      	mov	r4, r0
 8006e94:	210d      	movs	r1, #13
 8006e96:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006e98:	f7ff fea8 	bl	8006bec <ROTR>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	405c      	eors	r4, r3
 8006ea0:	2116      	movs	r1, #22
 8006ea2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006ea4:	f7ff fea2 	bl	8006bec <ROTR>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	ea84 0203 	eor.w	r2, r4, r3
 8006eae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006eb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006eb2:	4059      	eors	r1, r3
 8006eb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006eb6:	4019      	ands	r1, r3
 8006eb8:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006eba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ebc:	4003      	ands	r3, r0
 8006ebe:	404b      	eors	r3, r1
 8006ec0:	4413      	add	r3, r2
 8006ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006ec4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ec6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ec8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006eca:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ecc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ece:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ed0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006ed2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ed4:	4413      	add	r3, r2
 8006ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006ed8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006eda:	673b      	str	r3, [r7, #112]	@ 0x70
 8006edc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ede:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ee0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ee2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ee4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ee6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ee8:	4413      	add	r3, r2
 8006eea:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for ( ; i < 64; ++i) {
 8006eec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eee:	3301      	adds	r3, #1
 8006ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ef4:	2b3f      	cmp	r3, #63	@ 0x3f
 8006ef6:	f67f af4b 	bls.w	8006d90 <compress+0x120>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f00:	441a      	add	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	601a      	str	r2, [r3, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	3304      	adds	r3, #4
 8006f0a:	6819      	ldr	r1, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	3304      	adds	r3, #4
 8006f10:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006f12:	440a      	add	r2, r1
 8006f14:	601a      	str	r2, [r3, #0]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	3308      	adds	r3, #8
 8006f1a:	6819      	ldr	r1, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	3308      	adds	r3, #8
 8006f20:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006f22:	440a      	add	r2, r1
 8006f24:	601a      	str	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	330c      	adds	r3, #12
 8006f2a:	6819      	ldr	r1, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	330c      	adds	r3, #12
 8006f30:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006f32:	440a      	add	r2, r1
 8006f34:	601a      	str	r2, [r3, #0]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	3310      	adds	r3, #16
 8006f3a:	6819      	ldr	r1, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	3310      	adds	r3, #16
 8006f40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006f42:	440a      	add	r2, r1
 8006f44:	601a      	str	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	3314      	adds	r3, #20
 8006f4a:	6819      	ldr	r1, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	3314      	adds	r3, #20
 8006f50:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006f52:	440a      	add	r2, r1
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	3318      	adds	r3, #24
 8006f5a:	6819      	ldr	r1, [r3, #0]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	3318      	adds	r3, #24
 8006f60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006f62:	440a      	add	r2, r1
 8006f64:	601a      	str	r2, [r3, #0]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	331c      	adds	r3, #28
 8006f6a:	6819      	ldr	r1, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	331c      	adds	r3, #28
 8006f70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006f72:	440a      	add	r2, r1
 8006f74:	601a      	str	r2, [r3, #0]
}
 8006f76:	bf00      	nop
 8006f78:	3784      	adds	r7, #132	@ 0x84
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd90      	pop	{r4, r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	08007d14 	.word	0x08007d14

08006f84 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]
 8006f90:	603b      	str	r3, [r7, #0]
	if (from_len <= to_len) {
 8006f92:	683a      	ldr	r2, [r7, #0]
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d806      	bhi.n	8006fa8 <_copy+0x24>
		(void)memcpy(to, from, from_len);
 8006f9a:	683a      	ldr	r2, [r7, #0]
 8006f9c:	6879      	ldr	r1, [r7, #4]
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 f864 	bl	800706c <memcpy>
		return from_len;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	e000      	b.n	8006faa <_copy+0x26>
	} else {
		return TC_CRYPTO_FAIL;
 8006fa8:	2300      	movs	r3, #0
	}
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3710      	adds	r7, #16
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b084      	sub	sp, #16
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	60f8      	str	r0, [r7, #12]
 8006fba:	460b      	mov	r3, r1
 8006fbc:	607a      	str	r2, [r7, #4]
 8006fbe:	72fb      	strb	r3, [r7, #11]
	(void)memset(to, val, len);
 8006fc0:	7afb      	ldrb	r3, [r7, #11]
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f000 f823 	bl	8007012 <memset>
}
 8006fcc:	bf00      	nop
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <_double_byte>:

/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	4603      	mov	r3, r0
 8006fdc:	71fb      	strb	r3, [r7, #7]
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 8006fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	b25a      	sxtb	r2, r3
 8006fe6:	79fb      	ldrb	r3, [r7, #7]
 8006fe8:	09db      	lsrs	r3, r3, #7
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	b25b      	sxtb	r3, r3
 8006fee:	4619      	mov	r1, r3
 8006ff0:	0049      	lsls	r1, r1, #1
 8006ff2:	440b      	add	r3, r1
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	00c8      	lsls	r0, r1, #3
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	440b      	add	r3, r1
 8006ffe:	b25b      	sxtb	r3, r3
 8007000:	4053      	eors	r3, r2
 8007002:	b25b      	sxtb	r3, r3
 8007004:	b2db      	uxtb	r3, r3
}
 8007006:	4618      	mov	r0, r3
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <memset>:
 8007012:	4402      	add	r2, r0
 8007014:	4603      	mov	r3, r0
 8007016:	4293      	cmp	r3, r2
 8007018:	d100      	bne.n	800701c <memset+0xa>
 800701a:	4770      	bx	lr
 800701c:	f803 1b01 	strb.w	r1, [r3], #1
 8007020:	e7f9      	b.n	8007016 <memset+0x4>
	...

08007024 <__libc_init_array>:
 8007024:	b570      	push	{r4, r5, r6, lr}
 8007026:	4d0d      	ldr	r5, [pc, #52]	@ (800705c <__libc_init_array+0x38>)
 8007028:	4c0d      	ldr	r4, [pc, #52]	@ (8007060 <__libc_init_array+0x3c>)
 800702a:	1b64      	subs	r4, r4, r5
 800702c:	10a4      	asrs	r4, r4, #2
 800702e:	2600      	movs	r6, #0
 8007030:	42a6      	cmp	r6, r4
 8007032:	d109      	bne.n	8007048 <__libc_init_array+0x24>
 8007034:	4d0b      	ldr	r5, [pc, #44]	@ (8007064 <__libc_init_array+0x40>)
 8007036:	4c0c      	ldr	r4, [pc, #48]	@ (8007068 <__libc_init_array+0x44>)
 8007038:	f000 f826 	bl	8007088 <_init>
 800703c:	1b64      	subs	r4, r4, r5
 800703e:	10a4      	asrs	r4, r4, #2
 8007040:	2600      	movs	r6, #0
 8007042:	42a6      	cmp	r6, r4
 8007044:	d105      	bne.n	8007052 <__libc_init_array+0x2e>
 8007046:	bd70      	pop	{r4, r5, r6, pc}
 8007048:	f855 3b04 	ldr.w	r3, [r5], #4
 800704c:	4798      	blx	r3
 800704e:	3601      	adds	r6, #1
 8007050:	e7ee      	b.n	8007030 <__libc_init_array+0xc>
 8007052:	f855 3b04 	ldr.w	r3, [r5], #4
 8007056:	4798      	blx	r3
 8007058:	3601      	adds	r6, #1
 800705a:	e7f2      	b.n	8007042 <__libc_init_array+0x1e>
 800705c:	08007e1c 	.word	0x08007e1c
 8007060:	08007e1c 	.word	0x08007e1c
 8007064:	08007e1c 	.word	0x08007e1c
 8007068:	08007e20 	.word	0x08007e20

0800706c <memcpy>:
 800706c:	440a      	add	r2, r1
 800706e:	4291      	cmp	r1, r2
 8007070:	f100 33ff 	add.w	r3, r0, #4294967295
 8007074:	d100      	bne.n	8007078 <memcpy+0xc>
 8007076:	4770      	bx	lr
 8007078:	b510      	push	{r4, lr}
 800707a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800707e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007082:	4291      	cmp	r1, r2
 8007084:	d1f9      	bne.n	800707a <memcpy+0xe>
 8007086:	bd10      	pop	{r4, pc}

08007088 <_init>:
 8007088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800708a:	bf00      	nop
 800708c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800708e:	bc08      	pop	{r3}
 8007090:	469e      	mov	lr, r3
 8007092:	4770      	bx	lr

08007094 <_fini>:
 8007094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007096:	bf00      	nop
 8007098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800709a:	bc08      	pop	{r3}
 800709c:	469e      	mov	lr, r3
 800709e:	4770      	bx	lr
