
DHT11_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cac  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08006dc0  08006dc0  00007dc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007240  08007240  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007240  08007240  00008240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007248  08007248  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007248  08007248  00008248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800724c  0800724c  0000824c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007250  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  200001d4  08007424  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000400  08007424  00009400  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007dc2  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bbd  00000000  00000000  00010fbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  00012b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005bc  00000000  00000000  00013330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001803b  00000000  00000000  000138ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a49c  00000000  00000000  0002b927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083d30  00000000  00000000  00035dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b9af3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031c0  00000000  00000000  000b9b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000bccf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006da4 	.word	0x08006da4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006da4 	.word	0x08006da4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <DHT11_start>:



// Envio una se√±al al sensor.
void DHT11_start (void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0

	Output_Pin(DHT11_GPIO_Port, DHT11_Pin);   // configura salida
 8000bd8:	2101      	movs	r1, #1
 8000bda:	480e      	ldr	r0, [pc, #56]	@ (8000c14 <DHT11_start+0x40>)
 8000bdc:	f000 f8fe 	bl	8000ddc <Output_Pin>
	HAL_GPIO_WritePin (DHT11_GPIO_Port, DHT11_Pin, 1);   // SACA 1
 8000be0:	2201      	movs	r2, #1
 8000be2:	2101      	movs	r1, #1
 8000be4:	480b      	ldr	r0, [pc, #44]	@ (8000c14 <DHT11_start+0x40>)
 8000be6:	f000 ff8a 	bl	8001afe <HAL_GPIO_WritePin>
	  HAL_Delay(50);
 8000bea:	2032      	movs	r0, #50	@ 0x32
 8000bec:	f000 fce4 	bl	80015b8 <HAL_Delay>

    HAL_GPIO_WritePin (DHT11_GPIO_Port, DHT11_Pin, 0);   // saca un 0
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	4807      	ldr	r0, [pc, #28]	@ (8000c14 <DHT11_start+0x40>)
 8000bf6:	f000 ff82 	bl	8001afe <HAL_GPIO_WritePin>
    HAL_Delay(18); //saca cero por 18ms
 8000bfa:	2012      	movs	r0, #18
 8000bfc:	f000 fcdc 	bl	80015b8 <HAL_Delay>
    	Input_Pin(DHT11_GPIO_Port, DHT11_Pin);  // Configura como entrada
 8000c00:	2101      	movs	r1, #1
 8000c02:	4804      	ldr	r0, [pc, #16]	@ (8000c14 <DHT11_start+0x40>)
 8000c04:	f000 f93b 	bl	8000e7e <Input_Pin>
    	delay_us(40);
 8000c08:	2028      	movs	r0, #40	@ 0x28
 8000c0a:	f000 f8cb 	bl	8000da4 <delay_us_dwt>

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40010800 	.word	0x40010800

08000c18 <DHT11_ok>:

uint8_t DHT11_ok()
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0

	 DHT11_start();
 8000c1c:	f7ff ffda 	bl	8000bd4 <DHT11_start>
	 waitforhigh(DHT11_GPIO_Port, DHT11_Pin, 100);//espra por alto o que pasen 100us
 8000c20:	2264      	movs	r2, #100	@ 0x64
 8000c22:	2101      	movs	r1, #1
 8000c24:	4807      	ldr	r0, [pc, #28]	@ (8000c44 <DHT11_ok+0x2c>)
 8000c26:	f000 f971 	bl	8000f0c <waitforhigh>
	 //espra que el sensor ponga un cero por 100 us sino retorna cero
	 if (waitforlow(DHT11_GPIO_Port, DHT11_Pin, 100)) return(1);
 8000c2a:	2264      	movs	r2, #100	@ 0x64
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	4805      	ldr	r0, [pc, #20]	@ (8000c44 <DHT11_ok+0x2c>)
 8000c30:	f000 f994 	bl	8000f5c <waitforlow>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <DHT11_ok+0x26>
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e000      	b.n	8000c40 <DHT11_ok+0x28>
	 else return(0);
 8000c3e:	2300      	movs	r3, #0

}
 8000c40:	4618      	mov	r0, r3
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40010800 	.word	0x40010800

08000c48 <DHT11_Read>:


void  DHT11_Read()
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 	unsigned int i=0,datar=0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	2300      	movs	r3, #0
 8000c54:	603b      	str	r3, [r7, #0]


	 DHT11_TEMP=0;DHT11_HUM=0;DHT11_CHKSM=0;
 8000c56:	4b3e      	ldr	r3, [pc, #248]	@ (8000d50 <DHT11_Read+0x108>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d54 <DHT11_Read+0x10c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	4b3d      	ldr	r3, [pc, #244]	@ (8000d58 <DHT11_Read+0x110>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	701a      	strb	r2, [r3, #0]

	 Input_Pin(DHT11_GPIO_Port, DHT11_Pin);  // Configura como entrada
 8000c68:	2101      	movs	r1, #1
 8000c6a:	483c      	ldr	r0, [pc, #240]	@ (8000d5c <DHT11_Read+0x114>)
 8000c6c:	f000 f907 	bl	8000e7e <Input_Pin>

	 for(i=0;i<40;i++)
 8000c70:	2300      	movs	r3, #0
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	e057      	b.n	8000d26 <DHT11_Read+0xde>
	  {
	  waitforhigh(DHT11_GPIO_Port, DHT11_Pin, 100);
 8000c76:	2264      	movs	r2, #100	@ 0x64
 8000c78:	2101      	movs	r1, #1
 8000c7a:	4838      	ldr	r0, [pc, #224]	@ (8000d5c <DHT11_Read+0x114>)
 8000c7c:	f000 f946 	bl	8000f0c <waitforhigh>
	  delay_us(40);
 8000c80:	2028      	movs	r0, #40	@ 0x28
 8000c82:	f000 f88f 	bl	8000da4 <delay_us_dwt>
	  if(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)==0)datar=0;
 8000c86:	2101      	movs	r1, #1
 8000c88:	4834      	ldr	r0, [pc, #208]	@ (8000d5c <DHT11_Read+0x114>)
 8000c8a:	f000 ff21 	bl	8001ad0 <HAL_GPIO_ReadPin>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d102      	bne.n	8000c9a <DHT11_Read+0x52>
 8000c94:	2300      	movs	r3, #0
 8000c96:	603b      	str	r3, [r7, #0]
 8000c98:	e006      	b.n	8000ca8 <DHT11_Read+0x60>
	  else{datar=1;waitforlow(DHT11_GPIO_Port, DHT11_Pin, 100);}
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	603b      	str	r3, [r7, #0]
 8000c9e:	2264      	movs	r2, #100	@ 0x64
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	482e      	ldr	r0, [pc, #184]	@ (8000d5c <DHT11_Read+0x114>)
 8000ca4:	f000 f95a 	bl	8000f5c <waitforlow>
	  if(i<16){ DHT11_HUM|=datar; if(i<15){DHT11_HUM<<=1;}}
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2b0f      	cmp	r3, #15
 8000cac:	d80d      	bhi.n	8000cca <DHT11_Read+0x82>
 8000cae:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <DHT11_Read+0x10c>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	4a27      	ldr	r2, [pc, #156]	@ (8000d54 <DHT11_Read+0x10c>)
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b0e      	cmp	r3, #14
 8000cbe:	d804      	bhi.n	8000cca <DHT11_Read+0x82>
 8000cc0:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <DHT11_Read+0x10c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	005b      	lsls	r3, r3, #1
 8000cc6:	4a23      	ldr	r2, [pc, #140]	@ (8000d54 <DHT11_Read+0x10c>)
 8000cc8:	6013      	str	r3, [r2, #0]
	  if(i>=16 && i<32){DHT11_TEMP|=datar; if(i<31)DHT11_TEMP<<=1;}
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2b0f      	cmp	r3, #15
 8000cce:	d910      	bls.n	8000cf2 <DHT11_Read+0xaa>
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b1f      	cmp	r3, #31
 8000cd4:	d80d      	bhi.n	8000cf2 <DHT11_Read+0xaa>
 8000cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d50 <DHT11_Read+0x108>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	4a1c      	ldr	r2, [pc, #112]	@ (8000d50 <DHT11_Read+0x108>)
 8000ce0:	6013      	str	r3, [r2, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2b1e      	cmp	r3, #30
 8000ce6:	d804      	bhi.n	8000cf2 <DHT11_Read+0xaa>
 8000ce8:	4b19      	ldr	r3, [pc, #100]	@ (8000d50 <DHT11_Read+0x108>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	005b      	lsls	r3, r3, #1
 8000cee:	4a18      	ldr	r2, [pc, #96]	@ (8000d50 <DHT11_Read+0x108>)
 8000cf0:	6013      	str	r3, [r2, #0]
	  if(i>=32&& i<40){DHT11_CHKSM|=datar; if(i<39)DHT11_CHKSM<<=1;}
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b1f      	cmp	r3, #31
 8000cf6:	d913      	bls.n	8000d20 <DHT11_Read+0xd8>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b27      	cmp	r3, #39	@ 0x27
 8000cfc:	d810      	bhi.n	8000d20 <DHT11_Read+0xd8>
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <DHT11_Read+0x110>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <DHT11_Read+0x110>)
 8000d0c:	701a      	strb	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2b26      	cmp	r3, #38	@ 0x26
 8000d12:	d805      	bhi.n	8000d20 <DHT11_Read+0xd8>
 8000d14:	4b10      	ldr	r3, [pc, #64]	@ (8000d58 <DHT11_Read+0x110>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	b2da      	uxtb	r2, r3
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <DHT11_Read+0x110>)
 8000d1e:	701a      	strb	r2, [r3, #0]
	 for(i=0;i<40;i++)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3301      	adds	r3, #1
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2b27      	cmp	r3, #39	@ 0x27
 8000d2a:	d9a4      	bls.n	8000c76 <DHT11_Read+0x2e>
	  }

	   DHT11_TEMP=DHT11_TEMP>>8;
 8000d2c:	4b08      	ldr	r3, [pc, #32]	@ (8000d50 <DHT11_Read+0x108>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <DHT11_Read+0x108>)
 8000d34:	6013      	str	r3, [r2, #0]
	    DHT11_HUM=DHT11_HUM>>8;
 8000d36:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <DHT11_Read+0x10c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	0a1b      	lsrs	r3, r3, #8
 8000d3c:	4a05      	ldr	r2, [pc, #20]	@ (8000d54 <DHT11_Read+0x10c>)
 8000d3e:	6013      	str	r3, [r2, #0]
	    HAL_Delay(1);
 8000d40:	2001      	movs	r0, #1
 8000d42:	f000 fc39 	bl	80015b8 <HAL_Delay>

}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	200002a4 	.word	0x200002a4
 8000d54:	200002a8 	.word	0x200002a8
 8000d58:	200001f0 	.word	0x200001f0
 8000d5c:	40010800 	.word	0x40010800

08000d60 <delay_us_dwt_init>:


#if __CORTEX_M !=0

void delay_us_dwt_init()
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000d64:	4b0b      	ldr	r3, [pc, #44]	@ (8000d94 <delay_us_dwt_init+0x34>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	4a0a      	ldr	r2, [pc, #40]	@ (8000d94 <delay_us_dwt_init+0x34>)
 8000d6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d6e:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000d70:	4b09      	ldr	r3, [pc, #36]	@ (8000d98 <delay_us_dwt_init+0x38>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a08      	ldr	r2, [pc, #32]	@ (8000d98 <delay_us_dwt_init+0x38>)
 8000d76:	f043 0301 	orr.w	r3, r3, #1
 8000d7a:	6013      	str	r3, [r2, #0]
    pasos=( HAL_RCC_GetHCLKFreq()/1000000);//le el cristal pasa a us
 8000d7c:	f001 fa98 	bl	80022b0 <HAL_RCC_GetHCLKFreq>
 8000d80:	4603      	mov	r3, r0
 8000d82:	4a06      	ldr	r2, [pc, #24]	@ (8000d9c <delay_us_dwt_init+0x3c>)
 8000d84:	fba2 2303 	umull	r2, r3, r2, r3
 8000d88:	0c9b      	lsrs	r3, r3, #18
 8000d8a:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <delay_us_dwt_init+0x40>)
 8000d8c:	6013      	str	r3, [r2, #0]

}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	e000edf0 	.word	0xe000edf0
 8000d98:	e0001000 	.word	0xe0001000
 8000d9c:	431bde83 	.word	0x431bde83
 8000da0:	200001f4 	.word	0x200001f4

08000da4 <delay_us_dwt>:

//retardo por debbuger
void delay_us_dwt(uint32_t reta)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]

DWT->CYCCNT=0;
 8000dac:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <delay_us_dwt+0x30>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	605a      	str	r2, [r3, #4]
while( DWT->CYCCNT<=pasos*reta);//multiplica por us
 8000db2:	bf00      	nop
 8000db4:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <delay_us_dwt+0x30>)
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	4b07      	ldr	r3, [pc, #28]	@ (8000dd8 <delay_us_dwt+0x34>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	6879      	ldr	r1, [r7, #4]
 8000dbe:	fb01 f303 	mul.w	r3, r1, r3
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d9f6      	bls.n	8000db4 <delay_us_dwt+0x10>
}
 8000dc6:	bf00      	nop
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bc80      	pop	{r7}
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e0001000 	.word	0xe0001000
 8000dd8:	200001f4 	.word	0x200001f4

08000ddc <Output_Pin>:
//forma m√°s rapida



void Output_Pin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
		{
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	460b      	mov	r3, r1
 8000de6:	807b      	strh	r3, [r7, #2]

			uint8_t i;


			for (i = 0x00; i < 0x10; i++)
 8000de8:	2300      	movs	r3, #0
 8000dea:	73fb      	strb	r3, [r7, #15]
 8000dec:	e03e      	b.n	8000e6c <Output_Pin+0x90>
				{
					if (GPIO_Pin & (1 << i))
 8000dee:	887a      	ldrh	r2, [r7, #2]
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	fa42 f303 	asr.w	r3, r2, r3
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d033      	beq.n	8000e66 <Output_Pin+0x8a>

			#ifdef STM32F1  //so es la blue pill
		     uint8_t i1;

						                                         //  borra los 4 bits      //coloca en 0001
						if (i<8)
 8000dfe:	7bfb      	ldrb	r3, [r7, #15]
 8000e00:	2b07      	cmp	r3, #7
 8000e02:	d815      	bhi.n	8000e30 <Output_Pin+0x54>
						{

    						  GPIOx->CRL &= ~(0b1111 << (4 * i)); // Borra los 4 bit de MODE y del CNF (SALIDA PUSH PULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	7bfa      	ldrb	r2, [r7, #15]
 8000e0a:	0092      	lsls	r2, r2, #2
 8000e0c:	210f      	movs	r1, #15
 8000e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e12:	43d2      	mvns	r2, r2
 8000e14:	401a      	ands	r2, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	601a      	str	r2, [r3, #0]
	    		     		   GPIOx->CRL |=  GPIO_SPEED_FREQ_MEDIUM  << (4 *i); // Selecciona la velocidad de salida, puede cambiarse si se desea
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	2101      	movs	r1, #1
 8000e24:	fa01 f303 	lsl.w	r3, r1, r3
 8000e28:	431a      	orrs	r2, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	601a      	str	r2, [r3, #0]
									GPIOx->CRL &= ~(0b1111 << (4 * (i1-8))); // Borra los 4 bit de MODE y del CNF (SALIDA PUSH PULL)
									GPIOx->CRL |=  GPIO_SPEED_FREQ_MEDIUM  << (4 * (i1-8)); // Selecciona la velocidad de salida, puede cambiarse si se desea

								}//else

						break;
 8000e2e:	e021      	b.n	8000e74 <Output_Pin+0x98>
									i1=i-8; //despalza 8 unidades
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	3b08      	subs	r3, #8
 8000e34:	73bb      	strb	r3, [r7, #14]
									GPIOx->CRL &= ~(0b1111 << (4 * (i1-8))); // Borra los 4 bit de MODE y del CNF (SALIDA PUSH PULL)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	7bba      	ldrb	r2, [r7, #14]
 8000e3c:	3a08      	subs	r2, #8
 8000e3e:	0092      	lsls	r2, r2, #2
 8000e40:	210f      	movs	r1, #15
 8000e42:	fa01 f202 	lsl.w	r2, r1, r2
 8000e46:	43d2      	mvns	r2, r2
 8000e48:	401a      	ands	r2, r3
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	601a      	str	r2, [r3, #0]
									GPIOx->CRL |=  GPIO_SPEED_FREQ_MEDIUM  << (4 * (i1-8)); // Selecciona la velocidad de salida, puede cambiarse si se desea
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	7bbb      	ldrb	r3, [r7, #14]
 8000e54:	3b08      	subs	r3, #8
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	2101      	movs	r1, #1
 8000e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5e:	431a      	orrs	r2, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	601a      	str	r2, [r3, #0]
						break;
 8000e64:	e006      	b.n	8000e74 <Output_Pin+0x98>
			for (i = 0x00; i < 0x10; i++)
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	73fb      	strb	r3, [r7, #15]
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
 8000e6e:	2b0f      	cmp	r3, #15
 8000e70:	d9bd      	bls.n	8000dee <Output_Pin+0x12>

			#endif
					}//if 1<<i

		    }//for
		}
 8000e72:	bf00      	nop
 8000e74:	bf00      	nop
 8000e76:	3714      	adds	r7, #20
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr

08000e7e <Input_Pin>:

void Input_Pin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
		{
 8000e7e:	b480      	push	{r7}
 8000e80:	b085      	sub	sp, #20
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
 8000e86:	460b      	mov	r3, r1
 8000e88:	807b      	strh	r3, [r7, #2]
			uint8_t i;

				for (i = 0x00; i < 0x10; i++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	73fb      	strb	r3, [r7, #15]
 8000e8e:	e034      	b.n	8000efa <Input_Pin+0x7c>
				{
					//si es 1
					if (GPIO_Pin & (1 << i))
 8000e90:	887a      	ldrh	r2, [r7, #2]
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	fa42 f303 	asr.w	r3, r2, r3
 8000e98:	f003 0301 	and.w	r3, r3, #1
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d029      	beq.n	8000ef4 <Input_Pin+0x76>
					{

			#ifdef STM32F1  //la blue
						uint8_t i1;
																						//  borra los 4 bits      //coloca en 0100
		  if (i<8) GPIOx->CRL = (GPIOx->CRL & ~(0b1111 << (4*i))) | ( 0b0100 << (4*i)) ;   //STM32F10X
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
 8000ea2:	2b07      	cmp	r3, #7
 8000ea4:	d811      	bhi.n	8000eca <Input_Pin+0x4c>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	7bfa      	ldrb	r2, [r7, #15]
 8000eac:	0092      	lsls	r2, r2, #2
 8000eae:	210f      	movs	r1, #15
 8000eb0:	fa01 f202 	lsl.w	r2, r1, r2
 8000eb4:	43d2      	mvns	r2, r2
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	7bfa      	ldrb	r2, [r7, #15]
 8000eba:	0092      	lsls	r2, r2, #2
 8000ebc:	2104      	movs	r1, #4
 8000ebe:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec2:	431a      	orrs	r2, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	601a      	str	r2, [r3, #0]
						{
		          i1=i-8; //despalza 8 unidades
																							//  borra los 4 bits      //coloca en 0100
				GPIOx->CRH = (GPIOx->CRH & ~(0b1111 << (4*i1))) | ( 0b0100 << (4*i1)); //STM32F10X
						}//else
		               break;
 8000ec8:	e01b      	b.n	8000f02 <Input_Pin+0x84>
		          i1=i-8; //despalza 8 unidades
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
 8000ecc:	3b08      	subs	r3, #8
 8000ece:	73bb      	strb	r3, [r7, #14]
				GPIOx->CRH = (GPIOx->CRH & ~(0b1111 << (4*i1))) | ( 0b0100 << (4*i1)); //STM32F10X
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	7bba      	ldrb	r2, [r7, #14]
 8000ed6:	0092      	lsls	r2, r2, #2
 8000ed8:	210f      	movs	r1, #15
 8000eda:	fa01 f202 	lsl.w	r2, r1, r2
 8000ede:	43d2      	mvns	r2, r2
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	7bba      	ldrb	r2, [r7, #14]
 8000ee4:	0092      	lsls	r2, r2, #2
 8000ee6:	2104      	movs	r1, #4
 8000ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8000eec:	431a      	orrs	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	605a      	str	r2, [r3, #4]
		               break;
 8000ef2:	e006      	b.n	8000f02 <Input_Pin+0x84>
				for (i = 0x00; i < 0x10; i++)
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	73fb      	strb	r3, [r7, #15]
 8000efa:	7bfb      	ldrb	r3, [r7, #15]
 8000efc:	2b0f      	cmp	r3, #15
 8000efe:	d9c7      	bls.n	8000e90 <Input_Pin+0x12>
				#endif


					}//if 1<<i
				}//for
			}
 8000f00:	bf00      	nop
 8000f02:	bf00      	nop
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr

08000f0c <waitforhigh>:
#endif


#if __CORTEX_M !=0
uint8_t waitforhigh(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,uint32_t tiem)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	460b      	mov	r3, r1
 8000f16:	607a      	str	r2, [r7, #4]
 8000f18:	817b      	strh	r3, [r7, #10]
	DWT->CYCCNT=0;// Resetea el timer
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <waitforhigh+0x48>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	605a      	str	r2, [r3, #4]

	//espera respuesta del sensor por 100us
			while (!HAL_GPIO_ReadPin (GPIOx, GPIO_Pin))
 8000f20:	e00a      	b.n	8000f38 <waitforhigh+0x2c>
			{
			if (DWT->CYCCNT>=pasos*tiem) return(0);
 8000f22:	4b0c      	ldr	r3, [pc, #48]	@ (8000f54 <waitforhigh+0x48>)
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <waitforhigh+0x4c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	6879      	ldr	r1, [r7, #4]
 8000f2c:	fb01 f303 	mul.w	r3, r1, r3
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d301      	bcc.n	8000f38 <waitforhigh+0x2c>
 8000f34:	2300      	movs	r3, #0
 8000f36:	e008      	b.n	8000f4a <waitforhigh+0x3e>
			while (!HAL_GPIO_ReadPin (GPIOx, GPIO_Pin))
 8000f38:	897b      	ldrh	r3, [r7, #10]
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	68f8      	ldr	r0, [r7, #12]
 8000f3e:	f000 fdc7 	bl	8001ad0 <HAL_GPIO_ReadPin>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0ec      	beq.n	8000f22 <waitforhigh+0x16>

			}
	    return (1);
 8000f48:	2301      	movs	r3, #1


}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	e0001000 	.word	0xe0001000
 8000f58:	200001f4 	.word	0x200001f4

08000f5c <waitforlow>:


uint8_t waitforlow(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,uint32_t tiem)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	460b      	mov	r3, r1
 8000f66:	607a      	str	r2, [r7, #4]
 8000f68:	817b      	strh	r3, [r7, #10]
	DWT->CYCCNT=0;// Resetea el timer
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <waitforlow+0x48>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	605a      	str	r2, [r3, #4]

	//espera respuesta del sensor por 100us
			while (HAL_GPIO_ReadPin (GPIOx, GPIO_Pin))
 8000f70:	e00a      	b.n	8000f88 <waitforlow+0x2c>
			{
				if (DWT->CYCCNT>=pasos*tiem) return(0);
 8000f72:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa4 <waitforlow+0x48>)
 8000f74:	685a      	ldr	r2, [r3, #4]
 8000f76:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <waitforlow+0x4c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	6879      	ldr	r1, [r7, #4]
 8000f7c:	fb01 f303 	mul.w	r3, r1, r3
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d301      	bcc.n	8000f88 <waitforlow+0x2c>
 8000f84:	2300      	movs	r3, #0
 8000f86:	e008      	b.n	8000f9a <waitforlow+0x3e>
			while (HAL_GPIO_ReadPin (GPIOx, GPIO_Pin))
 8000f88:	897b      	ldrh	r3, [r7, #10]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	68f8      	ldr	r0, [r7, #12]
 8000f8e:	f000 fd9f 	bl	8001ad0 <HAL_GPIO_ReadPin>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1ec      	bne.n	8000f72 <waitforlow+0x16>

			}
	    return (1);
 8000f98:	2301      	movs	r3, #1


}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	e0001000 	.word	0xe0001000
 8000fa8:	200001f4 	.word	0x200001f4

08000fac <uartx_write>:
#include "uart.h"
#include "stdio.h"
#include "string.h"

void uartx_write(UART_HandleTypeDef *huart,uint8_t ch)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	70fb      	strb	r3, [r7, #3]
HAL_UART_Transmit(huart, &ch, 1, 0xffff);
 8000fb8:	1cf9      	adds	r1, r7, #3
 8000fba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f001 fa15 	bl	80023f0 <HAL_UART_Transmit>

}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <uartx_write_text>:

void uartx_write_text(UART_HandleTypeDef *huart, uint8_t *info)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	6039      	str	r1, [r7, #0]

while(*info)  uartx_write(huart,*info++);
 8000fd8:	e007      	b.n	8000fea <uartx_write_text+0x1c>
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	1c5a      	adds	r2, r3, #1
 8000fde:	603a      	str	r2, [r7, #0]
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ffe1 	bl	8000fac <uartx_write>
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1f3      	bne.n	8000fda <uartx_write_text+0xc>

}
 8000ff2:	bf00      	nop
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001000:	f000 fa78 	bl	80014f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001004:	f000 f830 	bl	8001068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001008:	f000 f898 	bl	800113c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800100c:	f000 f86c 	bl	80010e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  delay_us_dwt_init();
 8001010:	f7ff fea6 	bl	8000d60 <delay_us_dwt_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  if( DHT11_ok()==1)
 8001014:	f7ff fe00 	bl	8000c18 <DHT11_ok>
 8001018:	4603      	mov	r3, r0
 800101a:	2b01      	cmp	r3, #1
 800101c:	d10e      	bne.n	800103c <main+0x40>
	 	  		 {
	 	  		 DHT11_Read();
 800101e:	f7ff fe13 	bl	8000c48 <DHT11_Read>
	 	  		 sprintf(txt,"Tempt=%u    Hum=%u\r\n",(unsigned int)DHT11_TEMP,(unsigned int)DHT11_HUM);
 8001022:	4b0b      	ldr	r3, [pc, #44]	@ (8001050 <main+0x54>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	4b0b      	ldr	r3, [pc, #44]	@ (8001054 <main+0x58>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	490b      	ldr	r1, [pc, #44]	@ (8001058 <main+0x5c>)
 800102c:	480b      	ldr	r0, [pc, #44]	@ (800105c <main+0x60>)
 800102e:	f002 fa8d 	bl	800354c <siprintf>
	 	  		 uartx_write_text(&huart1, txt);
 8001032:	490a      	ldr	r1, [pc, #40]	@ (800105c <main+0x60>)
 8001034:	480a      	ldr	r0, [pc, #40]	@ (8001060 <main+0x64>)
 8001036:	f7ff ffca 	bl	8000fce <uartx_write_text>
 800103a:	e003      	b.n	8001044 <main+0x48>
	 	  		 }
	 	      	 else uartx_write_text(&huart1, "DHTPbad\r\n");
 800103c:	4909      	ldr	r1, [pc, #36]	@ (8001064 <main+0x68>)
 800103e:	4808      	ldr	r0, [pc, #32]	@ (8001060 <main+0x64>)
 8001040:	f7ff ffc5 	bl	8000fce <uartx_write_text>
	  HAL_Delay(1000);
 8001044:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001048:	f000 fab6 	bl	80015b8 <HAL_Delay>
	  if( DHT11_ok()==1)
 800104c:	e7e2      	b.n	8001014 <main+0x18>
 800104e:	bf00      	nop
 8001050:	200002a4 	.word	0x200002a4
 8001054:	200002a8 	.word	0x200002a8
 8001058:	08006dc0 	.word	0x08006dc0
 800105c:	20000240 	.word	0x20000240
 8001060:	200001f8 	.word	0x200001f8
 8001064:	08006dd8 	.word	0x08006dd8

08001068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b090      	sub	sp, #64	@ 0x40
 800106c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106e:	f107 0318 	add.w	r3, r7, #24
 8001072:	2228      	movs	r2, #40	@ 0x28
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f002 facb 	bl	8003612 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	60da      	str	r2, [r3, #12]
 8001088:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108a:	2302      	movs	r3, #2
 800108c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108e:	2301      	movs	r3, #1
 8001090:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001092:	2310      	movs	r3, #16
 8001094:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001096:	2302      	movs	r3, #2
 8001098:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800109a:	2300      	movs	r3, #0
 800109c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800109e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80010a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a4:	f107 0318 	add.w	r3, r7, #24
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 fd41 	bl	8001b30 <HAL_RCC_OscConfig>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80010b4:	f000 f880 	bl	80011b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b8:	230f      	movs	r3, #15
 80010ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010bc:	2302      	movs	r3, #2
 80010be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010c4:	2300      	movs	r3, #0
 80010c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2100      	movs	r1, #0
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 ffaf 	bl	8002034 <HAL_RCC_ClockConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80010dc:	f000 f86c 	bl	80011b8 <Error_Handler>
  }
}
 80010e0:	bf00      	nop
 80010e2:	3740      	adds	r7, #64	@ 0x40
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010ec:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010ee:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <MX_USART1_UART_Init+0x50>)
 80010f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80010f2:	4b10      	ldr	r3, [pc, #64]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010f4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80010f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001102:	2200      	movs	r2, #0
 8001104:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001106:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800110c:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 800110e:	220c      	movs	r2, #12
 8001110:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001118:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800111e:	4805      	ldr	r0, [pc, #20]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001120:	f001 f916 	bl	8002350 <HAL_UART_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800112a:	f000 f845 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200001f8 	.word	0x200001f8
 8001138:	40013800 	.word	0x40013800

0800113c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001150:	4b17      	ldr	r3, [pc, #92]	@ (80011b0 <MX_GPIO_Init+0x74>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a16      	ldr	r2, [pc, #88]	@ (80011b0 <MX_GPIO_Init+0x74>)
 8001156:	f043 0320 	orr.w	r3, r3, #32
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b14      	ldr	r3, [pc, #80]	@ (80011b0 <MX_GPIO_Init+0x74>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0320 	and.w	r3, r3, #32
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001168:	4b11      	ldr	r3, [pc, #68]	@ (80011b0 <MX_GPIO_Init+0x74>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a10      	ldr	r2, [pc, #64]	@ (80011b0 <MX_GPIO_Init+0x74>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b0e      	ldr	r3, [pc, #56]	@ (80011b0 <MX_GPIO_Init+0x74>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0304 	and.w	r3, r3, #4
 800117c:	603b      	str	r3, [r7, #0]
 800117e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	2101      	movs	r1, #1
 8001184:	480b      	ldr	r0, [pc, #44]	@ (80011b4 <MX_GPIO_Init+0x78>)
 8001186:	f000 fcba 	bl	8001afe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 800118a:	2301      	movs	r3, #1
 800118c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118e:	2301      	movs	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	2302      	movs	r3, #2
 8001198:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 800119a:	f107 0308 	add.w	r3, r7, #8
 800119e:	4619      	mov	r1, r3
 80011a0:	4804      	ldr	r0, [pc, #16]	@ (80011b4 <MX_GPIO_Init+0x78>)
 80011a2:	f000 fb11 	bl	80017c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011a6:	bf00      	nop
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40010800 	.word	0x40010800

080011b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
}
 80011be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <Error_Handler+0x8>

080011c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ca:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <HAL_MspInit+0x5c>)
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	4a14      	ldr	r2, [pc, #80]	@ (8001220 <HAL_MspInit+0x5c>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6193      	str	r3, [r2, #24]
 80011d6:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <HAL_MspInit+0x5c>)
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <HAL_MspInit+0x5c>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001220 <HAL_MspInit+0x5c>)
 80011e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ec:	61d3      	str	r3, [r2, #28]
 80011ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <HAL_MspInit+0x5c>)
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001224 <HAL_MspInit+0x60>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	4a04      	ldr	r2, [pc, #16]	@ (8001224 <HAL_MspInit+0x60>)
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001216:	bf00      	nop
 8001218:	3714      	adds	r7, #20
 800121a:	46bd      	mov	sp, r7
 800121c:	bc80      	pop	{r7}
 800121e:	4770      	bx	lr
 8001220:	40021000 	.word	0x40021000
 8001224:	40010000 	.word	0x40010000

08001228 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0310 	add.w	r3, r7, #16
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a1c      	ldr	r2, [pc, #112]	@ (80012b4 <HAL_UART_MspInit+0x8c>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d131      	bne.n	80012ac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001248:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <HAL_UART_MspInit+0x90>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	4a1a      	ldr	r2, [pc, #104]	@ (80012b8 <HAL_UART_MspInit+0x90>)
 800124e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001252:	6193      	str	r3, [r2, #24]
 8001254:	4b18      	ldr	r3, [pc, #96]	@ (80012b8 <HAL_UART_MspInit+0x90>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <HAL_UART_MspInit+0x90>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a14      	ldr	r2, [pc, #80]	@ (80012b8 <HAL_UART_MspInit+0x90>)
 8001266:	f043 0304 	orr.w	r3, r3, #4
 800126a:	6193      	str	r3, [r2, #24]
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <HAL_UART_MspInit+0x90>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	f003 0304 	and.w	r3, r3, #4
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001278:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800127c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127e:	2302      	movs	r3, #2
 8001280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001282:	2303      	movs	r3, #3
 8001284:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001286:	f107 0310 	add.w	r3, r7, #16
 800128a:	4619      	mov	r1, r3
 800128c:	480b      	ldr	r0, [pc, #44]	@ (80012bc <HAL_UART_MspInit+0x94>)
 800128e:	f000 fa9b 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001292:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001296:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	4619      	mov	r1, r3
 80012a6:	4805      	ldr	r0, [pc, #20]	@ (80012bc <HAL_UART_MspInit+0x94>)
 80012a8:	f000 fa8e 	bl	80017c8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80012ac:	bf00      	nop
 80012ae:	3720      	adds	r7, #32
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40013800 	.word	0x40013800
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40010800 	.word	0x40010800

080012c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <NMI_Handler+0x4>

080012c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <HardFault_Handler+0x4>

080012d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <MemManage_Handler+0x4>

080012d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <BusFault_Handler+0x4>

080012e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <UsageFault_Handler+0x4>

080012e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr

08001300 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr

0800130c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001310:	f000 f936 	bl	8001580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}

08001318 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return 1;
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <_kill>:

int _kill(int pid, int sig)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
 800132e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001330:	f002 f9c2 	bl	80036b8 <__errno>
 8001334:	4603      	mov	r3, r0
 8001336:	2216      	movs	r2, #22
 8001338:	601a      	str	r2, [r3, #0]
  return -1;
 800133a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <_exit>:

void _exit (int status)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800134e:	f04f 31ff 	mov.w	r1, #4294967295
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ffe7 	bl	8001326 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <_exit+0x12>

0800135c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
 800136c:	e00a      	b.n	8001384 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800136e:	f3af 8000 	nop.w
 8001372:	4601      	mov	r1, r0
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	1c5a      	adds	r2, r3, #1
 8001378:	60ba      	str	r2, [r7, #8]
 800137a:	b2ca      	uxtb	r2, r1
 800137c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	429a      	cmp	r2, r3
 800138a:	dbf0      	blt.n	800136e <_read+0x12>
  }

  return len;
 800138c:	687b      	ldr	r3, [r7, #4]
}
 800138e:	4618      	mov	r0, r3
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b086      	sub	sp, #24
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
 80013a6:	e009      	b.n	80013bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	1c5a      	adds	r2, r3, #1
 80013ac:	60ba      	str	r2, [r7, #8]
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	3301      	adds	r3, #1
 80013ba:	617b      	str	r3, [r7, #20]
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	dbf1      	blt.n	80013a8 <_write+0x12>
  }
  return len;
 80013c4:	687b      	ldr	r3, [r7, #4]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <_close>:

int _close(int file)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013f4:	605a      	str	r2, [r3, #4]
  return 0;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <_isatty>:

int _isatty(int file)
{
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr

08001416 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001416:	b480      	push	{r7}
 8001418:	b085      	sub	sp, #20
 800141a:	af00      	add	r7, sp, #0
 800141c:	60f8      	str	r0, [r7, #12]
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	bc80      	pop	{r7}
 800142c:	4770      	bx	lr
	...

08001430 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001438:	4a14      	ldr	r2, [pc, #80]	@ (800148c <_sbrk+0x5c>)
 800143a:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <_sbrk+0x60>)
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001444:	4b13      	ldr	r3, [pc, #76]	@ (8001494 <_sbrk+0x64>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d102      	bne.n	8001452 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <_sbrk+0x64>)
 800144e:	4a12      	ldr	r2, [pc, #72]	@ (8001498 <_sbrk+0x68>)
 8001450:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <_sbrk+0x64>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	429a      	cmp	r2, r3
 800145e:	d207      	bcs.n	8001470 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001460:	f002 f92a 	bl	80036b8 <__errno>
 8001464:	4603      	mov	r3, r0
 8001466:	220c      	movs	r2, #12
 8001468:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800146a:	f04f 33ff 	mov.w	r3, #4294967295
 800146e:	e009      	b.n	8001484 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001470:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <_sbrk+0x64>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001476:	4b07      	ldr	r3, [pc, #28]	@ (8001494 <_sbrk+0x64>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	4a05      	ldr	r2, [pc, #20]	@ (8001494 <_sbrk+0x64>)
 8001480:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001482:	68fb      	ldr	r3, [r7, #12]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20005000 	.word	0x20005000
 8001490:	00000400 	.word	0x00000400
 8001494:	200002ac 	.word	0x200002ac
 8001498:	20000400 	.word	0x20000400

0800149c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014a8:	f7ff fff8 	bl	800149c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014ac:	480b      	ldr	r0, [pc, #44]	@ (80014dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014ae:	490c      	ldr	r1, [pc, #48]	@ (80014e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014b0:	4a0c      	ldr	r2, [pc, #48]	@ (80014e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b4:	e002      	b.n	80014bc <LoopCopyDataInit>

080014b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ba:	3304      	adds	r3, #4

080014bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014c0:	d3f9      	bcc.n	80014b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014c2:	4a09      	ldr	r2, [pc, #36]	@ (80014e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014c4:	4c09      	ldr	r4, [pc, #36]	@ (80014ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c8:	e001      	b.n	80014ce <LoopFillZerobss>

080014ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014cc:	3204      	adds	r2, #4

080014ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014d0:	d3fb      	bcc.n	80014ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014d2:	f002 f8f7 	bl	80036c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014d6:	f7ff fd91 	bl	8000ffc <main>
  bx lr
 80014da:	4770      	bx	lr
  ldr r0, =_sdata
 80014dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014e0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80014e4:	08007250 	.word	0x08007250
  ldr r2, =_sbss
 80014e8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80014ec:	20000400 	.word	0x20000400

080014f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC1_2_IRQHandler>
	...

080014f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014f8:	4b08      	ldr	r3, [pc, #32]	@ (800151c <HAL_Init+0x28>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a07      	ldr	r2, [pc, #28]	@ (800151c <HAL_Init+0x28>)
 80014fe:	f043 0310 	orr.w	r3, r3, #16
 8001502:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001504:	2003      	movs	r0, #3
 8001506:	f000 f92b 	bl	8001760 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800150a:	200f      	movs	r0, #15
 800150c:	f000 f808 	bl	8001520 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001510:	f7ff fe58 	bl	80011c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40022000 	.word	0x40022000

08001520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001528:	4b12      	ldr	r3, [pc, #72]	@ (8001574 <HAL_InitTick+0x54>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <HAL_InitTick+0x58>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001536:	fbb3 f3f1 	udiv	r3, r3, r1
 800153a:	fbb2 f3f3 	udiv	r3, r2, r3
 800153e:	4618      	mov	r0, r3
 8001540:	f000 f935 	bl	80017ae <HAL_SYSTICK_Config>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e00e      	b.n	800156c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2b0f      	cmp	r3, #15
 8001552:	d80a      	bhi.n	800156a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001554:	2200      	movs	r2, #0
 8001556:	6879      	ldr	r1, [r7, #4]
 8001558:	f04f 30ff 	mov.w	r0, #4294967295
 800155c:	f000 f90b 	bl	8001776 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001560:	4a06      	ldr	r2, [pc, #24]	@ (800157c <HAL_InitTick+0x5c>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001566:	2300      	movs	r3, #0
 8001568:	e000      	b.n	800156c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000000 	.word	0x20000000
 8001578:	20000008 	.word	0x20000008
 800157c:	20000004 	.word	0x20000004

08001580 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001584:	4b05      	ldr	r3, [pc, #20]	@ (800159c <HAL_IncTick+0x1c>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <HAL_IncTick+0x20>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
 8001590:	4a03      	ldr	r2, [pc, #12]	@ (80015a0 <HAL_IncTick+0x20>)
 8001592:	6013      	str	r3, [r2, #0]
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	20000008 	.word	0x20000008
 80015a0:	200002b0 	.word	0x200002b0

080015a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return uwTick;
 80015a8:	4b02      	ldr	r3, [pc, #8]	@ (80015b4 <HAL_GetTick+0x10>)
 80015aa:	681b      	ldr	r3, [r3, #0]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	200002b0 	.word	0x200002b0

080015b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015c0:	f7ff fff0 	bl	80015a4 <HAL_GetTick>
 80015c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015d0:	d005      	beq.n	80015de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015d2:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <HAL_Delay+0x44>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	461a      	mov	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	4413      	add	r3, r2
 80015dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015de:	bf00      	nop
 80015e0:	f7ff ffe0 	bl	80015a4 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d8f7      	bhi.n	80015e0 <HAL_Delay+0x28>
  {
  }
}
 80015f0:	bf00      	nop
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000008 	.word	0x20000008

08001600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800161c:	4013      	ands	r3, r2
 800161e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001628:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800162c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001632:	4a04      	ldr	r2, [pc, #16]	@ (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	60d3      	str	r3, [r2, #12]
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800164c:	4b04      	ldr	r3, [pc, #16]	@ (8001660 <__NVIC_GetPriorityGrouping+0x18>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	0a1b      	lsrs	r3, r3, #8
 8001652:	f003 0307 	and.w	r3, r3, #7
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	6039      	str	r1, [r7, #0]
 800166e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001674:	2b00      	cmp	r3, #0
 8001676:	db0a      	blt.n	800168e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	b2da      	uxtb	r2, r3
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <__NVIC_SetPriority+0x4c>)
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	0112      	lsls	r2, r2, #4
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	440b      	add	r3, r1
 8001688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800168c:	e00a      	b.n	80016a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	b2da      	uxtb	r2, r3
 8001692:	4908      	ldr	r1, [pc, #32]	@ (80016b4 <__NVIC_SetPriority+0x50>)
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	3b04      	subs	r3, #4
 800169c:	0112      	lsls	r2, r2, #4
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	440b      	add	r3, r1
 80016a2:	761a      	strb	r2, [r3, #24]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000e100 	.word	0xe000e100
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	@ 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	f1c3 0307 	rsb	r3, r3, #7
 80016d2:	2b04      	cmp	r3, #4
 80016d4:	bf28      	it	cs
 80016d6:	2304      	movcs	r3, #4
 80016d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3304      	adds	r3, #4
 80016de:	2b06      	cmp	r3, #6
 80016e0:	d902      	bls.n	80016e8 <NVIC_EncodePriority+0x30>
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	3b03      	subs	r3, #3
 80016e6:	e000      	b.n	80016ea <NVIC_EncodePriority+0x32>
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ec:	f04f 32ff 	mov.w	r2, #4294967295
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	43da      	mvns	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	401a      	ands	r2, r3
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001700:	f04f 31ff 	mov.w	r1, #4294967295
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	fa01 f303 	lsl.w	r3, r1, r3
 800170a:	43d9      	mvns	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001710:	4313      	orrs	r3, r2
         );
}
 8001712:	4618      	mov	r0, r3
 8001714:	3724      	adds	r7, #36	@ 0x24
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr

0800171c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3b01      	subs	r3, #1
 8001728:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800172c:	d301      	bcc.n	8001732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800172e:	2301      	movs	r3, #1
 8001730:	e00f      	b.n	8001752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001732:	4a0a      	ldr	r2, [pc, #40]	@ (800175c <SysTick_Config+0x40>)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3b01      	subs	r3, #1
 8001738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800173a:	210f      	movs	r1, #15
 800173c:	f04f 30ff 	mov.w	r0, #4294967295
 8001740:	f7ff ff90 	bl	8001664 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001744:	4b05      	ldr	r3, [pc, #20]	@ (800175c <SysTick_Config+0x40>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174a:	4b04      	ldr	r3, [pc, #16]	@ (800175c <SysTick_Config+0x40>)
 800174c:	2207      	movs	r2, #7
 800174e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	e000e010 	.word	0xe000e010

08001760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f7ff ff49 	bl	8001600 <__NVIC_SetPriorityGrouping>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001776:	b580      	push	{r7, lr}
 8001778:	b086      	sub	sp, #24
 800177a:	af00      	add	r7, sp, #0
 800177c:	4603      	mov	r3, r0
 800177e:	60b9      	str	r1, [r7, #8]
 8001780:	607a      	str	r2, [r7, #4]
 8001782:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001788:	f7ff ff5e 	bl	8001648 <__NVIC_GetPriorityGrouping>
 800178c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68b9      	ldr	r1, [r7, #8]
 8001792:	6978      	ldr	r0, [r7, #20]
 8001794:	f7ff ff90 	bl	80016b8 <NVIC_EncodePriority>
 8001798:	4602      	mov	r2, r0
 800179a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179e:	4611      	mov	r1, r2
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff5f 	bl	8001664 <__NVIC_SetPriority>
}
 80017a6:	bf00      	nop
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ffb0 	bl	800171c <SysTick_Config>
 80017bc:	4603      	mov	r3, r0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b08b      	sub	sp, #44	@ 0x2c
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017d6:	2300      	movs	r3, #0
 80017d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017da:	e169      	b.n	8001ab0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017dc:	2201      	movs	r2, #1
 80017de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	4013      	ands	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	f040 8158 	bne.w	8001aaa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4a9a      	ldr	r2, [pc, #616]	@ (8001a68 <HAL_GPIO_Init+0x2a0>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d05e      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001804:	4a98      	ldr	r2, [pc, #608]	@ (8001a68 <HAL_GPIO_Init+0x2a0>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d875      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800180a:	4a98      	ldr	r2, [pc, #608]	@ (8001a6c <HAL_GPIO_Init+0x2a4>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d058      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001810:	4a96      	ldr	r2, [pc, #600]	@ (8001a6c <HAL_GPIO_Init+0x2a4>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d86f      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001816:	4a96      	ldr	r2, [pc, #600]	@ (8001a70 <HAL_GPIO_Init+0x2a8>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d052      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 800181c:	4a94      	ldr	r2, [pc, #592]	@ (8001a70 <HAL_GPIO_Init+0x2a8>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d869      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001822:	4a94      	ldr	r2, [pc, #592]	@ (8001a74 <HAL_GPIO_Init+0x2ac>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d04c      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001828:	4a92      	ldr	r2, [pc, #584]	@ (8001a74 <HAL_GPIO_Init+0x2ac>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d863      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800182e:	4a92      	ldr	r2, [pc, #584]	@ (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d046      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001834:	4a90      	ldr	r2, [pc, #576]	@ (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d85d      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800183a:	2b12      	cmp	r3, #18
 800183c:	d82a      	bhi.n	8001894 <HAL_GPIO_Init+0xcc>
 800183e:	2b12      	cmp	r3, #18
 8001840:	d859      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001842:	a201      	add	r2, pc, #4	@ (adr r2, 8001848 <HAL_GPIO_Init+0x80>)
 8001844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001848:	080018c3 	.word	0x080018c3
 800184c:	0800189d 	.word	0x0800189d
 8001850:	080018af 	.word	0x080018af
 8001854:	080018f1 	.word	0x080018f1
 8001858:	080018f7 	.word	0x080018f7
 800185c:	080018f7 	.word	0x080018f7
 8001860:	080018f7 	.word	0x080018f7
 8001864:	080018f7 	.word	0x080018f7
 8001868:	080018f7 	.word	0x080018f7
 800186c:	080018f7 	.word	0x080018f7
 8001870:	080018f7 	.word	0x080018f7
 8001874:	080018f7 	.word	0x080018f7
 8001878:	080018f7 	.word	0x080018f7
 800187c:	080018f7 	.word	0x080018f7
 8001880:	080018f7 	.word	0x080018f7
 8001884:	080018f7 	.word	0x080018f7
 8001888:	080018f7 	.word	0x080018f7
 800188c:	080018a5 	.word	0x080018a5
 8001890:	080018b9 	.word	0x080018b9
 8001894:	4a79      	ldr	r2, [pc, #484]	@ (8001a7c <HAL_GPIO_Init+0x2b4>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d013      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800189a:	e02c      	b.n	80018f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	623b      	str	r3, [r7, #32]
          break;
 80018a2:	e029      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	3304      	adds	r3, #4
 80018aa:	623b      	str	r3, [r7, #32]
          break;
 80018ac:	e024      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	3308      	adds	r3, #8
 80018b4:	623b      	str	r3, [r7, #32]
          break;
 80018b6:	e01f      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	330c      	adds	r3, #12
 80018be:	623b      	str	r3, [r7, #32]
          break;
 80018c0:	e01a      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d102      	bne.n	80018d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018ca:	2304      	movs	r3, #4
 80018cc:	623b      	str	r3, [r7, #32]
          break;
 80018ce:	e013      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d105      	bne.n	80018e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018d8:	2308      	movs	r3, #8
 80018da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69fa      	ldr	r2, [r7, #28]
 80018e0:	611a      	str	r2, [r3, #16]
          break;
 80018e2:	e009      	b.n	80018f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018e4:	2308      	movs	r3, #8
 80018e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69fa      	ldr	r2, [r7, #28]
 80018ec:	615a      	str	r2, [r3, #20]
          break;
 80018ee:	e003      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018f0:	2300      	movs	r3, #0
 80018f2:	623b      	str	r3, [r7, #32]
          break;
 80018f4:	e000      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          break;
 80018f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	2bff      	cmp	r3, #255	@ 0xff
 80018fc:	d801      	bhi.n	8001902 <HAL_GPIO_Init+0x13a>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	e001      	b.n	8001906 <HAL_GPIO_Init+0x13e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3304      	adds	r3, #4
 8001906:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	2bff      	cmp	r3, #255	@ 0xff
 800190c:	d802      	bhi.n	8001914 <HAL_GPIO_Init+0x14c>
 800190e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	e002      	b.n	800191a <HAL_GPIO_Init+0x152>
 8001914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001916:	3b08      	subs	r3, #8
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	210f      	movs	r1, #15
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	fa01 f303 	lsl.w	r3, r1, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	401a      	ands	r2, r3
 800192c:	6a39      	ldr	r1, [r7, #32]
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	fa01 f303 	lsl.w	r3, r1, r3
 8001934:	431a      	orrs	r2, r3
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80b1 	beq.w	8001aaa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001948:	4b4d      	ldr	r3, [pc, #308]	@ (8001a80 <HAL_GPIO_Init+0x2b8>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	4a4c      	ldr	r2, [pc, #304]	@ (8001a80 <HAL_GPIO_Init+0x2b8>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6193      	str	r3, [r2, #24]
 8001954:	4b4a      	ldr	r3, [pc, #296]	@ (8001a80 <HAL_GPIO_Init+0x2b8>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001960:	4a48      	ldr	r2, [pc, #288]	@ (8001a84 <HAL_GPIO_Init+0x2bc>)
 8001962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001964:	089b      	lsrs	r3, r3, #2
 8001966:	3302      	adds	r3, #2
 8001968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800196e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	220f      	movs	r2, #15
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	4013      	ands	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a40      	ldr	r2, [pc, #256]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d013      	beq.n	80019b4 <HAL_GPIO_Init+0x1ec>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a3f      	ldr	r2, [pc, #252]	@ (8001a8c <HAL_GPIO_Init+0x2c4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d00d      	beq.n	80019b0 <HAL_GPIO_Init+0x1e8>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a3e      	ldr	r2, [pc, #248]	@ (8001a90 <HAL_GPIO_Init+0x2c8>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d007      	beq.n	80019ac <HAL_GPIO_Init+0x1e4>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a3d      	ldr	r2, [pc, #244]	@ (8001a94 <HAL_GPIO_Init+0x2cc>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d101      	bne.n	80019a8 <HAL_GPIO_Init+0x1e0>
 80019a4:	2303      	movs	r3, #3
 80019a6:	e006      	b.n	80019b6 <HAL_GPIO_Init+0x1ee>
 80019a8:	2304      	movs	r3, #4
 80019aa:	e004      	b.n	80019b6 <HAL_GPIO_Init+0x1ee>
 80019ac:	2302      	movs	r3, #2
 80019ae:	e002      	b.n	80019b6 <HAL_GPIO_Init+0x1ee>
 80019b0:	2301      	movs	r3, #1
 80019b2:	e000      	b.n	80019b6 <HAL_GPIO_Init+0x1ee>
 80019b4:	2300      	movs	r3, #0
 80019b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019b8:	f002 0203 	and.w	r2, r2, #3
 80019bc:	0092      	lsls	r2, r2, #2
 80019be:	4093      	lsls	r3, r2
 80019c0:	68fa      	ldr	r2, [r7, #12]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019c6:	492f      	ldr	r1, [pc, #188]	@ (8001a84 <HAL_GPIO_Init+0x2bc>)
 80019c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ca:	089b      	lsrs	r3, r3, #2
 80019cc:	3302      	adds	r3, #2
 80019ce:	68fa      	ldr	r2, [r7, #12]
 80019d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d006      	beq.n	80019ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	492c      	ldr	r1, [pc, #176]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	608b      	str	r3, [r1, #8]
 80019ec:	e006      	b.n	80019fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 80019f0:	689a      	ldr	r2, [r3, #8]
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	4928      	ldr	r1, [pc, #160]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 80019f8:	4013      	ands	r3, r2
 80019fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d006      	beq.n	8001a16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a08:	4b23      	ldr	r3, [pc, #140]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a0a:	68da      	ldr	r2, [r3, #12]
 8001a0c:	4922      	ldr	r1, [pc, #136]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	60cb      	str	r3, [r1, #12]
 8001a14:	e006      	b.n	8001a24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a16:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a18:	68da      	ldr	r2, [r3, #12]
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	491e      	ldr	r1, [pc, #120]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a30:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	4918      	ldr	r1, [pc, #96]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	604b      	str	r3, [r1, #4]
 8001a3c:	e006      	b.n	8001a4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a3e:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	43db      	mvns	r3, r3
 8001a46:	4914      	ldr	r1, [pc, #80]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d021      	beq.n	8001a9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a58:	4b0f      	ldr	r3, [pc, #60]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	490e      	ldr	r1, [pc, #56]	@ (8001a98 <HAL_GPIO_Init+0x2d0>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	600b      	str	r3, [r1, #0]
 8001a64:	e021      	b.n	8001aaa <HAL_GPIO_Init+0x2e2>
 8001a66:	bf00      	nop
 8001a68:	10320000 	.word	0x10320000
 8001a6c:	10310000 	.word	0x10310000
 8001a70:	10220000 	.word	0x10220000
 8001a74:	10210000 	.word	0x10210000
 8001a78:	10120000 	.word	0x10120000
 8001a7c:	10110000 	.word	0x10110000
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40010000 	.word	0x40010000
 8001a88:	40010800 	.word	0x40010800
 8001a8c:	40010c00 	.word	0x40010c00
 8001a90:	40011000 	.word	0x40011000
 8001a94:	40011400 	.word	0x40011400
 8001a98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <HAL_GPIO_Init+0x304>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	4909      	ldr	r1, [pc, #36]	@ (8001acc <HAL_GPIO_Init+0x304>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aac:	3301      	adds	r3, #1
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f47f ae8e 	bne.w	80017dc <HAL_GPIO_Init+0x14>
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	372c      	adds	r7, #44	@ 0x2c
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr
 8001acc:	40010400 	.word	0x40010400

08001ad0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	460b      	mov	r3, r1
 8001ada:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	887b      	ldrh	r3, [r7, #2]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d002      	beq.n	8001aee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	73fb      	strb	r3, [r7, #15]
 8001aec:	e001      	b.n	8001af2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001aee:	2300      	movs	r3, #0
 8001af0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr

08001afe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	460b      	mov	r3, r1
 8001b08:	807b      	strh	r3, [r7, #2]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b0e:	787b      	ldrb	r3, [r7, #1]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d003      	beq.n	8001b1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b14:	887a      	ldrh	r2, [r7, #2]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b1a:	e003      	b.n	8001b24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b1c:	887b      	ldrh	r3, [r7, #2]
 8001b1e:	041a      	lsls	r2, r3, #16
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	611a      	str	r2, [r3, #16]
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
	...

08001b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d101      	bne.n	8001b42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e272      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 8087 	beq.w	8001c5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b50:	4b92      	ldr	r3, [pc, #584]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 030c 	and.w	r3, r3, #12
 8001b58:	2b04      	cmp	r3, #4
 8001b5a:	d00c      	beq.n	8001b76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b5c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 030c 	and.w	r3, r3, #12
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	d112      	bne.n	8001b8e <HAL_RCC_OscConfig+0x5e>
 8001b68:	4b8c      	ldr	r3, [pc, #560]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b74:	d10b      	bne.n	8001b8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b76:	4b89      	ldr	r3, [pc, #548]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d06c      	beq.n	8001c5c <HAL_RCC_OscConfig+0x12c>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d168      	bne.n	8001c5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e24c      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b96:	d106      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x76>
 8001b98:	4b80      	ldr	r3, [pc, #512]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a7f      	ldr	r2, [pc, #508]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001b9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	e02e      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10c      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x98>
 8001bae:	4b7b      	ldr	r3, [pc, #492]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a7a      	ldr	r2, [pc, #488]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	4b78      	ldr	r3, [pc, #480]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a77      	ldr	r2, [pc, #476]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e01d      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bd0:	d10c      	bne.n	8001bec <HAL_RCC_OscConfig+0xbc>
 8001bd2:	4b72      	ldr	r3, [pc, #456]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a71      	ldr	r2, [pc, #452]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	4b6f      	ldr	r3, [pc, #444]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a6e      	ldr	r2, [pc, #440]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e00b      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001bec:	4b6b      	ldr	r3, [pc, #428]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a6a      	ldr	r2, [pc, #424]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	4b68      	ldr	r3, [pc, #416]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a67      	ldr	r2, [pc, #412]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001bfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d013      	beq.n	8001c34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fcca 	bl	80015a4 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fcc6 	bl	80015a4 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	@ 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e200      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c26:	4b5d      	ldr	r3, [pc, #372]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0f0      	beq.n	8001c14 <HAL_RCC_OscConfig+0xe4>
 8001c32:	e014      	b.n	8001c5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff fcb6 	bl	80015a4 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c3c:	f7ff fcb2 	bl	80015a4 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b64      	cmp	r3, #100	@ 0x64
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e1ec      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4e:	4b53      	ldr	r3, [pc, #332]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0x10c>
 8001c5a:	e000      	b.n	8001c5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d063      	beq.n	8001d32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c6a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f003 030c 	and.w	r3, r3, #12
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00b      	beq.n	8001c8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c76:	4b49      	ldr	r3, [pc, #292]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 030c 	and.w	r3, r3, #12
 8001c7e:	2b08      	cmp	r3, #8
 8001c80:	d11c      	bne.n	8001cbc <HAL_RCC_OscConfig+0x18c>
 8001c82:	4b46      	ldr	r3, [pc, #280]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d116      	bne.n	8001cbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8e:	4b43      	ldr	r3, [pc, #268]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d005      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x176>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d001      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e1c0      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4939      	ldr	r1, [pc, #228]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cba:	e03a      	b.n	8001d32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d020      	beq.n	8001d06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cc4:	4b36      	ldr	r3, [pc, #216]	@ (8001da0 <HAL_RCC_OscConfig+0x270>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cca:	f7ff fc6b 	bl	80015a4 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fc67 	bl	80015a4 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e1a1      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f0      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4927      	ldr	r1, [pc, #156]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	600b      	str	r3, [r1, #0]
 8001d04:	e015      	b.n	8001d32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d06:	4b26      	ldr	r3, [pc, #152]	@ (8001da0 <HAL_RCC_OscConfig+0x270>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0c:	f7ff fc4a 	bl	80015a4 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d14:	f7ff fc46 	bl	80015a4 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e180      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d26:	4b1d      	ldr	r3, [pc, #116]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d03a      	beq.n	8001db4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d019      	beq.n	8001d7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d46:	4b17      	ldr	r3, [pc, #92]	@ (8001da4 <HAL_RCC_OscConfig+0x274>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4c:	f7ff fc2a 	bl	80015a4 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d54:	f7ff fc26 	bl	80015a4 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e160      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d66:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <HAL_RCC_OscConfig+0x26c>)
 8001d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0f0      	beq.n	8001d54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d72:	2001      	movs	r0, #1
 8001d74:	f000 face 	bl	8002314 <RCC_Delay>
 8001d78:	e01c      	b.n	8001db4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <HAL_RCC_OscConfig+0x274>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d80:	f7ff fc10 	bl	80015a4 <HAL_GetTick>
 8001d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d86:	e00f      	b.n	8001da8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d88:	f7ff fc0c 	bl	80015a4 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d908      	bls.n	8001da8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e146      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	42420000 	.word	0x42420000
 8001da4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da8:	4b92      	ldr	r3, [pc, #584]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1e9      	bne.n	8001d88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	f000 80a6 	beq.w	8001f0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dc6:	4b8b      	ldr	r3, [pc, #556]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10d      	bne.n	8001dee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dd2:	4b88      	ldr	r3, [pc, #544]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	4a87      	ldr	r2, [pc, #540]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ddc:	61d3      	str	r3, [r2, #28]
 8001dde:	4b85      	ldr	r3, [pc, #532]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dea:	2301      	movs	r3, #1
 8001dec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dee:	4b82      	ldr	r3, [pc, #520]	@ (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d118      	bne.n	8001e2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dfa:	4b7f      	ldr	r3, [pc, #508]	@ (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a7e      	ldr	r2, [pc, #504]	@ (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001e00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e06:	f7ff fbcd 	bl	80015a4 <HAL_GetTick>
 8001e0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e0e:	f7ff fbc9 	bl	80015a4 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b64      	cmp	r3, #100	@ 0x64
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e103      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e20:	4b75      	ldr	r3, [pc, #468]	@ (8001ff8 <HAL_RCC_OscConfig+0x4c8>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0f0      	beq.n	8001e0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d106      	bne.n	8001e42 <HAL_RCC_OscConfig+0x312>
 8001e34:	4b6f      	ldr	r3, [pc, #444]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	4a6e      	ldr	r2, [pc, #440]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	6213      	str	r3, [r2, #32]
 8001e40:	e02d      	b.n	8001e9e <HAL_RCC_OscConfig+0x36e>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d10c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x334>
 8001e4a:	4b6a      	ldr	r3, [pc, #424]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4a69      	ldr	r2, [pc, #420]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e50:	f023 0301 	bic.w	r3, r3, #1
 8001e54:	6213      	str	r3, [r2, #32]
 8001e56:	4b67      	ldr	r3, [pc, #412]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	4a66      	ldr	r2, [pc, #408]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e5c:	f023 0304 	bic.w	r3, r3, #4
 8001e60:	6213      	str	r3, [r2, #32]
 8001e62:	e01c      	b.n	8001e9e <HAL_RCC_OscConfig+0x36e>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b05      	cmp	r3, #5
 8001e6a:	d10c      	bne.n	8001e86 <HAL_RCC_OscConfig+0x356>
 8001e6c:	4b61      	ldr	r3, [pc, #388]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4a60      	ldr	r2, [pc, #384]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6213      	str	r3, [r2, #32]
 8001e78:	4b5e      	ldr	r3, [pc, #376]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	6213      	str	r3, [r2, #32]
 8001e84:	e00b      	b.n	8001e9e <HAL_RCC_OscConfig+0x36e>
 8001e86:	4b5b      	ldr	r3, [pc, #364]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e8c:	f023 0301 	bic.w	r3, r3, #1
 8001e90:	6213      	str	r3, [r2, #32]
 8001e92:	4b58      	ldr	r3, [pc, #352]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4a57      	ldr	r2, [pc, #348]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001e98:	f023 0304 	bic.w	r3, r3, #4
 8001e9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d015      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea6:	f7ff fb7d 	bl	80015a4 <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eac:	e00a      	b.n	8001ec4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eae:	f7ff fb79 	bl	80015a4 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e0b1      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d0ee      	beq.n	8001eae <HAL_RCC_OscConfig+0x37e>
 8001ed0:	e014      	b.n	8001efc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed2:	f7ff fb67 	bl	80015a4 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed8:	e00a      	b.n	8001ef0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eda:	f7ff fb63 	bl	80015a4 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e09b      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef0:	4b40      	ldr	r3, [pc, #256]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1ee      	bne.n	8001eda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001efc:	7dfb      	ldrb	r3, [r7, #23]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d105      	bne.n	8001f0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f02:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	4a3b      	ldr	r2, [pc, #236]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 8087 	beq.w	8002026 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f18:	4b36      	ldr	r3, [pc, #216]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 030c 	and.w	r3, r3, #12
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	d061      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	69db      	ldr	r3, [r3, #28]
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d146      	bne.n	8001fba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f2c:	4b33      	ldr	r3, [pc, #204]	@ (8001ffc <HAL_RCC_OscConfig+0x4cc>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f32:	f7ff fb37 	bl	80015a4 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f3a:	f7ff fb33 	bl	80015a4 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e06d      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f4c:	4b29      	ldr	r3, [pc, #164]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1f0      	bne.n	8001f3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a1b      	ldr	r3, [r3, #32]
 8001f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f60:	d108      	bne.n	8001f74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f62:	4b24      	ldr	r3, [pc, #144]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	4921      	ldr	r1, [pc, #132]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f74:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a19      	ldr	r1, [r3, #32]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f84:	430b      	orrs	r3, r1
 8001f86:	491b      	ldr	r1, [pc, #108]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ffc <HAL_RCC_OscConfig+0x4cc>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f92:	f7ff fb07 	bl	80015a4 <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f9a:	f7ff fb03 	bl	80015a4 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e03d      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fac:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0f0      	beq.n	8001f9a <HAL_RCC_OscConfig+0x46a>
 8001fb8:	e035      	b.n	8002026 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fba:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <HAL_RCC_OscConfig+0x4cc>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7ff faf0 	bl	80015a4 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc8:	f7ff faec 	bl	80015a4 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e026      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fda:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <HAL_RCC_OscConfig+0x4c4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x498>
 8001fe6:	e01e      	b.n	8002026 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	69db      	ldr	r3, [r3, #28]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d107      	bne.n	8002000 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e019      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40007000 	.word	0x40007000
 8001ffc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002000:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <HAL_RCC_OscConfig+0x500>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	429a      	cmp	r2, r3
 8002012:	d106      	bne.n	8002022 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	429a      	cmp	r2, r3
 8002020:	d001      	beq.n	8002026 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40021000 	.word	0x40021000

08002034 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e0d0      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002048:	4b6a      	ldr	r3, [pc, #424]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d910      	bls.n	8002078 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002056:	4b67      	ldr	r3, [pc, #412]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 0207 	bic.w	r2, r3, #7
 800205e:	4965      	ldr	r1, [pc, #404]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	4313      	orrs	r3, r2
 8002064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002066:	4b63      	ldr	r3, [pc, #396]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d001      	beq.n	8002078 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0b8      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d020      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d005      	beq.n	800209c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002090:	4b59      	ldr	r3, [pc, #356]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	4a58      	ldr	r2, [pc, #352]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800209a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0308 	and.w	r3, r3, #8
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020a8:	4b53      	ldr	r3, [pc, #332]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a52      	ldr	r2, [pc, #328]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020b4:	4b50      	ldr	r3, [pc, #320]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	494d      	ldr	r1, [pc, #308]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d040      	beq.n	8002154 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d107      	bne.n	80020ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020da:	4b47      	ldr	r3, [pc, #284]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d115      	bne.n	8002112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e07f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d107      	bne.n	8002102 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020f2:	4b41      	ldr	r3, [pc, #260]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d109      	bne.n	8002112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e073      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002102:	4b3d      	ldr	r3, [pc, #244]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e06b      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002112:	4b39      	ldr	r3, [pc, #228]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f023 0203 	bic.w	r2, r3, #3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	4936      	ldr	r1, [pc, #216]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002124:	f7ff fa3e 	bl	80015a4 <HAL_GetTick>
 8002128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212a:	e00a      	b.n	8002142 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800212c:	f7ff fa3a 	bl	80015a4 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213a:	4293      	cmp	r3, r2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e053      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002142:	4b2d      	ldr	r3, [pc, #180]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 020c 	and.w	r2, r3, #12
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	429a      	cmp	r2, r3
 8002152:	d1eb      	bne.n	800212c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002154:	4b27      	ldr	r3, [pc, #156]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	429a      	cmp	r2, r3
 8002160:	d210      	bcs.n	8002184 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002162:	4b24      	ldr	r3, [pc, #144]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f023 0207 	bic.w	r2, r3, #7
 800216a:	4922      	ldr	r1, [pc, #136]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	4313      	orrs	r3, r2
 8002170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d001      	beq.n	8002184 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e032      	b.n	80021ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4916      	ldr	r1, [pc, #88]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021ae:	4b12      	ldr	r3, [pc, #72]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	490e      	ldr	r1, [pc, #56]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021c2:	f000 f821 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 80021c6:	4602      	mov	r2, r0
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_RCC_ClockConfig+0x1c4>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	490a      	ldr	r1, [pc, #40]	@ (80021fc <HAL_RCC_ClockConfig+0x1c8>)
 80021d4:	5ccb      	ldrb	r3, [r1, r3]
 80021d6:	fa22 f303 	lsr.w	r3, r2, r3
 80021da:	4a09      	ldr	r2, [pc, #36]	@ (8002200 <HAL_RCC_ClockConfig+0x1cc>)
 80021dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021de:	4b09      	ldr	r3, [pc, #36]	@ (8002204 <HAL_RCC_ClockConfig+0x1d0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f99c 	bl	8001520 <HAL_InitTick>

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40022000 	.word	0x40022000
 80021f8:	40021000 	.word	0x40021000
 80021fc:	08006de4 	.word	0x08006de4
 8002200:	20000000 	.word	0x20000000
 8002204:	20000004 	.word	0x20000004

08002208 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002208:	b480      	push	{r7}
 800220a:	b087      	sub	sp, #28
 800220c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	2300      	movs	r3, #0
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002222:	4b1e      	ldr	r3, [pc, #120]	@ (800229c <HAL_RCC_GetSysClockFreq+0x94>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f003 030c 	and.w	r3, r3, #12
 800222e:	2b04      	cmp	r3, #4
 8002230:	d002      	beq.n	8002238 <HAL_RCC_GetSysClockFreq+0x30>
 8002232:	2b08      	cmp	r3, #8
 8002234:	d003      	beq.n	800223e <HAL_RCC_GetSysClockFreq+0x36>
 8002236:	e027      	b.n	8002288 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002238:	4b19      	ldr	r3, [pc, #100]	@ (80022a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800223a:	613b      	str	r3, [r7, #16]
      break;
 800223c:	e027      	b.n	800228e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	0c9b      	lsrs	r3, r3, #18
 8002242:	f003 030f 	and.w	r3, r3, #15
 8002246:	4a17      	ldr	r2, [pc, #92]	@ (80022a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002248:	5cd3      	ldrb	r3, [r2, r3]
 800224a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d010      	beq.n	8002278 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002256:	4b11      	ldr	r3, [pc, #68]	@ (800229c <HAL_RCC_GetSysClockFreq+0x94>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	0c5b      	lsrs	r3, r3, #17
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	4a11      	ldr	r2, [pc, #68]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002262:	5cd3      	ldrb	r3, [r2, r3]
 8002264:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a0d      	ldr	r2, [pc, #52]	@ (80022a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800226a:	fb03 f202 	mul.w	r2, r3, r2
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	fbb2 f3f3 	udiv	r3, r2, r3
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	e004      	b.n	8002282 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a0c      	ldr	r2, [pc, #48]	@ (80022ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800227c:	fb02 f303 	mul.w	r3, r2, r3
 8002280:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	613b      	str	r3, [r7, #16]
      break;
 8002286:	e002      	b.n	800228e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002288:	4b05      	ldr	r3, [pc, #20]	@ (80022a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800228a:	613b      	str	r3, [r7, #16]
      break;
 800228c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800228e:	693b      	ldr	r3, [r7, #16]
}
 8002290:	4618      	mov	r0, r3
 8002292:	371c      	adds	r7, #28
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000
 80022a0:	007a1200 	.word	0x007a1200
 80022a4:	08006dfc 	.word	0x08006dfc
 80022a8:	08006e0c 	.word	0x08006e0c
 80022ac:	003d0900 	.word	0x003d0900

080022b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022b4:	4b02      	ldr	r3, [pc, #8]	@ (80022c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80022b6:	681b      	ldr	r3, [r3, #0]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	20000000 	.word	0x20000000

080022c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022c8:	f7ff fff2 	bl	80022b0 <HAL_RCC_GetHCLKFreq>
 80022cc:	4602      	mov	r2, r0
 80022ce:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	0a1b      	lsrs	r3, r3, #8
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	4903      	ldr	r1, [pc, #12]	@ (80022e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022da:	5ccb      	ldrb	r3, [r1, r3]
 80022dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40021000 	.word	0x40021000
 80022e8:	08006df4 	.word	0x08006df4

080022ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022f0:	f7ff ffde 	bl	80022b0 <HAL_RCC_GetHCLKFreq>
 80022f4:	4602      	mov	r2, r0
 80022f6:	4b05      	ldr	r3, [pc, #20]	@ (800230c <HAL_RCC_GetPCLK2Freq+0x20>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	0adb      	lsrs	r3, r3, #11
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	4903      	ldr	r1, [pc, #12]	@ (8002310 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002302:	5ccb      	ldrb	r3, [r1, r3]
 8002304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002308:	4618      	mov	r0, r3
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40021000 	.word	0x40021000
 8002310:	08006df4 	.word	0x08006df4

08002314 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800231c:	4b0a      	ldr	r3, [pc, #40]	@ (8002348 <RCC_Delay+0x34>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <RCC_Delay+0x38>)
 8002322:	fba2 2303 	umull	r2, r3, r2, r3
 8002326:	0a5b      	lsrs	r3, r3, #9
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	fb02 f303 	mul.w	r3, r2, r3
 800232e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002330:	bf00      	nop
  }
  while (Delay --);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	1e5a      	subs	r2, r3, #1
 8002336:	60fa      	str	r2, [r7, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1f9      	bne.n	8002330 <RCC_Delay+0x1c>
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr
 8002348:	20000000 	.word	0x20000000
 800234c:	10624dd3 	.word	0x10624dd3

08002350 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e042      	b.n	80023e8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d106      	bne.n	800237c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7fe ff56 	bl	8001228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2224      	movs	r2, #36	@ 0x24
 8002380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002392:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 f91d 	bl	80025d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80023a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	695a      	ldr	r2, [r3, #20]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80023b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68da      	ldr	r2, [r3, #12]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2220      	movs	r2, #32
 80023d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2220      	movs	r2, #32
 80023dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08a      	sub	sp, #40	@ 0x28
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	603b      	str	r3, [r7, #0]
 80023fc:	4613      	mov	r3, r2
 80023fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b20      	cmp	r3, #32
 800240e:	d16d      	bne.n	80024ec <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <HAL_UART_Transmit+0x2c>
 8002416:	88fb      	ldrh	r3, [r7, #6]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d101      	bne.n	8002420 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e066      	b.n	80024ee <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2221      	movs	r2, #33	@ 0x21
 800242a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800242e:	f7ff f8b9 	bl	80015a4 <HAL_GetTick>
 8002432:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	88fa      	ldrh	r2, [r7, #6]
 8002438:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	88fa      	ldrh	r2, [r7, #6]
 800243e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002448:	d108      	bne.n	800245c <HAL_UART_Transmit+0x6c>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d104      	bne.n	800245c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	61bb      	str	r3, [r7, #24]
 800245a:	e003      	b.n	8002464 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002460:	2300      	movs	r3, #0
 8002462:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002464:	e02a      	b.n	80024bc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2200      	movs	r2, #0
 800246e:	2180      	movs	r1, #128	@ 0x80
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f840 	bl	80024f6 <UART_WaitOnFlagUntilTimeout>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e036      	b.n	80024ee <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10b      	bne.n	800249e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002494:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	3302      	adds	r3, #2
 800249a:	61bb      	str	r3, [r7, #24]
 800249c:	e007      	b.n	80024ae <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	781a      	ldrb	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	3301      	adds	r3, #1
 80024ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	3b01      	subs	r3, #1
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1cf      	bne.n	8002466 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	2200      	movs	r2, #0
 80024ce:	2140      	movs	r1, #64	@ 0x40
 80024d0:	68f8      	ldr	r0, [r7, #12]
 80024d2:	f000 f810 	bl	80024f6 <UART_WaitOnFlagUntilTimeout>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e006      	b.n	80024ee <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2220      	movs	r2, #32
 80024e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	e000      	b.n	80024ee <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80024ec:	2302      	movs	r3, #2
  }
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3720      	adds	r7, #32
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b090      	sub	sp, #64	@ 0x40
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	603b      	str	r3, [r7, #0]
 8002502:	4613      	mov	r3, r2
 8002504:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002506:	e050      	b.n	80025aa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002508:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800250a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250e:	d04c      	beq.n	80025aa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002510:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002512:	2b00      	cmp	r3, #0
 8002514:	d007      	beq.n	8002526 <UART_WaitOnFlagUntilTimeout+0x30>
 8002516:	f7ff f845 	bl	80015a4 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002522:	429a      	cmp	r2, r3
 8002524:	d241      	bcs.n	80025aa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	330c      	adds	r3, #12
 800252c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800252e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002530:	e853 3f00 	ldrex	r3, [r3]
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800253c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	330c      	adds	r3, #12
 8002544:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002546:	637a      	str	r2, [r7, #52]	@ 0x34
 8002548:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800254a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800254c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800254e:	e841 2300 	strex	r3, r2, [r1]
 8002552:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1e5      	bne.n	8002526 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	3314      	adds	r3, #20
 8002560:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	e853 3f00 	ldrex	r3, [r3]
 8002568:	613b      	str	r3, [r7, #16]
   return(result);
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	f023 0301 	bic.w	r3, r3, #1
 8002570:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	3314      	adds	r3, #20
 8002578:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800257a:	623a      	str	r2, [r7, #32]
 800257c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800257e:	69f9      	ldr	r1, [r7, #28]
 8002580:	6a3a      	ldr	r2, [r7, #32]
 8002582:	e841 2300 	strex	r3, r2, [r1]
 8002586:	61bb      	str	r3, [r7, #24]
   return(result);
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1e5      	bne.n	800255a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2220      	movs	r2, #32
 8002592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2220      	movs	r2, #32
 800259a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e00f      	b.n	80025ca <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	4013      	ands	r3, r2
 80025b4:	68ba      	ldr	r2, [r7, #8]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	bf0c      	ite	eq
 80025ba:	2301      	moveq	r3, #1
 80025bc:	2300      	movne	r3, #0
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	461a      	mov	r2, r3
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d09f      	beq.n	8002508 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3740      	adds	r7, #64	@ 0x40
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68da      	ldr	r2, [r3, #12]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	4313      	orrs	r3, r2
 8002602:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800260e:	f023 030c 	bic.w	r3, r3, #12
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	68b9      	ldr	r1, [r7, #8]
 8002618:	430b      	orrs	r3, r1
 800261a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	699a      	ldr	r2, [r3, #24]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a2c      	ldr	r2, [pc, #176]	@ (80026e8 <UART_SetConfig+0x114>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d103      	bne.n	8002644 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800263c:	f7ff fe56 	bl	80022ec <HAL_RCC_GetPCLK2Freq>
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	e002      	b.n	800264a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002644:	f7ff fe3e 	bl	80022c4 <HAL_RCC_GetPCLK1Freq>
 8002648:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4613      	mov	r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	009a      	lsls	r2, r3, #2
 8002654:	441a      	add	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002660:	4a22      	ldr	r2, [pc, #136]	@ (80026ec <UART_SetConfig+0x118>)
 8002662:	fba2 2303 	umull	r2, r3, r2, r3
 8002666:	095b      	lsrs	r3, r3, #5
 8002668:	0119      	lsls	r1, r3, #4
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	4613      	mov	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	009a      	lsls	r2, r3, #2
 8002674:	441a      	add	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002680:	4b1a      	ldr	r3, [pc, #104]	@ (80026ec <UART_SetConfig+0x118>)
 8002682:	fba3 0302 	umull	r0, r3, r3, r2
 8002686:	095b      	lsrs	r3, r3, #5
 8002688:	2064      	movs	r0, #100	@ 0x64
 800268a:	fb00 f303 	mul.w	r3, r0, r3
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	3332      	adds	r3, #50	@ 0x32
 8002694:	4a15      	ldr	r2, [pc, #84]	@ (80026ec <UART_SetConfig+0x118>)
 8002696:	fba2 2303 	umull	r2, r3, r2, r3
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026a0:	4419      	add	r1, r3
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	4613      	mov	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	009a      	lsls	r2, r3, #2
 80026ac:	441a      	add	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80026b8:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <UART_SetConfig+0x118>)
 80026ba:	fba3 0302 	umull	r0, r3, r3, r2
 80026be:	095b      	lsrs	r3, r3, #5
 80026c0:	2064      	movs	r0, #100	@ 0x64
 80026c2:	fb00 f303 	mul.w	r3, r0, r3
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	3332      	adds	r3, #50	@ 0x32
 80026cc:	4a07      	ldr	r2, [pc, #28]	@ (80026ec <UART_SetConfig+0x118>)
 80026ce:	fba2 2303 	umull	r2, r3, r2, r3
 80026d2:	095b      	lsrs	r3, r3, #5
 80026d4:	f003 020f 	and.w	r2, r3, #15
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	440a      	add	r2, r1
 80026de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80026e0:	bf00      	nop
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40013800 	.word	0x40013800
 80026ec:	51eb851f 	.word	0x51eb851f

080026f0 <__cvt>:
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026f6:	461d      	mov	r5, r3
 80026f8:	bfbb      	ittet	lt
 80026fa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80026fe:	461d      	movlt	r5, r3
 8002700:	2300      	movge	r3, #0
 8002702:	232d      	movlt	r3, #45	@ 0x2d
 8002704:	b088      	sub	sp, #32
 8002706:	4614      	mov	r4, r2
 8002708:	bfb8      	it	lt
 800270a:	4614      	movlt	r4, r2
 800270c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800270e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002710:	7013      	strb	r3, [r2, #0]
 8002712:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002714:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002718:	f023 0820 	bic.w	r8, r3, #32
 800271c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002720:	d005      	beq.n	800272e <__cvt+0x3e>
 8002722:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002726:	d100      	bne.n	800272a <__cvt+0x3a>
 8002728:	3601      	adds	r6, #1
 800272a:	2302      	movs	r3, #2
 800272c:	e000      	b.n	8002730 <__cvt+0x40>
 800272e:	2303      	movs	r3, #3
 8002730:	aa07      	add	r2, sp, #28
 8002732:	9204      	str	r2, [sp, #16]
 8002734:	aa06      	add	r2, sp, #24
 8002736:	e9cd a202 	strd	sl, r2, [sp, #8]
 800273a:	e9cd 3600 	strd	r3, r6, [sp]
 800273e:	4622      	mov	r2, r4
 8002740:	462b      	mov	r3, r5
 8002742:	f001 f881 	bl	8003848 <_dtoa_r>
 8002746:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800274a:	4607      	mov	r7, r0
 800274c:	d119      	bne.n	8002782 <__cvt+0x92>
 800274e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002750:	07db      	lsls	r3, r3, #31
 8002752:	d50e      	bpl.n	8002772 <__cvt+0x82>
 8002754:	eb00 0906 	add.w	r9, r0, r6
 8002758:	2200      	movs	r2, #0
 800275a:	2300      	movs	r3, #0
 800275c:	4620      	mov	r0, r4
 800275e:	4629      	mov	r1, r5
 8002760:	f7fe f922 	bl	80009a8 <__aeabi_dcmpeq>
 8002764:	b108      	cbz	r0, 800276a <__cvt+0x7a>
 8002766:	f8cd 901c 	str.w	r9, [sp, #28]
 800276a:	2230      	movs	r2, #48	@ 0x30
 800276c:	9b07      	ldr	r3, [sp, #28]
 800276e:	454b      	cmp	r3, r9
 8002770:	d31e      	bcc.n	80027b0 <__cvt+0xc0>
 8002772:	4638      	mov	r0, r7
 8002774:	9b07      	ldr	r3, [sp, #28]
 8002776:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002778:	1bdb      	subs	r3, r3, r7
 800277a:	6013      	str	r3, [r2, #0]
 800277c:	b008      	add	sp, #32
 800277e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002782:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002786:	eb00 0906 	add.w	r9, r0, r6
 800278a:	d1e5      	bne.n	8002758 <__cvt+0x68>
 800278c:	7803      	ldrb	r3, [r0, #0]
 800278e:	2b30      	cmp	r3, #48	@ 0x30
 8002790:	d10a      	bne.n	80027a8 <__cvt+0xb8>
 8002792:	2200      	movs	r2, #0
 8002794:	2300      	movs	r3, #0
 8002796:	4620      	mov	r0, r4
 8002798:	4629      	mov	r1, r5
 800279a:	f7fe f905 	bl	80009a8 <__aeabi_dcmpeq>
 800279e:	b918      	cbnz	r0, 80027a8 <__cvt+0xb8>
 80027a0:	f1c6 0601 	rsb	r6, r6, #1
 80027a4:	f8ca 6000 	str.w	r6, [sl]
 80027a8:	f8da 3000 	ldr.w	r3, [sl]
 80027ac:	4499      	add	r9, r3
 80027ae:	e7d3      	b.n	8002758 <__cvt+0x68>
 80027b0:	1c59      	adds	r1, r3, #1
 80027b2:	9107      	str	r1, [sp, #28]
 80027b4:	701a      	strb	r2, [r3, #0]
 80027b6:	e7d9      	b.n	800276c <__cvt+0x7c>

080027b8 <__exponent>:
 80027b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027ba:	2900      	cmp	r1, #0
 80027bc:	bfb6      	itet	lt
 80027be:	232d      	movlt	r3, #45	@ 0x2d
 80027c0:	232b      	movge	r3, #43	@ 0x2b
 80027c2:	4249      	neglt	r1, r1
 80027c4:	2909      	cmp	r1, #9
 80027c6:	7002      	strb	r2, [r0, #0]
 80027c8:	7043      	strb	r3, [r0, #1]
 80027ca:	dd29      	ble.n	8002820 <__exponent+0x68>
 80027cc:	f10d 0307 	add.w	r3, sp, #7
 80027d0:	461d      	mov	r5, r3
 80027d2:	270a      	movs	r7, #10
 80027d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80027d8:	461a      	mov	r2, r3
 80027da:	fb07 1416 	mls	r4, r7, r6, r1
 80027de:	3430      	adds	r4, #48	@ 0x30
 80027e0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80027e4:	460c      	mov	r4, r1
 80027e6:	2c63      	cmp	r4, #99	@ 0x63
 80027e8:	4631      	mov	r1, r6
 80027ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80027ee:	dcf1      	bgt.n	80027d4 <__exponent+0x1c>
 80027f0:	3130      	adds	r1, #48	@ 0x30
 80027f2:	1e94      	subs	r4, r2, #2
 80027f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80027f8:	4623      	mov	r3, r4
 80027fa:	1c41      	adds	r1, r0, #1
 80027fc:	42ab      	cmp	r3, r5
 80027fe:	d30a      	bcc.n	8002816 <__exponent+0x5e>
 8002800:	f10d 0309 	add.w	r3, sp, #9
 8002804:	1a9b      	subs	r3, r3, r2
 8002806:	42ac      	cmp	r4, r5
 8002808:	bf88      	it	hi
 800280a:	2300      	movhi	r3, #0
 800280c:	3302      	adds	r3, #2
 800280e:	4403      	add	r3, r0
 8002810:	1a18      	subs	r0, r3, r0
 8002812:	b003      	add	sp, #12
 8002814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002816:	f813 6b01 	ldrb.w	r6, [r3], #1
 800281a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800281e:	e7ed      	b.n	80027fc <__exponent+0x44>
 8002820:	2330      	movs	r3, #48	@ 0x30
 8002822:	3130      	adds	r1, #48	@ 0x30
 8002824:	7083      	strb	r3, [r0, #2]
 8002826:	70c1      	strb	r1, [r0, #3]
 8002828:	1d03      	adds	r3, r0, #4
 800282a:	e7f1      	b.n	8002810 <__exponent+0x58>

0800282c <_printf_float>:
 800282c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002830:	b091      	sub	sp, #68	@ 0x44
 8002832:	460c      	mov	r4, r1
 8002834:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002838:	4616      	mov	r6, r2
 800283a:	461f      	mov	r7, r3
 800283c:	4605      	mov	r5, r0
 800283e:	f000 fef1 	bl	8003624 <_localeconv_r>
 8002842:	6803      	ldr	r3, [r0, #0]
 8002844:	4618      	mov	r0, r3
 8002846:	9308      	str	r3, [sp, #32]
 8002848:	f7fd fc82 	bl	8000150 <strlen>
 800284c:	2300      	movs	r3, #0
 800284e:	930e      	str	r3, [sp, #56]	@ 0x38
 8002850:	f8d8 3000 	ldr.w	r3, [r8]
 8002854:	9009      	str	r0, [sp, #36]	@ 0x24
 8002856:	3307      	adds	r3, #7
 8002858:	f023 0307 	bic.w	r3, r3, #7
 800285c:	f103 0208 	add.w	r2, r3, #8
 8002860:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002864:	f8d4 b000 	ldr.w	fp, [r4]
 8002868:	f8c8 2000 	str.w	r2, [r8]
 800286c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002870:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002874:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002876:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800287a:	f04f 32ff 	mov.w	r2, #4294967295
 800287e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002882:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002886:	4b9c      	ldr	r3, [pc, #624]	@ (8002af8 <_printf_float+0x2cc>)
 8002888:	f7fe f8c0 	bl	8000a0c <__aeabi_dcmpun>
 800288c:	bb70      	cbnz	r0, 80028ec <_printf_float+0xc0>
 800288e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002892:	f04f 32ff 	mov.w	r2, #4294967295
 8002896:	4b98      	ldr	r3, [pc, #608]	@ (8002af8 <_printf_float+0x2cc>)
 8002898:	f7fe f89a 	bl	80009d0 <__aeabi_dcmple>
 800289c:	bb30      	cbnz	r0, 80028ec <_printf_float+0xc0>
 800289e:	2200      	movs	r2, #0
 80028a0:	2300      	movs	r3, #0
 80028a2:	4640      	mov	r0, r8
 80028a4:	4649      	mov	r1, r9
 80028a6:	f7fe f889 	bl	80009bc <__aeabi_dcmplt>
 80028aa:	b110      	cbz	r0, 80028b2 <_printf_float+0x86>
 80028ac:	232d      	movs	r3, #45	@ 0x2d
 80028ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80028b2:	4a92      	ldr	r2, [pc, #584]	@ (8002afc <_printf_float+0x2d0>)
 80028b4:	4b92      	ldr	r3, [pc, #584]	@ (8002b00 <_printf_float+0x2d4>)
 80028b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80028ba:	bf94      	ite	ls
 80028bc:	4690      	movls	r8, r2
 80028be:	4698      	movhi	r8, r3
 80028c0:	2303      	movs	r3, #3
 80028c2:	f04f 0900 	mov.w	r9, #0
 80028c6:	6123      	str	r3, [r4, #16]
 80028c8:	f02b 0304 	bic.w	r3, fp, #4
 80028cc:	6023      	str	r3, [r4, #0]
 80028ce:	4633      	mov	r3, r6
 80028d0:	4621      	mov	r1, r4
 80028d2:	4628      	mov	r0, r5
 80028d4:	9700      	str	r7, [sp, #0]
 80028d6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80028d8:	f000 f9d4 	bl	8002c84 <_printf_common>
 80028dc:	3001      	adds	r0, #1
 80028de:	f040 8090 	bne.w	8002a02 <_printf_float+0x1d6>
 80028e2:	f04f 30ff 	mov.w	r0, #4294967295
 80028e6:	b011      	add	sp, #68	@ 0x44
 80028e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ec:	4642      	mov	r2, r8
 80028ee:	464b      	mov	r3, r9
 80028f0:	4640      	mov	r0, r8
 80028f2:	4649      	mov	r1, r9
 80028f4:	f7fe f88a 	bl	8000a0c <__aeabi_dcmpun>
 80028f8:	b148      	cbz	r0, 800290e <_printf_float+0xe2>
 80028fa:	464b      	mov	r3, r9
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	bfb8      	it	lt
 8002900:	232d      	movlt	r3, #45	@ 0x2d
 8002902:	4a80      	ldr	r2, [pc, #512]	@ (8002b04 <_printf_float+0x2d8>)
 8002904:	bfb8      	it	lt
 8002906:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800290a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b08 <_printf_float+0x2dc>)
 800290c:	e7d3      	b.n	80028b6 <_printf_float+0x8a>
 800290e:	6863      	ldr	r3, [r4, #4]
 8002910:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002914:	1c5a      	adds	r2, r3, #1
 8002916:	d13f      	bne.n	8002998 <_printf_float+0x16c>
 8002918:	2306      	movs	r3, #6
 800291a:	6063      	str	r3, [r4, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002922:	6023      	str	r3, [r4, #0]
 8002924:	9206      	str	r2, [sp, #24]
 8002926:	aa0e      	add	r2, sp, #56	@ 0x38
 8002928:	e9cd a204 	strd	sl, r2, [sp, #16]
 800292c:	aa0d      	add	r2, sp, #52	@ 0x34
 800292e:	9203      	str	r2, [sp, #12]
 8002930:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002934:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002938:	6863      	ldr	r3, [r4, #4]
 800293a:	4642      	mov	r2, r8
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	4628      	mov	r0, r5
 8002940:	464b      	mov	r3, r9
 8002942:	910a      	str	r1, [sp, #40]	@ 0x28
 8002944:	f7ff fed4 	bl	80026f0 <__cvt>
 8002948:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800294a:	4680      	mov	r8, r0
 800294c:	2947      	cmp	r1, #71	@ 0x47
 800294e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002950:	d128      	bne.n	80029a4 <_printf_float+0x178>
 8002952:	1cc8      	adds	r0, r1, #3
 8002954:	db02      	blt.n	800295c <_printf_float+0x130>
 8002956:	6863      	ldr	r3, [r4, #4]
 8002958:	4299      	cmp	r1, r3
 800295a:	dd40      	ble.n	80029de <_printf_float+0x1b2>
 800295c:	f1aa 0a02 	sub.w	sl, sl, #2
 8002960:	fa5f fa8a 	uxtb.w	sl, sl
 8002964:	4652      	mov	r2, sl
 8002966:	3901      	subs	r1, #1
 8002968:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800296c:	910d      	str	r1, [sp, #52]	@ 0x34
 800296e:	f7ff ff23 	bl	80027b8 <__exponent>
 8002972:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002974:	4681      	mov	r9, r0
 8002976:	1813      	adds	r3, r2, r0
 8002978:	2a01      	cmp	r2, #1
 800297a:	6123      	str	r3, [r4, #16]
 800297c:	dc02      	bgt.n	8002984 <_printf_float+0x158>
 800297e:	6822      	ldr	r2, [r4, #0]
 8002980:	07d2      	lsls	r2, r2, #31
 8002982:	d501      	bpl.n	8002988 <_printf_float+0x15c>
 8002984:	3301      	adds	r3, #1
 8002986:	6123      	str	r3, [r4, #16]
 8002988:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800298c:	2b00      	cmp	r3, #0
 800298e:	d09e      	beq.n	80028ce <_printf_float+0xa2>
 8002990:	232d      	movs	r3, #45	@ 0x2d
 8002992:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002996:	e79a      	b.n	80028ce <_printf_float+0xa2>
 8002998:	2947      	cmp	r1, #71	@ 0x47
 800299a:	d1bf      	bne.n	800291c <_printf_float+0xf0>
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1bd      	bne.n	800291c <_printf_float+0xf0>
 80029a0:	2301      	movs	r3, #1
 80029a2:	e7ba      	b.n	800291a <_printf_float+0xee>
 80029a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80029a8:	d9dc      	bls.n	8002964 <_printf_float+0x138>
 80029aa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80029ae:	d118      	bne.n	80029e2 <_printf_float+0x1b6>
 80029b0:	2900      	cmp	r1, #0
 80029b2:	6863      	ldr	r3, [r4, #4]
 80029b4:	dd0b      	ble.n	80029ce <_printf_float+0x1a2>
 80029b6:	6121      	str	r1, [r4, #16]
 80029b8:	b913      	cbnz	r3, 80029c0 <_printf_float+0x194>
 80029ba:	6822      	ldr	r2, [r4, #0]
 80029bc:	07d0      	lsls	r0, r2, #31
 80029be:	d502      	bpl.n	80029c6 <_printf_float+0x19a>
 80029c0:	3301      	adds	r3, #1
 80029c2:	440b      	add	r3, r1
 80029c4:	6123      	str	r3, [r4, #16]
 80029c6:	f04f 0900 	mov.w	r9, #0
 80029ca:	65a1      	str	r1, [r4, #88]	@ 0x58
 80029cc:	e7dc      	b.n	8002988 <_printf_float+0x15c>
 80029ce:	b913      	cbnz	r3, 80029d6 <_printf_float+0x1aa>
 80029d0:	6822      	ldr	r2, [r4, #0]
 80029d2:	07d2      	lsls	r2, r2, #31
 80029d4:	d501      	bpl.n	80029da <_printf_float+0x1ae>
 80029d6:	3302      	adds	r3, #2
 80029d8:	e7f4      	b.n	80029c4 <_printf_float+0x198>
 80029da:	2301      	movs	r3, #1
 80029dc:	e7f2      	b.n	80029c4 <_printf_float+0x198>
 80029de:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80029e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80029e4:	4299      	cmp	r1, r3
 80029e6:	db05      	blt.n	80029f4 <_printf_float+0x1c8>
 80029e8:	6823      	ldr	r3, [r4, #0]
 80029ea:	6121      	str	r1, [r4, #16]
 80029ec:	07d8      	lsls	r0, r3, #31
 80029ee:	d5ea      	bpl.n	80029c6 <_printf_float+0x19a>
 80029f0:	1c4b      	adds	r3, r1, #1
 80029f2:	e7e7      	b.n	80029c4 <_printf_float+0x198>
 80029f4:	2900      	cmp	r1, #0
 80029f6:	bfcc      	ite	gt
 80029f8:	2201      	movgt	r2, #1
 80029fa:	f1c1 0202 	rsble	r2, r1, #2
 80029fe:	4413      	add	r3, r2
 8002a00:	e7e0      	b.n	80029c4 <_printf_float+0x198>
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	055a      	lsls	r2, r3, #21
 8002a06:	d407      	bmi.n	8002a18 <_printf_float+0x1ec>
 8002a08:	6923      	ldr	r3, [r4, #16]
 8002a0a:	4642      	mov	r2, r8
 8002a0c:	4631      	mov	r1, r6
 8002a0e:	4628      	mov	r0, r5
 8002a10:	47b8      	blx	r7
 8002a12:	3001      	adds	r0, #1
 8002a14:	d12b      	bne.n	8002a6e <_printf_float+0x242>
 8002a16:	e764      	b.n	80028e2 <_printf_float+0xb6>
 8002a18:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002a1c:	f240 80dc 	bls.w	8002bd8 <_printf_float+0x3ac>
 8002a20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002a24:	2200      	movs	r2, #0
 8002a26:	2300      	movs	r3, #0
 8002a28:	f7fd ffbe 	bl	80009a8 <__aeabi_dcmpeq>
 8002a2c:	2800      	cmp	r0, #0
 8002a2e:	d033      	beq.n	8002a98 <_printf_float+0x26c>
 8002a30:	2301      	movs	r3, #1
 8002a32:	4631      	mov	r1, r6
 8002a34:	4628      	mov	r0, r5
 8002a36:	4a35      	ldr	r2, [pc, #212]	@ (8002b0c <_printf_float+0x2e0>)
 8002a38:	47b8      	blx	r7
 8002a3a:	3001      	adds	r0, #1
 8002a3c:	f43f af51 	beq.w	80028e2 <_printf_float+0xb6>
 8002a40:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002a44:	4543      	cmp	r3, r8
 8002a46:	db02      	blt.n	8002a4e <_printf_float+0x222>
 8002a48:	6823      	ldr	r3, [r4, #0]
 8002a4a:	07d8      	lsls	r0, r3, #31
 8002a4c:	d50f      	bpl.n	8002a6e <_printf_float+0x242>
 8002a4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002a52:	4631      	mov	r1, r6
 8002a54:	4628      	mov	r0, r5
 8002a56:	47b8      	blx	r7
 8002a58:	3001      	adds	r0, #1
 8002a5a:	f43f af42 	beq.w	80028e2 <_printf_float+0xb6>
 8002a5e:	f04f 0900 	mov.w	r9, #0
 8002a62:	f108 38ff 	add.w	r8, r8, #4294967295
 8002a66:	f104 0a1a 	add.w	sl, r4, #26
 8002a6a:	45c8      	cmp	r8, r9
 8002a6c:	dc09      	bgt.n	8002a82 <_printf_float+0x256>
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	079b      	lsls	r3, r3, #30
 8002a72:	f100 8102 	bmi.w	8002c7a <_printf_float+0x44e>
 8002a76:	68e0      	ldr	r0, [r4, #12]
 8002a78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002a7a:	4298      	cmp	r0, r3
 8002a7c:	bfb8      	it	lt
 8002a7e:	4618      	movlt	r0, r3
 8002a80:	e731      	b.n	80028e6 <_printf_float+0xba>
 8002a82:	2301      	movs	r3, #1
 8002a84:	4652      	mov	r2, sl
 8002a86:	4631      	mov	r1, r6
 8002a88:	4628      	mov	r0, r5
 8002a8a:	47b8      	blx	r7
 8002a8c:	3001      	adds	r0, #1
 8002a8e:	f43f af28 	beq.w	80028e2 <_printf_float+0xb6>
 8002a92:	f109 0901 	add.w	r9, r9, #1
 8002a96:	e7e8      	b.n	8002a6a <_printf_float+0x23e>
 8002a98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	dc38      	bgt.n	8002b10 <_printf_float+0x2e4>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	4631      	mov	r1, r6
 8002aa2:	4628      	mov	r0, r5
 8002aa4:	4a19      	ldr	r2, [pc, #100]	@ (8002b0c <_printf_float+0x2e0>)
 8002aa6:	47b8      	blx	r7
 8002aa8:	3001      	adds	r0, #1
 8002aaa:	f43f af1a 	beq.w	80028e2 <_printf_float+0xb6>
 8002aae:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002ab2:	ea59 0303 	orrs.w	r3, r9, r3
 8002ab6:	d102      	bne.n	8002abe <_printf_float+0x292>
 8002ab8:	6823      	ldr	r3, [r4, #0]
 8002aba:	07d9      	lsls	r1, r3, #31
 8002abc:	d5d7      	bpl.n	8002a6e <_printf_float+0x242>
 8002abe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002ac2:	4631      	mov	r1, r6
 8002ac4:	4628      	mov	r0, r5
 8002ac6:	47b8      	blx	r7
 8002ac8:	3001      	adds	r0, #1
 8002aca:	f43f af0a 	beq.w	80028e2 <_printf_float+0xb6>
 8002ace:	f04f 0a00 	mov.w	sl, #0
 8002ad2:	f104 0b1a 	add.w	fp, r4, #26
 8002ad6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002ad8:	425b      	negs	r3, r3
 8002ada:	4553      	cmp	r3, sl
 8002adc:	dc01      	bgt.n	8002ae2 <_printf_float+0x2b6>
 8002ade:	464b      	mov	r3, r9
 8002ae0:	e793      	b.n	8002a0a <_printf_float+0x1de>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	465a      	mov	r2, fp
 8002ae6:	4631      	mov	r1, r6
 8002ae8:	4628      	mov	r0, r5
 8002aea:	47b8      	blx	r7
 8002aec:	3001      	adds	r0, #1
 8002aee:	f43f aef8 	beq.w	80028e2 <_printf_float+0xb6>
 8002af2:	f10a 0a01 	add.w	sl, sl, #1
 8002af6:	e7ee      	b.n	8002ad6 <_printf_float+0x2aa>
 8002af8:	7fefffff 	.word	0x7fefffff
 8002afc:	08006e0e 	.word	0x08006e0e
 8002b00:	08006e12 	.word	0x08006e12
 8002b04:	08006e16 	.word	0x08006e16
 8002b08:	08006e1a 	.word	0x08006e1a
 8002b0c:	08006e1e 	.word	0x08006e1e
 8002b10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002b12:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002b16:	4553      	cmp	r3, sl
 8002b18:	bfa8      	it	ge
 8002b1a:	4653      	movge	r3, sl
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	4699      	mov	r9, r3
 8002b20:	dc36      	bgt.n	8002b90 <_printf_float+0x364>
 8002b22:	f04f 0b00 	mov.w	fp, #0
 8002b26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002b2a:	f104 021a 	add.w	r2, r4, #26
 8002b2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002b30:	930a      	str	r3, [sp, #40]	@ 0x28
 8002b32:	eba3 0309 	sub.w	r3, r3, r9
 8002b36:	455b      	cmp	r3, fp
 8002b38:	dc31      	bgt.n	8002b9e <_printf_float+0x372>
 8002b3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b3c:	459a      	cmp	sl, r3
 8002b3e:	dc3a      	bgt.n	8002bb6 <_printf_float+0x38a>
 8002b40:	6823      	ldr	r3, [r4, #0]
 8002b42:	07da      	lsls	r2, r3, #31
 8002b44:	d437      	bmi.n	8002bb6 <_printf_float+0x38a>
 8002b46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b48:	ebaa 0903 	sub.w	r9, sl, r3
 8002b4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002b4e:	ebaa 0303 	sub.w	r3, sl, r3
 8002b52:	4599      	cmp	r9, r3
 8002b54:	bfa8      	it	ge
 8002b56:	4699      	movge	r9, r3
 8002b58:	f1b9 0f00 	cmp.w	r9, #0
 8002b5c:	dc33      	bgt.n	8002bc6 <_printf_float+0x39a>
 8002b5e:	f04f 0800 	mov.w	r8, #0
 8002b62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002b66:	f104 0b1a 	add.w	fp, r4, #26
 8002b6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b6c:	ebaa 0303 	sub.w	r3, sl, r3
 8002b70:	eba3 0309 	sub.w	r3, r3, r9
 8002b74:	4543      	cmp	r3, r8
 8002b76:	f77f af7a 	ble.w	8002a6e <_printf_float+0x242>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	465a      	mov	r2, fp
 8002b7e:	4631      	mov	r1, r6
 8002b80:	4628      	mov	r0, r5
 8002b82:	47b8      	blx	r7
 8002b84:	3001      	adds	r0, #1
 8002b86:	f43f aeac 	beq.w	80028e2 <_printf_float+0xb6>
 8002b8a:	f108 0801 	add.w	r8, r8, #1
 8002b8e:	e7ec      	b.n	8002b6a <_printf_float+0x33e>
 8002b90:	4642      	mov	r2, r8
 8002b92:	4631      	mov	r1, r6
 8002b94:	4628      	mov	r0, r5
 8002b96:	47b8      	blx	r7
 8002b98:	3001      	adds	r0, #1
 8002b9a:	d1c2      	bne.n	8002b22 <_printf_float+0x2f6>
 8002b9c:	e6a1      	b.n	80028e2 <_printf_float+0xb6>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	4631      	mov	r1, r6
 8002ba2:	4628      	mov	r0, r5
 8002ba4:	920a      	str	r2, [sp, #40]	@ 0x28
 8002ba6:	47b8      	blx	r7
 8002ba8:	3001      	adds	r0, #1
 8002baa:	f43f ae9a 	beq.w	80028e2 <_printf_float+0xb6>
 8002bae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002bb0:	f10b 0b01 	add.w	fp, fp, #1
 8002bb4:	e7bb      	b.n	8002b2e <_printf_float+0x302>
 8002bb6:	4631      	mov	r1, r6
 8002bb8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002bbc:	4628      	mov	r0, r5
 8002bbe:	47b8      	blx	r7
 8002bc0:	3001      	adds	r0, #1
 8002bc2:	d1c0      	bne.n	8002b46 <_printf_float+0x31a>
 8002bc4:	e68d      	b.n	80028e2 <_printf_float+0xb6>
 8002bc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002bc8:	464b      	mov	r3, r9
 8002bca:	4631      	mov	r1, r6
 8002bcc:	4628      	mov	r0, r5
 8002bce:	4442      	add	r2, r8
 8002bd0:	47b8      	blx	r7
 8002bd2:	3001      	adds	r0, #1
 8002bd4:	d1c3      	bne.n	8002b5e <_printf_float+0x332>
 8002bd6:	e684      	b.n	80028e2 <_printf_float+0xb6>
 8002bd8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002bdc:	f1ba 0f01 	cmp.w	sl, #1
 8002be0:	dc01      	bgt.n	8002be6 <_printf_float+0x3ba>
 8002be2:	07db      	lsls	r3, r3, #31
 8002be4:	d536      	bpl.n	8002c54 <_printf_float+0x428>
 8002be6:	2301      	movs	r3, #1
 8002be8:	4642      	mov	r2, r8
 8002bea:	4631      	mov	r1, r6
 8002bec:	4628      	mov	r0, r5
 8002bee:	47b8      	blx	r7
 8002bf0:	3001      	adds	r0, #1
 8002bf2:	f43f ae76 	beq.w	80028e2 <_printf_float+0xb6>
 8002bf6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002bfa:	4631      	mov	r1, r6
 8002bfc:	4628      	mov	r0, r5
 8002bfe:	47b8      	blx	r7
 8002c00:	3001      	adds	r0, #1
 8002c02:	f43f ae6e 	beq.w	80028e2 <_printf_float+0xb6>
 8002c06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002c12:	f7fd fec9 	bl	80009a8 <__aeabi_dcmpeq>
 8002c16:	b9c0      	cbnz	r0, 8002c4a <_printf_float+0x41e>
 8002c18:	4653      	mov	r3, sl
 8002c1a:	f108 0201 	add.w	r2, r8, #1
 8002c1e:	4631      	mov	r1, r6
 8002c20:	4628      	mov	r0, r5
 8002c22:	47b8      	blx	r7
 8002c24:	3001      	adds	r0, #1
 8002c26:	d10c      	bne.n	8002c42 <_printf_float+0x416>
 8002c28:	e65b      	b.n	80028e2 <_printf_float+0xb6>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	465a      	mov	r2, fp
 8002c2e:	4631      	mov	r1, r6
 8002c30:	4628      	mov	r0, r5
 8002c32:	47b8      	blx	r7
 8002c34:	3001      	adds	r0, #1
 8002c36:	f43f ae54 	beq.w	80028e2 <_printf_float+0xb6>
 8002c3a:	f108 0801 	add.w	r8, r8, #1
 8002c3e:	45d0      	cmp	r8, sl
 8002c40:	dbf3      	blt.n	8002c2a <_printf_float+0x3fe>
 8002c42:	464b      	mov	r3, r9
 8002c44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002c48:	e6e0      	b.n	8002a0c <_printf_float+0x1e0>
 8002c4a:	f04f 0800 	mov.w	r8, #0
 8002c4e:	f104 0b1a 	add.w	fp, r4, #26
 8002c52:	e7f4      	b.n	8002c3e <_printf_float+0x412>
 8002c54:	2301      	movs	r3, #1
 8002c56:	4642      	mov	r2, r8
 8002c58:	e7e1      	b.n	8002c1e <_printf_float+0x3f2>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	464a      	mov	r2, r9
 8002c5e:	4631      	mov	r1, r6
 8002c60:	4628      	mov	r0, r5
 8002c62:	47b8      	blx	r7
 8002c64:	3001      	adds	r0, #1
 8002c66:	f43f ae3c 	beq.w	80028e2 <_printf_float+0xb6>
 8002c6a:	f108 0801 	add.w	r8, r8, #1
 8002c6e:	68e3      	ldr	r3, [r4, #12]
 8002c70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002c72:	1a5b      	subs	r3, r3, r1
 8002c74:	4543      	cmp	r3, r8
 8002c76:	dcf0      	bgt.n	8002c5a <_printf_float+0x42e>
 8002c78:	e6fd      	b.n	8002a76 <_printf_float+0x24a>
 8002c7a:	f04f 0800 	mov.w	r8, #0
 8002c7e:	f104 0919 	add.w	r9, r4, #25
 8002c82:	e7f4      	b.n	8002c6e <_printf_float+0x442>

08002c84 <_printf_common>:
 8002c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c88:	4616      	mov	r6, r2
 8002c8a:	4698      	mov	r8, r3
 8002c8c:	688a      	ldr	r2, [r1, #8]
 8002c8e:	690b      	ldr	r3, [r1, #16]
 8002c90:	4607      	mov	r7, r0
 8002c92:	4293      	cmp	r3, r2
 8002c94:	bfb8      	it	lt
 8002c96:	4613      	movlt	r3, r2
 8002c98:	6033      	str	r3, [r6, #0]
 8002c9a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c9e:	460c      	mov	r4, r1
 8002ca0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ca4:	b10a      	cbz	r2, 8002caa <_printf_common+0x26>
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	6033      	str	r3, [r6, #0]
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	0699      	lsls	r1, r3, #26
 8002cae:	bf42      	ittt	mi
 8002cb0:	6833      	ldrmi	r3, [r6, #0]
 8002cb2:	3302      	addmi	r3, #2
 8002cb4:	6033      	strmi	r3, [r6, #0]
 8002cb6:	6825      	ldr	r5, [r4, #0]
 8002cb8:	f015 0506 	ands.w	r5, r5, #6
 8002cbc:	d106      	bne.n	8002ccc <_printf_common+0x48>
 8002cbe:	f104 0a19 	add.w	sl, r4, #25
 8002cc2:	68e3      	ldr	r3, [r4, #12]
 8002cc4:	6832      	ldr	r2, [r6, #0]
 8002cc6:	1a9b      	subs	r3, r3, r2
 8002cc8:	42ab      	cmp	r3, r5
 8002cca:	dc2b      	bgt.n	8002d24 <_printf_common+0xa0>
 8002ccc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002cd0:	6822      	ldr	r2, [r4, #0]
 8002cd2:	3b00      	subs	r3, #0
 8002cd4:	bf18      	it	ne
 8002cd6:	2301      	movne	r3, #1
 8002cd8:	0692      	lsls	r2, r2, #26
 8002cda:	d430      	bmi.n	8002d3e <_printf_common+0xba>
 8002cdc:	4641      	mov	r1, r8
 8002cde:	4638      	mov	r0, r7
 8002ce0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002ce4:	47c8      	blx	r9
 8002ce6:	3001      	adds	r0, #1
 8002ce8:	d023      	beq.n	8002d32 <_printf_common+0xae>
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	6922      	ldr	r2, [r4, #16]
 8002cee:	f003 0306 	and.w	r3, r3, #6
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	bf14      	ite	ne
 8002cf6:	2500      	movne	r5, #0
 8002cf8:	6833      	ldreq	r3, [r6, #0]
 8002cfa:	f04f 0600 	mov.w	r6, #0
 8002cfe:	bf08      	it	eq
 8002d00:	68e5      	ldreq	r5, [r4, #12]
 8002d02:	f104 041a 	add.w	r4, r4, #26
 8002d06:	bf08      	it	eq
 8002d08:	1aed      	subeq	r5, r5, r3
 8002d0a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002d0e:	bf08      	it	eq
 8002d10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d14:	4293      	cmp	r3, r2
 8002d16:	bfc4      	itt	gt
 8002d18:	1a9b      	subgt	r3, r3, r2
 8002d1a:	18ed      	addgt	r5, r5, r3
 8002d1c:	42b5      	cmp	r5, r6
 8002d1e:	d11a      	bne.n	8002d56 <_printf_common+0xd2>
 8002d20:	2000      	movs	r0, #0
 8002d22:	e008      	b.n	8002d36 <_printf_common+0xb2>
 8002d24:	2301      	movs	r3, #1
 8002d26:	4652      	mov	r2, sl
 8002d28:	4641      	mov	r1, r8
 8002d2a:	4638      	mov	r0, r7
 8002d2c:	47c8      	blx	r9
 8002d2e:	3001      	adds	r0, #1
 8002d30:	d103      	bne.n	8002d3a <_printf_common+0xb6>
 8002d32:	f04f 30ff 	mov.w	r0, #4294967295
 8002d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d3a:	3501      	adds	r5, #1
 8002d3c:	e7c1      	b.n	8002cc2 <_printf_common+0x3e>
 8002d3e:	2030      	movs	r0, #48	@ 0x30
 8002d40:	18e1      	adds	r1, r4, r3
 8002d42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002d46:	1c5a      	adds	r2, r3, #1
 8002d48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002d4c:	4422      	add	r2, r4
 8002d4e:	3302      	adds	r3, #2
 8002d50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d54:	e7c2      	b.n	8002cdc <_printf_common+0x58>
 8002d56:	2301      	movs	r3, #1
 8002d58:	4622      	mov	r2, r4
 8002d5a:	4641      	mov	r1, r8
 8002d5c:	4638      	mov	r0, r7
 8002d5e:	47c8      	blx	r9
 8002d60:	3001      	adds	r0, #1
 8002d62:	d0e6      	beq.n	8002d32 <_printf_common+0xae>
 8002d64:	3601      	adds	r6, #1
 8002d66:	e7d9      	b.n	8002d1c <_printf_common+0x98>

08002d68 <_printf_i>:
 8002d68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d6c:	7e0f      	ldrb	r7, [r1, #24]
 8002d6e:	4691      	mov	r9, r2
 8002d70:	2f78      	cmp	r7, #120	@ 0x78
 8002d72:	4680      	mov	r8, r0
 8002d74:	460c      	mov	r4, r1
 8002d76:	469a      	mov	sl, r3
 8002d78:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d7e:	d807      	bhi.n	8002d90 <_printf_i+0x28>
 8002d80:	2f62      	cmp	r7, #98	@ 0x62
 8002d82:	d80a      	bhi.n	8002d9a <_printf_i+0x32>
 8002d84:	2f00      	cmp	r7, #0
 8002d86:	f000 80d3 	beq.w	8002f30 <_printf_i+0x1c8>
 8002d8a:	2f58      	cmp	r7, #88	@ 0x58
 8002d8c:	f000 80ba 	beq.w	8002f04 <_printf_i+0x19c>
 8002d90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d98:	e03a      	b.n	8002e10 <_printf_i+0xa8>
 8002d9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d9e:	2b15      	cmp	r3, #21
 8002da0:	d8f6      	bhi.n	8002d90 <_printf_i+0x28>
 8002da2:	a101      	add	r1, pc, #4	@ (adr r1, 8002da8 <_printf_i+0x40>)
 8002da4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002da8:	08002e01 	.word	0x08002e01
 8002dac:	08002e15 	.word	0x08002e15
 8002db0:	08002d91 	.word	0x08002d91
 8002db4:	08002d91 	.word	0x08002d91
 8002db8:	08002d91 	.word	0x08002d91
 8002dbc:	08002d91 	.word	0x08002d91
 8002dc0:	08002e15 	.word	0x08002e15
 8002dc4:	08002d91 	.word	0x08002d91
 8002dc8:	08002d91 	.word	0x08002d91
 8002dcc:	08002d91 	.word	0x08002d91
 8002dd0:	08002d91 	.word	0x08002d91
 8002dd4:	08002f17 	.word	0x08002f17
 8002dd8:	08002e3f 	.word	0x08002e3f
 8002ddc:	08002ed1 	.word	0x08002ed1
 8002de0:	08002d91 	.word	0x08002d91
 8002de4:	08002d91 	.word	0x08002d91
 8002de8:	08002f39 	.word	0x08002f39
 8002dec:	08002d91 	.word	0x08002d91
 8002df0:	08002e3f 	.word	0x08002e3f
 8002df4:	08002d91 	.word	0x08002d91
 8002df8:	08002d91 	.word	0x08002d91
 8002dfc:	08002ed9 	.word	0x08002ed9
 8002e00:	6833      	ldr	r3, [r6, #0]
 8002e02:	1d1a      	adds	r2, r3, #4
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6032      	str	r2, [r6, #0]
 8002e08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e10:	2301      	movs	r3, #1
 8002e12:	e09e      	b.n	8002f52 <_printf_i+0x1ea>
 8002e14:	6833      	ldr	r3, [r6, #0]
 8002e16:	6820      	ldr	r0, [r4, #0]
 8002e18:	1d19      	adds	r1, r3, #4
 8002e1a:	6031      	str	r1, [r6, #0]
 8002e1c:	0606      	lsls	r6, r0, #24
 8002e1e:	d501      	bpl.n	8002e24 <_printf_i+0xbc>
 8002e20:	681d      	ldr	r5, [r3, #0]
 8002e22:	e003      	b.n	8002e2c <_printf_i+0xc4>
 8002e24:	0645      	lsls	r5, r0, #25
 8002e26:	d5fb      	bpl.n	8002e20 <_printf_i+0xb8>
 8002e28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002e2c:	2d00      	cmp	r5, #0
 8002e2e:	da03      	bge.n	8002e38 <_printf_i+0xd0>
 8002e30:	232d      	movs	r3, #45	@ 0x2d
 8002e32:	426d      	negs	r5, r5
 8002e34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e38:	230a      	movs	r3, #10
 8002e3a:	4859      	ldr	r0, [pc, #356]	@ (8002fa0 <_printf_i+0x238>)
 8002e3c:	e011      	b.n	8002e62 <_printf_i+0xfa>
 8002e3e:	6821      	ldr	r1, [r4, #0]
 8002e40:	6833      	ldr	r3, [r6, #0]
 8002e42:	0608      	lsls	r0, r1, #24
 8002e44:	f853 5b04 	ldr.w	r5, [r3], #4
 8002e48:	d402      	bmi.n	8002e50 <_printf_i+0xe8>
 8002e4a:	0649      	lsls	r1, r1, #25
 8002e4c:	bf48      	it	mi
 8002e4e:	b2ad      	uxthmi	r5, r5
 8002e50:	2f6f      	cmp	r7, #111	@ 0x6f
 8002e52:	6033      	str	r3, [r6, #0]
 8002e54:	bf14      	ite	ne
 8002e56:	230a      	movne	r3, #10
 8002e58:	2308      	moveq	r3, #8
 8002e5a:	4851      	ldr	r0, [pc, #324]	@ (8002fa0 <_printf_i+0x238>)
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e62:	6866      	ldr	r6, [r4, #4]
 8002e64:	2e00      	cmp	r6, #0
 8002e66:	bfa8      	it	ge
 8002e68:	6821      	ldrge	r1, [r4, #0]
 8002e6a:	60a6      	str	r6, [r4, #8]
 8002e6c:	bfa4      	itt	ge
 8002e6e:	f021 0104 	bicge.w	r1, r1, #4
 8002e72:	6021      	strge	r1, [r4, #0]
 8002e74:	b90d      	cbnz	r5, 8002e7a <_printf_i+0x112>
 8002e76:	2e00      	cmp	r6, #0
 8002e78:	d04b      	beq.n	8002f12 <_printf_i+0x1aa>
 8002e7a:	4616      	mov	r6, r2
 8002e7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e80:	fb03 5711 	mls	r7, r3, r1, r5
 8002e84:	5dc7      	ldrb	r7, [r0, r7]
 8002e86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e8a:	462f      	mov	r7, r5
 8002e8c:	42bb      	cmp	r3, r7
 8002e8e:	460d      	mov	r5, r1
 8002e90:	d9f4      	bls.n	8002e7c <_printf_i+0x114>
 8002e92:	2b08      	cmp	r3, #8
 8002e94:	d10b      	bne.n	8002eae <_printf_i+0x146>
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	07df      	lsls	r7, r3, #31
 8002e9a:	d508      	bpl.n	8002eae <_printf_i+0x146>
 8002e9c:	6923      	ldr	r3, [r4, #16]
 8002e9e:	6861      	ldr	r1, [r4, #4]
 8002ea0:	4299      	cmp	r1, r3
 8002ea2:	bfde      	ittt	le
 8002ea4:	2330      	movle	r3, #48	@ 0x30
 8002ea6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002eaa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002eae:	1b92      	subs	r2, r2, r6
 8002eb0:	6122      	str	r2, [r4, #16]
 8002eb2:	464b      	mov	r3, r9
 8002eb4:	4621      	mov	r1, r4
 8002eb6:	4640      	mov	r0, r8
 8002eb8:	f8cd a000 	str.w	sl, [sp]
 8002ebc:	aa03      	add	r2, sp, #12
 8002ebe:	f7ff fee1 	bl	8002c84 <_printf_common>
 8002ec2:	3001      	adds	r0, #1
 8002ec4:	d14a      	bne.n	8002f5c <_printf_i+0x1f4>
 8002ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8002eca:	b004      	add	sp, #16
 8002ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed0:	6823      	ldr	r3, [r4, #0]
 8002ed2:	f043 0320 	orr.w	r3, r3, #32
 8002ed6:	6023      	str	r3, [r4, #0]
 8002ed8:	2778      	movs	r7, #120	@ 0x78
 8002eda:	4832      	ldr	r0, [pc, #200]	@ (8002fa4 <_printf_i+0x23c>)
 8002edc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002ee0:	6823      	ldr	r3, [r4, #0]
 8002ee2:	6831      	ldr	r1, [r6, #0]
 8002ee4:	061f      	lsls	r7, r3, #24
 8002ee6:	f851 5b04 	ldr.w	r5, [r1], #4
 8002eea:	d402      	bmi.n	8002ef2 <_printf_i+0x18a>
 8002eec:	065f      	lsls	r7, r3, #25
 8002eee:	bf48      	it	mi
 8002ef0:	b2ad      	uxthmi	r5, r5
 8002ef2:	6031      	str	r1, [r6, #0]
 8002ef4:	07d9      	lsls	r1, r3, #31
 8002ef6:	bf44      	itt	mi
 8002ef8:	f043 0320 	orrmi.w	r3, r3, #32
 8002efc:	6023      	strmi	r3, [r4, #0]
 8002efe:	b11d      	cbz	r5, 8002f08 <_printf_i+0x1a0>
 8002f00:	2310      	movs	r3, #16
 8002f02:	e7ab      	b.n	8002e5c <_printf_i+0xf4>
 8002f04:	4826      	ldr	r0, [pc, #152]	@ (8002fa0 <_printf_i+0x238>)
 8002f06:	e7e9      	b.n	8002edc <_printf_i+0x174>
 8002f08:	6823      	ldr	r3, [r4, #0]
 8002f0a:	f023 0320 	bic.w	r3, r3, #32
 8002f0e:	6023      	str	r3, [r4, #0]
 8002f10:	e7f6      	b.n	8002f00 <_printf_i+0x198>
 8002f12:	4616      	mov	r6, r2
 8002f14:	e7bd      	b.n	8002e92 <_printf_i+0x12a>
 8002f16:	6833      	ldr	r3, [r6, #0]
 8002f18:	6825      	ldr	r5, [r4, #0]
 8002f1a:	1d18      	adds	r0, r3, #4
 8002f1c:	6961      	ldr	r1, [r4, #20]
 8002f1e:	6030      	str	r0, [r6, #0]
 8002f20:	062e      	lsls	r6, r5, #24
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	d501      	bpl.n	8002f2a <_printf_i+0x1c2>
 8002f26:	6019      	str	r1, [r3, #0]
 8002f28:	e002      	b.n	8002f30 <_printf_i+0x1c8>
 8002f2a:	0668      	lsls	r0, r5, #25
 8002f2c:	d5fb      	bpl.n	8002f26 <_printf_i+0x1be>
 8002f2e:	8019      	strh	r1, [r3, #0]
 8002f30:	2300      	movs	r3, #0
 8002f32:	4616      	mov	r6, r2
 8002f34:	6123      	str	r3, [r4, #16]
 8002f36:	e7bc      	b.n	8002eb2 <_printf_i+0x14a>
 8002f38:	6833      	ldr	r3, [r6, #0]
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	1d1a      	adds	r2, r3, #4
 8002f3e:	6032      	str	r2, [r6, #0]
 8002f40:	681e      	ldr	r6, [r3, #0]
 8002f42:	6862      	ldr	r2, [r4, #4]
 8002f44:	4630      	mov	r0, r6
 8002f46:	f000 fbe4 	bl	8003712 <memchr>
 8002f4a:	b108      	cbz	r0, 8002f50 <_printf_i+0x1e8>
 8002f4c:	1b80      	subs	r0, r0, r6
 8002f4e:	6060      	str	r0, [r4, #4]
 8002f50:	6863      	ldr	r3, [r4, #4]
 8002f52:	6123      	str	r3, [r4, #16]
 8002f54:	2300      	movs	r3, #0
 8002f56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f5a:	e7aa      	b.n	8002eb2 <_printf_i+0x14a>
 8002f5c:	4632      	mov	r2, r6
 8002f5e:	4649      	mov	r1, r9
 8002f60:	4640      	mov	r0, r8
 8002f62:	6923      	ldr	r3, [r4, #16]
 8002f64:	47d0      	blx	sl
 8002f66:	3001      	adds	r0, #1
 8002f68:	d0ad      	beq.n	8002ec6 <_printf_i+0x15e>
 8002f6a:	6823      	ldr	r3, [r4, #0]
 8002f6c:	079b      	lsls	r3, r3, #30
 8002f6e:	d413      	bmi.n	8002f98 <_printf_i+0x230>
 8002f70:	68e0      	ldr	r0, [r4, #12]
 8002f72:	9b03      	ldr	r3, [sp, #12]
 8002f74:	4298      	cmp	r0, r3
 8002f76:	bfb8      	it	lt
 8002f78:	4618      	movlt	r0, r3
 8002f7a:	e7a6      	b.n	8002eca <_printf_i+0x162>
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	4632      	mov	r2, r6
 8002f80:	4649      	mov	r1, r9
 8002f82:	4640      	mov	r0, r8
 8002f84:	47d0      	blx	sl
 8002f86:	3001      	adds	r0, #1
 8002f88:	d09d      	beq.n	8002ec6 <_printf_i+0x15e>
 8002f8a:	3501      	adds	r5, #1
 8002f8c:	68e3      	ldr	r3, [r4, #12]
 8002f8e:	9903      	ldr	r1, [sp, #12]
 8002f90:	1a5b      	subs	r3, r3, r1
 8002f92:	42ab      	cmp	r3, r5
 8002f94:	dcf2      	bgt.n	8002f7c <_printf_i+0x214>
 8002f96:	e7eb      	b.n	8002f70 <_printf_i+0x208>
 8002f98:	2500      	movs	r5, #0
 8002f9a:	f104 0619 	add.w	r6, r4, #25
 8002f9e:	e7f5      	b.n	8002f8c <_printf_i+0x224>
 8002fa0:	08006e20 	.word	0x08006e20
 8002fa4:	08006e31 	.word	0x08006e31

08002fa8 <_scanf_float>:
 8002fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fac:	b087      	sub	sp, #28
 8002fae:	9303      	str	r3, [sp, #12]
 8002fb0:	688b      	ldr	r3, [r1, #8]
 8002fb2:	4617      	mov	r7, r2
 8002fb4:	1e5a      	subs	r2, r3, #1
 8002fb6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8002fba:	bf82      	ittt	hi
 8002fbc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8002fc0:	eb03 0b05 	addhi.w	fp, r3, r5
 8002fc4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8002fc8:	460a      	mov	r2, r1
 8002fca:	f04f 0500 	mov.w	r5, #0
 8002fce:	bf88      	it	hi
 8002fd0:	608b      	strhi	r3, [r1, #8]
 8002fd2:	680b      	ldr	r3, [r1, #0]
 8002fd4:	4680      	mov	r8, r0
 8002fd6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8002fda:	f842 3b1c 	str.w	r3, [r2], #28
 8002fde:	460c      	mov	r4, r1
 8002fe0:	bf98      	it	ls
 8002fe2:	f04f 0b00 	movls.w	fp, #0
 8002fe6:	4616      	mov	r6, r2
 8002fe8:	46aa      	mov	sl, r5
 8002fea:	46a9      	mov	r9, r5
 8002fec:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8002ff0:	9201      	str	r2, [sp, #4]
 8002ff2:	9502      	str	r5, [sp, #8]
 8002ff4:	68a2      	ldr	r2, [r4, #8]
 8002ff6:	b152      	cbz	r2, 800300e <_scanf_float+0x66>
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	2b4e      	cmp	r3, #78	@ 0x4e
 8002ffe:	d865      	bhi.n	80030cc <_scanf_float+0x124>
 8003000:	2b40      	cmp	r3, #64	@ 0x40
 8003002:	d83d      	bhi.n	8003080 <_scanf_float+0xd8>
 8003004:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003008:	b2c8      	uxtb	r0, r1
 800300a:	280e      	cmp	r0, #14
 800300c:	d93b      	bls.n	8003086 <_scanf_float+0xde>
 800300e:	f1b9 0f00 	cmp.w	r9, #0
 8003012:	d003      	beq.n	800301c <_scanf_float+0x74>
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800301a:	6023      	str	r3, [r4, #0]
 800301c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003020:	f1ba 0f01 	cmp.w	sl, #1
 8003024:	f200 8118 	bhi.w	8003258 <_scanf_float+0x2b0>
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	429e      	cmp	r6, r3
 800302c:	f200 8109 	bhi.w	8003242 <_scanf_float+0x29a>
 8003030:	2001      	movs	r0, #1
 8003032:	b007      	add	sp, #28
 8003034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003038:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800303c:	2a0d      	cmp	r2, #13
 800303e:	d8e6      	bhi.n	800300e <_scanf_float+0x66>
 8003040:	a101      	add	r1, pc, #4	@ (adr r1, 8003048 <_scanf_float+0xa0>)
 8003042:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003046:	bf00      	nop
 8003048:	0800318f 	.word	0x0800318f
 800304c:	0800300f 	.word	0x0800300f
 8003050:	0800300f 	.word	0x0800300f
 8003054:	0800300f 	.word	0x0800300f
 8003058:	080031ef 	.word	0x080031ef
 800305c:	080031c7 	.word	0x080031c7
 8003060:	0800300f 	.word	0x0800300f
 8003064:	0800300f 	.word	0x0800300f
 8003068:	0800319d 	.word	0x0800319d
 800306c:	0800300f 	.word	0x0800300f
 8003070:	0800300f 	.word	0x0800300f
 8003074:	0800300f 	.word	0x0800300f
 8003078:	0800300f 	.word	0x0800300f
 800307c:	08003155 	.word	0x08003155
 8003080:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003084:	e7da      	b.n	800303c <_scanf_float+0x94>
 8003086:	290e      	cmp	r1, #14
 8003088:	d8c1      	bhi.n	800300e <_scanf_float+0x66>
 800308a:	a001      	add	r0, pc, #4	@ (adr r0, 8003090 <_scanf_float+0xe8>)
 800308c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003090:	08003145 	.word	0x08003145
 8003094:	0800300f 	.word	0x0800300f
 8003098:	08003145 	.word	0x08003145
 800309c:	080031db 	.word	0x080031db
 80030a0:	0800300f 	.word	0x0800300f
 80030a4:	080030ed 	.word	0x080030ed
 80030a8:	0800312b 	.word	0x0800312b
 80030ac:	0800312b 	.word	0x0800312b
 80030b0:	0800312b 	.word	0x0800312b
 80030b4:	0800312b 	.word	0x0800312b
 80030b8:	0800312b 	.word	0x0800312b
 80030bc:	0800312b 	.word	0x0800312b
 80030c0:	0800312b 	.word	0x0800312b
 80030c4:	0800312b 	.word	0x0800312b
 80030c8:	0800312b 	.word	0x0800312b
 80030cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80030ce:	d809      	bhi.n	80030e4 <_scanf_float+0x13c>
 80030d0:	2b60      	cmp	r3, #96	@ 0x60
 80030d2:	d8b1      	bhi.n	8003038 <_scanf_float+0x90>
 80030d4:	2b54      	cmp	r3, #84	@ 0x54
 80030d6:	d07b      	beq.n	80031d0 <_scanf_float+0x228>
 80030d8:	2b59      	cmp	r3, #89	@ 0x59
 80030da:	d198      	bne.n	800300e <_scanf_float+0x66>
 80030dc:	2d07      	cmp	r5, #7
 80030de:	d196      	bne.n	800300e <_scanf_float+0x66>
 80030e0:	2508      	movs	r5, #8
 80030e2:	e02c      	b.n	800313e <_scanf_float+0x196>
 80030e4:	2b74      	cmp	r3, #116	@ 0x74
 80030e6:	d073      	beq.n	80031d0 <_scanf_float+0x228>
 80030e8:	2b79      	cmp	r3, #121	@ 0x79
 80030ea:	e7f6      	b.n	80030da <_scanf_float+0x132>
 80030ec:	6821      	ldr	r1, [r4, #0]
 80030ee:	05c8      	lsls	r0, r1, #23
 80030f0:	d51b      	bpl.n	800312a <_scanf_float+0x182>
 80030f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80030f6:	6021      	str	r1, [r4, #0]
 80030f8:	f109 0901 	add.w	r9, r9, #1
 80030fc:	f1bb 0f00 	cmp.w	fp, #0
 8003100:	d003      	beq.n	800310a <_scanf_float+0x162>
 8003102:	3201      	adds	r2, #1
 8003104:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003108:	60a2      	str	r2, [r4, #8]
 800310a:	68a3      	ldr	r3, [r4, #8]
 800310c:	3b01      	subs	r3, #1
 800310e:	60a3      	str	r3, [r4, #8]
 8003110:	6923      	ldr	r3, [r4, #16]
 8003112:	3301      	adds	r3, #1
 8003114:	6123      	str	r3, [r4, #16]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3b01      	subs	r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	607b      	str	r3, [r7, #4]
 800311e:	f340 8087 	ble.w	8003230 <_scanf_float+0x288>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	3301      	adds	r3, #1
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	e764      	b.n	8002ff4 <_scanf_float+0x4c>
 800312a:	eb1a 0105 	adds.w	r1, sl, r5
 800312e:	f47f af6e 	bne.w	800300e <_scanf_float+0x66>
 8003132:	460d      	mov	r5, r1
 8003134:	468a      	mov	sl, r1
 8003136:	6822      	ldr	r2, [r4, #0]
 8003138:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800313c:	6022      	str	r2, [r4, #0]
 800313e:	f806 3b01 	strb.w	r3, [r6], #1
 8003142:	e7e2      	b.n	800310a <_scanf_float+0x162>
 8003144:	6822      	ldr	r2, [r4, #0]
 8003146:	0610      	lsls	r0, r2, #24
 8003148:	f57f af61 	bpl.w	800300e <_scanf_float+0x66>
 800314c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003150:	6022      	str	r2, [r4, #0]
 8003152:	e7f4      	b.n	800313e <_scanf_float+0x196>
 8003154:	f1ba 0f00 	cmp.w	sl, #0
 8003158:	d10e      	bne.n	8003178 <_scanf_float+0x1d0>
 800315a:	f1b9 0f00 	cmp.w	r9, #0
 800315e:	d10e      	bne.n	800317e <_scanf_float+0x1d6>
 8003160:	6822      	ldr	r2, [r4, #0]
 8003162:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003166:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800316a:	d108      	bne.n	800317e <_scanf_float+0x1d6>
 800316c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003170:	f04f 0a01 	mov.w	sl, #1
 8003174:	6022      	str	r2, [r4, #0]
 8003176:	e7e2      	b.n	800313e <_scanf_float+0x196>
 8003178:	f1ba 0f02 	cmp.w	sl, #2
 800317c:	d055      	beq.n	800322a <_scanf_float+0x282>
 800317e:	2d01      	cmp	r5, #1
 8003180:	d002      	beq.n	8003188 <_scanf_float+0x1e0>
 8003182:	2d04      	cmp	r5, #4
 8003184:	f47f af43 	bne.w	800300e <_scanf_float+0x66>
 8003188:	3501      	adds	r5, #1
 800318a:	b2ed      	uxtb	r5, r5
 800318c:	e7d7      	b.n	800313e <_scanf_float+0x196>
 800318e:	f1ba 0f01 	cmp.w	sl, #1
 8003192:	f47f af3c 	bne.w	800300e <_scanf_float+0x66>
 8003196:	f04f 0a02 	mov.w	sl, #2
 800319a:	e7d0      	b.n	800313e <_scanf_float+0x196>
 800319c:	b97d      	cbnz	r5, 80031be <_scanf_float+0x216>
 800319e:	f1b9 0f00 	cmp.w	r9, #0
 80031a2:	f47f af37 	bne.w	8003014 <_scanf_float+0x6c>
 80031a6:	6822      	ldr	r2, [r4, #0]
 80031a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80031ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80031b0:	f040 8103 	bne.w	80033ba <_scanf_float+0x412>
 80031b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80031b8:	2501      	movs	r5, #1
 80031ba:	6022      	str	r2, [r4, #0]
 80031bc:	e7bf      	b.n	800313e <_scanf_float+0x196>
 80031be:	2d03      	cmp	r5, #3
 80031c0:	d0e2      	beq.n	8003188 <_scanf_float+0x1e0>
 80031c2:	2d05      	cmp	r5, #5
 80031c4:	e7de      	b.n	8003184 <_scanf_float+0x1dc>
 80031c6:	2d02      	cmp	r5, #2
 80031c8:	f47f af21 	bne.w	800300e <_scanf_float+0x66>
 80031cc:	2503      	movs	r5, #3
 80031ce:	e7b6      	b.n	800313e <_scanf_float+0x196>
 80031d0:	2d06      	cmp	r5, #6
 80031d2:	f47f af1c 	bne.w	800300e <_scanf_float+0x66>
 80031d6:	2507      	movs	r5, #7
 80031d8:	e7b1      	b.n	800313e <_scanf_float+0x196>
 80031da:	6822      	ldr	r2, [r4, #0]
 80031dc:	0591      	lsls	r1, r2, #22
 80031de:	f57f af16 	bpl.w	800300e <_scanf_float+0x66>
 80031e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80031e6:	6022      	str	r2, [r4, #0]
 80031e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80031ec:	e7a7      	b.n	800313e <_scanf_float+0x196>
 80031ee:	6822      	ldr	r2, [r4, #0]
 80031f0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80031f4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80031f8:	d006      	beq.n	8003208 <_scanf_float+0x260>
 80031fa:	0550      	lsls	r0, r2, #21
 80031fc:	f57f af07 	bpl.w	800300e <_scanf_float+0x66>
 8003200:	f1b9 0f00 	cmp.w	r9, #0
 8003204:	f000 80d9 	beq.w	80033ba <_scanf_float+0x412>
 8003208:	0591      	lsls	r1, r2, #22
 800320a:	bf58      	it	pl
 800320c:	9902      	ldrpl	r1, [sp, #8]
 800320e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003212:	bf58      	it	pl
 8003214:	eba9 0101 	subpl.w	r1, r9, r1
 8003218:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800321c:	f04f 0900 	mov.w	r9, #0
 8003220:	bf58      	it	pl
 8003222:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003226:	6022      	str	r2, [r4, #0]
 8003228:	e789      	b.n	800313e <_scanf_float+0x196>
 800322a:	f04f 0a03 	mov.w	sl, #3
 800322e:	e786      	b.n	800313e <_scanf_float+0x196>
 8003230:	4639      	mov	r1, r7
 8003232:	4640      	mov	r0, r8
 8003234:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8003238:	4798      	blx	r3
 800323a:	2800      	cmp	r0, #0
 800323c:	f43f aeda 	beq.w	8002ff4 <_scanf_float+0x4c>
 8003240:	e6e5      	b.n	800300e <_scanf_float+0x66>
 8003242:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003246:	463a      	mov	r2, r7
 8003248:	4640      	mov	r0, r8
 800324a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800324e:	4798      	blx	r3
 8003250:	6923      	ldr	r3, [r4, #16]
 8003252:	3b01      	subs	r3, #1
 8003254:	6123      	str	r3, [r4, #16]
 8003256:	e6e7      	b.n	8003028 <_scanf_float+0x80>
 8003258:	1e6b      	subs	r3, r5, #1
 800325a:	2b06      	cmp	r3, #6
 800325c:	d824      	bhi.n	80032a8 <_scanf_float+0x300>
 800325e:	2d02      	cmp	r5, #2
 8003260:	d836      	bhi.n	80032d0 <_scanf_float+0x328>
 8003262:	9b01      	ldr	r3, [sp, #4]
 8003264:	429e      	cmp	r6, r3
 8003266:	f67f aee3 	bls.w	8003030 <_scanf_float+0x88>
 800326a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800326e:	463a      	mov	r2, r7
 8003270:	4640      	mov	r0, r8
 8003272:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003276:	4798      	blx	r3
 8003278:	6923      	ldr	r3, [r4, #16]
 800327a:	3b01      	subs	r3, #1
 800327c:	6123      	str	r3, [r4, #16]
 800327e:	e7f0      	b.n	8003262 <_scanf_float+0x2ba>
 8003280:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003284:	463a      	mov	r2, r7
 8003286:	4640      	mov	r0, r8
 8003288:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800328c:	4798      	blx	r3
 800328e:	6923      	ldr	r3, [r4, #16]
 8003290:	3b01      	subs	r3, #1
 8003292:	6123      	str	r3, [r4, #16]
 8003294:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003298:	fa5f fa8a 	uxtb.w	sl, sl
 800329c:	f1ba 0f02 	cmp.w	sl, #2
 80032a0:	d1ee      	bne.n	8003280 <_scanf_float+0x2d8>
 80032a2:	3d03      	subs	r5, #3
 80032a4:	b2ed      	uxtb	r5, r5
 80032a6:	1b76      	subs	r6, r6, r5
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	05da      	lsls	r2, r3, #23
 80032ac:	d530      	bpl.n	8003310 <_scanf_float+0x368>
 80032ae:	055b      	lsls	r3, r3, #21
 80032b0:	d511      	bpl.n	80032d6 <_scanf_float+0x32e>
 80032b2:	9b01      	ldr	r3, [sp, #4]
 80032b4:	429e      	cmp	r6, r3
 80032b6:	f67f aebb 	bls.w	8003030 <_scanf_float+0x88>
 80032ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80032be:	463a      	mov	r2, r7
 80032c0:	4640      	mov	r0, r8
 80032c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80032c6:	4798      	blx	r3
 80032c8:	6923      	ldr	r3, [r4, #16]
 80032ca:	3b01      	subs	r3, #1
 80032cc:	6123      	str	r3, [r4, #16]
 80032ce:	e7f0      	b.n	80032b2 <_scanf_float+0x30a>
 80032d0:	46aa      	mov	sl, r5
 80032d2:	46b3      	mov	fp, r6
 80032d4:	e7de      	b.n	8003294 <_scanf_float+0x2ec>
 80032d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80032da:	6923      	ldr	r3, [r4, #16]
 80032dc:	2965      	cmp	r1, #101	@ 0x65
 80032de:	f103 33ff 	add.w	r3, r3, #4294967295
 80032e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80032e6:	6123      	str	r3, [r4, #16]
 80032e8:	d00c      	beq.n	8003304 <_scanf_float+0x35c>
 80032ea:	2945      	cmp	r1, #69	@ 0x45
 80032ec:	d00a      	beq.n	8003304 <_scanf_float+0x35c>
 80032ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80032f2:	463a      	mov	r2, r7
 80032f4:	4640      	mov	r0, r8
 80032f6:	4798      	blx	r3
 80032f8:	6923      	ldr	r3, [r4, #16]
 80032fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80032fe:	3b01      	subs	r3, #1
 8003300:	1eb5      	subs	r5, r6, #2
 8003302:	6123      	str	r3, [r4, #16]
 8003304:	463a      	mov	r2, r7
 8003306:	4640      	mov	r0, r8
 8003308:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800330c:	4798      	blx	r3
 800330e:	462e      	mov	r6, r5
 8003310:	6822      	ldr	r2, [r4, #0]
 8003312:	f012 0210 	ands.w	r2, r2, #16
 8003316:	d001      	beq.n	800331c <_scanf_float+0x374>
 8003318:	2000      	movs	r0, #0
 800331a:	e68a      	b.n	8003032 <_scanf_float+0x8a>
 800331c:	7032      	strb	r2, [r6, #0]
 800331e:	6823      	ldr	r3, [r4, #0]
 8003320:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003324:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003328:	d11c      	bne.n	8003364 <_scanf_float+0x3bc>
 800332a:	9b02      	ldr	r3, [sp, #8]
 800332c:	454b      	cmp	r3, r9
 800332e:	eba3 0209 	sub.w	r2, r3, r9
 8003332:	d123      	bne.n	800337c <_scanf_float+0x3d4>
 8003334:	2200      	movs	r2, #0
 8003336:	4640      	mov	r0, r8
 8003338:	9901      	ldr	r1, [sp, #4]
 800333a:	f002 fbed 	bl	8005b18 <_strtod_r>
 800333e:	9b03      	ldr	r3, [sp, #12]
 8003340:	6825      	ldr	r5, [r4, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f015 0f02 	tst.w	r5, #2
 8003348:	4606      	mov	r6, r0
 800334a:	460f      	mov	r7, r1
 800334c:	f103 0204 	add.w	r2, r3, #4
 8003350:	d01f      	beq.n	8003392 <_scanf_float+0x3ea>
 8003352:	9903      	ldr	r1, [sp, #12]
 8003354:	600a      	str	r2, [r1, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	e9c3 6700 	strd	r6, r7, [r3]
 800335c:	68e3      	ldr	r3, [r4, #12]
 800335e:	3301      	adds	r3, #1
 8003360:	60e3      	str	r3, [r4, #12]
 8003362:	e7d9      	b.n	8003318 <_scanf_float+0x370>
 8003364:	9b04      	ldr	r3, [sp, #16]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0e4      	beq.n	8003334 <_scanf_float+0x38c>
 800336a:	9905      	ldr	r1, [sp, #20]
 800336c:	230a      	movs	r3, #10
 800336e:	4640      	mov	r0, r8
 8003370:	3101      	adds	r1, #1
 8003372:	f002 fc51 	bl	8005c18 <_strtol_r>
 8003376:	9b04      	ldr	r3, [sp, #16]
 8003378:	9e05      	ldr	r6, [sp, #20]
 800337a:	1ac2      	subs	r2, r0, r3
 800337c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8003380:	429e      	cmp	r6, r3
 8003382:	bf28      	it	cs
 8003384:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003388:	4630      	mov	r0, r6
 800338a:	490d      	ldr	r1, [pc, #52]	@ (80033c0 <_scanf_float+0x418>)
 800338c:	f000 f8de 	bl	800354c <siprintf>
 8003390:	e7d0      	b.n	8003334 <_scanf_float+0x38c>
 8003392:	076d      	lsls	r5, r5, #29
 8003394:	d4dd      	bmi.n	8003352 <_scanf_float+0x3aa>
 8003396:	9d03      	ldr	r5, [sp, #12]
 8003398:	602a      	str	r2, [r5, #0]
 800339a:	681d      	ldr	r5, [r3, #0]
 800339c:	4602      	mov	r2, r0
 800339e:	460b      	mov	r3, r1
 80033a0:	f7fd fb34 	bl	8000a0c <__aeabi_dcmpun>
 80033a4:	b120      	cbz	r0, 80033b0 <_scanf_float+0x408>
 80033a6:	4807      	ldr	r0, [pc, #28]	@ (80033c4 <_scanf_float+0x41c>)
 80033a8:	f000 f9c2 	bl	8003730 <nanf>
 80033ac:	6028      	str	r0, [r5, #0]
 80033ae:	e7d5      	b.n	800335c <_scanf_float+0x3b4>
 80033b0:	4630      	mov	r0, r6
 80033b2:	4639      	mov	r1, r7
 80033b4:	f7fd fb88 	bl	8000ac8 <__aeabi_d2f>
 80033b8:	e7f8      	b.n	80033ac <_scanf_float+0x404>
 80033ba:	f04f 0900 	mov.w	r9, #0
 80033be:	e62d      	b.n	800301c <_scanf_float+0x74>
 80033c0:	08006e42 	.word	0x08006e42
 80033c4:	080071dd 	.word	0x080071dd

080033c8 <std>:
 80033c8:	2300      	movs	r3, #0
 80033ca:	b510      	push	{r4, lr}
 80033cc:	4604      	mov	r4, r0
 80033ce:	e9c0 3300 	strd	r3, r3, [r0]
 80033d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80033d6:	6083      	str	r3, [r0, #8]
 80033d8:	8181      	strh	r1, [r0, #12]
 80033da:	6643      	str	r3, [r0, #100]	@ 0x64
 80033dc:	81c2      	strh	r2, [r0, #14]
 80033de:	6183      	str	r3, [r0, #24]
 80033e0:	4619      	mov	r1, r3
 80033e2:	2208      	movs	r2, #8
 80033e4:	305c      	adds	r0, #92	@ 0x5c
 80033e6:	f000 f914 	bl	8003612 <memset>
 80033ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003420 <std+0x58>)
 80033ec:	6224      	str	r4, [r4, #32]
 80033ee:	6263      	str	r3, [r4, #36]	@ 0x24
 80033f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003424 <std+0x5c>)
 80033f2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80033f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003428 <std+0x60>)
 80033f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80033f8:	4b0c      	ldr	r3, [pc, #48]	@ (800342c <std+0x64>)
 80033fa:	6323      	str	r3, [r4, #48]	@ 0x30
 80033fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003430 <std+0x68>)
 80033fe:	429c      	cmp	r4, r3
 8003400:	d006      	beq.n	8003410 <std+0x48>
 8003402:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003406:	4294      	cmp	r4, r2
 8003408:	d002      	beq.n	8003410 <std+0x48>
 800340a:	33d0      	adds	r3, #208	@ 0xd0
 800340c:	429c      	cmp	r4, r3
 800340e:	d105      	bne.n	800341c <std+0x54>
 8003410:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003418:	f000 b978 	b.w	800370c <__retarget_lock_init_recursive>
 800341c:	bd10      	pop	{r4, pc}
 800341e:	bf00      	nop
 8003420:	0800358d 	.word	0x0800358d
 8003424:	080035af 	.word	0x080035af
 8003428:	080035e7 	.word	0x080035e7
 800342c:	0800360b 	.word	0x0800360b
 8003430:	200002b4 	.word	0x200002b4

08003434 <stdio_exit_handler>:
 8003434:	4a02      	ldr	r2, [pc, #8]	@ (8003440 <stdio_exit_handler+0xc>)
 8003436:	4903      	ldr	r1, [pc, #12]	@ (8003444 <stdio_exit_handler+0x10>)
 8003438:	4803      	ldr	r0, [pc, #12]	@ (8003448 <stdio_exit_handler+0x14>)
 800343a:	f000 b869 	b.w	8003510 <_fwalk_sglue>
 800343e:	bf00      	nop
 8003440:	2000000c 	.word	0x2000000c
 8003444:	08005fcd 	.word	0x08005fcd
 8003448:	2000001c 	.word	0x2000001c

0800344c <cleanup_stdio>:
 800344c:	6841      	ldr	r1, [r0, #4]
 800344e:	4b0c      	ldr	r3, [pc, #48]	@ (8003480 <cleanup_stdio+0x34>)
 8003450:	b510      	push	{r4, lr}
 8003452:	4299      	cmp	r1, r3
 8003454:	4604      	mov	r4, r0
 8003456:	d001      	beq.n	800345c <cleanup_stdio+0x10>
 8003458:	f002 fdb8 	bl	8005fcc <_fflush_r>
 800345c:	68a1      	ldr	r1, [r4, #8]
 800345e:	4b09      	ldr	r3, [pc, #36]	@ (8003484 <cleanup_stdio+0x38>)
 8003460:	4299      	cmp	r1, r3
 8003462:	d002      	beq.n	800346a <cleanup_stdio+0x1e>
 8003464:	4620      	mov	r0, r4
 8003466:	f002 fdb1 	bl	8005fcc <_fflush_r>
 800346a:	68e1      	ldr	r1, [r4, #12]
 800346c:	4b06      	ldr	r3, [pc, #24]	@ (8003488 <cleanup_stdio+0x3c>)
 800346e:	4299      	cmp	r1, r3
 8003470:	d004      	beq.n	800347c <cleanup_stdio+0x30>
 8003472:	4620      	mov	r0, r4
 8003474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003478:	f002 bda8 	b.w	8005fcc <_fflush_r>
 800347c:	bd10      	pop	{r4, pc}
 800347e:	bf00      	nop
 8003480:	200002b4 	.word	0x200002b4
 8003484:	2000031c 	.word	0x2000031c
 8003488:	20000384 	.word	0x20000384

0800348c <global_stdio_init.part.0>:
 800348c:	b510      	push	{r4, lr}
 800348e:	4b0b      	ldr	r3, [pc, #44]	@ (80034bc <global_stdio_init.part.0+0x30>)
 8003490:	4c0b      	ldr	r4, [pc, #44]	@ (80034c0 <global_stdio_init.part.0+0x34>)
 8003492:	4a0c      	ldr	r2, [pc, #48]	@ (80034c4 <global_stdio_init.part.0+0x38>)
 8003494:	4620      	mov	r0, r4
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	2104      	movs	r1, #4
 800349a:	2200      	movs	r2, #0
 800349c:	f7ff ff94 	bl	80033c8 <std>
 80034a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80034a4:	2201      	movs	r2, #1
 80034a6:	2109      	movs	r1, #9
 80034a8:	f7ff ff8e 	bl	80033c8 <std>
 80034ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80034b0:	2202      	movs	r2, #2
 80034b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034b6:	2112      	movs	r1, #18
 80034b8:	f7ff bf86 	b.w	80033c8 <std>
 80034bc:	200003ec 	.word	0x200003ec
 80034c0:	200002b4 	.word	0x200002b4
 80034c4:	08003435 	.word	0x08003435

080034c8 <__sfp_lock_acquire>:
 80034c8:	4801      	ldr	r0, [pc, #4]	@ (80034d0 <__sfp_lock_acquire+0x8>)
 80034ca:	f000 b920 	b.w	800370e <__retarget_lock_acquire_recursive>
 80034ce:	bf00      	nop
 80034d0:	200003f5 	.word	0x200003f5

080034d4 <__sfp_lock_release>:
 80034d4:	4801      	ldr	r0, [pc, #4]	@ (80034dc <__sfp_lock_release+0x8>)
 80034d6:	f000 b91b 	b.w	8003710 <__retarget_lock_release_recursive>
 80034da:	bf00      	nop
 80034dc:	200003f5 	.word	0x200003f5

080034e0 <__sinit>:
 80034e0:	b510      	push	{r4, lr}
 80034e2:	4604      	mov	r4, r0
 80034e4:	f7ff fff0 	bl	80034c8 <__sfp_lock_acquire>
 80034e8:	6a23      	ldr	r3, [r4, #32]
 80034ea:	b11b      	cbz	r3, 80034f4 <__sinit+0x14>
 80034ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034f0:	f7ff bff0 	b.w	80034d4 <__sfp_lock_release>
 80034f4:	4b04      	ldr	r3, [pc, #16]	@ (8003508 <__sinit+0x28>)
 80034f6:	6223      	str	r3, [r4, #32]
 80034f8:	4b04      	ldr	r3, [pc, #16]	@ (800350c <__sinit+0x2c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1f5      	bne.n	80034ec <__sinit+0xc>
 8003500:	f7ff ffc4 	bl	800348c <global_stdio_init.part.0>
 8003504:	e7f2      	b.n	80034ec <__sinit+0xc>
 8003506:	bf00      	nop
 8003508:	0800344d 	.word	0x0800344d
 800350c:	200003ec 	.word	0x200003ec

08003510 <_fwalk_sglue>:
 8003510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003514:	4607      	mov	r7, r0
 8003516:	4688      	mov	r8, r1
 8003518:	4614      	mov	r4, r2
 800351a:	2600      	movs	r6, #0
 800351c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003520:	f1b9 0901 	subs.w	r9, r9, #1
 8003524:	d505      	bpl.n	8003532 <_fwalk_sglue+0x22>
 8003526:	6824      	ldr	r4, [r4, #0]
 8003528:	2c00      	cmp	r4, #0
 800352a:	d1f7      	bne.n	800351c <_fwalk_sglue+0xc>
 800352c:	4630      	mov	r0, r6
 800352e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003532:	89ab      	ldrh	r3, [r5, #12]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d907      	bls.n	8003548 <_fwalk_sglue+0x38>
 8003538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800353c:	3301      	adds	r3, #1
 800353e:	d003      	beq.n	8003548 <_fwalk_sglue+0x38>
 8003540:	4629      	mov	r1, r5
 8003542:	4638      	mov	r0, r7
 8003544:	47c0      	blx	r8
 8003546:	4306      	orrs	r6, r0
 8003548:	3568      	adds	r5, #104	@ 0x68
 800354a:	e7e9      	b.n	8003520 <_fwalk_sglue+0x10>

0800354c <siprintf>:
 800354c:	b40e      	push	{r1, r2, r3}
 800354e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003552:	b500      	push	{lr}
 8003554:	b09c      	sub	sp, #112	@ 0x70
 8003556:	ab1d      	add	r3, sp, #116	@ 0x74
 8003558:	9002      	str	r0, [sp, #8]
 800355a:	9006      	str	r0, [sp, #24]
 800355c:	9107      	str	r1, [sp, #28]
 800355e:	9104      	str	r1, [sp, #16]
 8003560:	4808      	ldr	r0, [pc, #32]	@ (8003584 <siprintf+0x38>)
 8003562:	4909      	ldr	r1, [pc, #36]	@ (8003588 <siprintf+0x3c>)
 8003564:	f853 2b04 	ldr.w	r2, [r3], #4
 8003568:	9105      	str	r1, [sp, #20]
 800356a:	6800      	ldr	r0, [r0, #0]
 800356c:	a902      	add	r1, sp, #8
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	f002 fbb0 	bl	8005cd4 <_svfiprintf_r>
 8003574:	2200      	movs	r2, #0
 8003576:	9b02      	ldr	r3, [sp, #8]
 8003578:	701a      	strb	r2, [r3, #0]
 800357a:	b01c      	add	sp, #112	@ 0x70
 800357c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003580:	b003      	add	sp, #12
 8003582:	4770      	bx	lr
 8003584:	20000018 	.word	0x20000018
 8003588:	ffff0208 	.word	0xffff0208

0800358c <__sread>:
 800358c:	b510      	push	{r4, lr}
 800358e:	460c      	mov	r4, r1
 8003590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003594:	f000 f86c 	bl	8003670 <_read_r>
 8003598:	2800      	cmp	r0, #0
 800359a:	bfab      	itete	ge
 800359c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800359e:	89a3      	ldrhlt	r3, [r4, #12]
 80035a0:	181b      	addge	r3, r3, r0
 80035a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80035a6:	bfac      	ite	ge
 80035a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80035aa:	81a3      	strhlt	r3, [r4, #12]
 80035ac:	bd10      	pop	{r4, pc}

080035ae <__swrite>:
 80035ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035b2:	461f      	mov	r7, r3
 80035b4:	898b      	ldrh	r3, [r1, #12]
 80035b6:	4605      	mov	r5, r0
 80035b8:	05db      	lsls	r3, r3, #23
 80035ba:	460c      	mov	r4, r1
 80035bc:	4616      	mov	r6, r2
 80035be:	d505      	bpl.n	80035cc <__swrite+0x1e>
 80035c0:	2302      	movs	r3, #2
 80035c2:	2200      	movs	r2, #0
 80035c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035c8:	f000 f840 	bl	800364c <_lseek_r>
 80035cc:	89a3      	ldrh	r3, [r4, #12]
 80035ce:	4632      	mov	r2, r6
 80035d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035d4:	81a3      	strh	r3, [r4, #12]
 80035d6:	4628      	mov	r0, r5
 80035d8:	463b      	mov	r3, r7
 80035da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035e2:	f000 b857 	b.w	8003694 <_write_r>

080035e6 <__sseek>:
 80035e6:	b510      	push	{r4, lr}
 80035e8:	460c      	mov	r4, r1
 80035ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035ee:	f000 f82d 	bl	800364c <_lseek_r>
 80035f2:	1c43      	adds	r3, r0, #1
 80035f4:	89a3      	ldrh	r3, [r4, #12]
 80035f6:	bf15      	itete	ne
 80035f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80035fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80035fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003602:	81a3      	strheq	r3, [r4, #12]
 8003604:	bf18      	it	ne
 8003606:	81a3      	strhne	r3, [r4, #12]
 8003608:	bd10      	pop	{r4, pc}

0800360a <__sclose>:
 800360a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800360e:	f000 b80d 	b.w	800362c <_close_r>

08003612 <memset>:
 8003612:	4603      	mov	r3, r0
 8003614:	4402      	add	r2, r0
 8003616:	4293      	cmp	r3, r2
 8003618:	d100      	bne.n	800361c <memset+0xa>
 800361a:	4770      	bx	lr
 800361c:	f803 1b01 	strb.w	r1, [r3], #1
 8003620:	e7f9      	b.n	8003616 <memset+0x4>
	...

08003624 <_localeconv_r>:
 8003624:	4800      	ldr	r0, [pc, #0]	@ (8003628 <_localeconv_r+0x4>)
 8003626:	4770      	bx	lr
 8003628:	20000158 	.word	0x20000158

0800362c <_close_r>:
 800362c:	b538      	push	{r3, r4, r5, lr}
 800362e:	2300      	movs	r3, #0
 8003630:	4d05      	ldr	r5, [pc, #20]	@ (8003648 <_close_r+0x1c>)
 8003632:	4604      	mov	r4, r0
 8003634:	4608      	mov	r0, r1
 8003636:	602b      	str	r3, [r5, #0]
 8003638:	f7fd fec9 	bl	80013ce <_close>
 800363c:	1c43      	adds	r3, r0, #1
 800363e:	d102      	bne.n	8003646 <_close_r+0x1a>
 8003640:	682b      	ldr	r3, [r5, #0]
 8003642:	b103      	cbz	r3, 8003646 <_close_r+0x1a>
 8003644:	6023      	str	r3, [r4, #0]
 8003646:	bd38      	pop	{r3, r4, r5, pc}
 8003648:	200003f0 	.word	0x200003f0

0800364c <_lseek_r>:
 800364c:	b538      	push	{r3, r4, r5, lr}
 800364e:	4604      	mov	r4, r0
 8003650:	4608      	mov	r0, r1
 8003652:	4611      	mov	r1, r2
 8003654:	2200      	movs	r2, #0
 8003656:	4d05      	ldr	r5, [pc, #20]	@ (800366c <_lseek_r+0x20>)
 8003658:	602a      	str	r2, [r5, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	f7fd fedb 	bl	8001416 <_lseek>
 8003660:	1c43      	adds	r3, r0, #1
 8003662:	d102      	bne.n	800366a <_lseek_r+0x1e>
 8003664:	682b      	ldr	r3, [r5, #0]
 8003666:	b103      	cbz	r3, 800366a <_lseek_r+0x1e>
 8003668:	6023      	str	r3, [r4, #0]
 800366a:	bd38      	pop	{r3, r4, r5, pc}
 800366c:	200003f0 	.word	0x200003f0

08003670 <_read_r>:
 8003670:	b538      	push	{r3, r4, r5, lr}
 8003672:	4604      	mov	r4, r0
 8003674:	4608      	mov	r0, r1
 8003676:	4611      	mov	r1, r2
 8003678:	2200      	movs	r2, #0
 800367a:	4d05      	ldr	r5, [pc, #20]	@ (8003690 <_read_r+0x20>)
 800367c:	602a      	str	r2, [r5, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	f7fd fe6c 	bl	800135c <_read>
 8003684:	1c43      	adds	r3, r0, #1
 8003686:	d102      	bne.n	800368e <_read_r+0x1e>
 8003688:	682b      	ldr	r3, [r5, #0]
 800368a:	b103      	cbz	r3, 800368e <_read_r+0x1e>
 800368c:	6023      	str	r3, [r4, #0]
 800368e:	bd38      	pop	{r3, r4, r5, pc}
 8003690:	200003f0 	.word	0x200003f0

08003694 <_write_r>:
 8003694:	b538      	push	{r3, r4, r5, lr}
 8003696:	4604      	mov	r4, r0
 8003698:	4608      	mov	r0, r1
 800369a:	4611      	mov	r1, r2
 800369c:	2200      	movs	r2, #0
 800369e:	4d05      	ldr	r5, [pc, #20]	@ (80036b4 <_write_r+0x20>)
 80036a0:	602a      	str	r2, [r5, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	f7fd fe77 	bl	8001396 <_write>
 80036a8:	1c43      	adds	r3, r0, #1
 80036aa:	d102      	bne.n	80036b2 <_write_r+0x1e>
 80036ac:	682b      	ldr	r3, [r5, #0]
 80036ae:	b103      	cbz	r3, 80036b2 <_write_r+0x1e>
 80036b0:	6023      	str	r3, [r4, #0]
 80036b2:	bd38      	pop	{r3, r4, r5, pc}
 80036b4:	200003f0 	.word	0x200003f0

080036b8 <__errno>:
 80036b8:	4b01      	ldr	r3, [pc, #4]	@ (80036c0 <__errno+0x8>)
 80036ba:	6818      	ldr	r0, [r3, #0]
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	20000018 	.word	0x20000018

080036c4 <__libc_init_array>:
 80036c4:	b570      	push	{r4, r5, r6, lr}
 80036c6:	2600      	movs	r6, #0
 80036c8:	4d0c      	ldr	r5, [pc, #48]	@ (80036fc <__libc_init_array+0x38>)
 80036ca:	4c0d      	ldr	r4, [pc, #52]	@ (8003700 <__libc_init_array+0x3c>)
 80036cc:	1b64      	subs	r4, r4, r5
 80036ce:	10a4      	asrs	r4, r4, #2
 80036d0:	42a6      	cmp	r6, r4
 80036d2:	d109      	bne.n	80036e8 <__libc_init_array+0x24>
 80036d4:	f003 fb66 	bl	8006da4 <_init>
 80036d8:	2600      	movs	r6, #0
 80036da:	4d0a      	ldr	r5, [pc, #40]	@ (8003704 <__libc_init_array+0x40>)
 80036dc:	4c0a      	ldr	r4, [pc, #40]	@ (8003708 <__libc_init_array+0x44>)
 80036de:	1b64      	subs	r4, r4, r5
 80036e0:	10a4      	asrs	r4, r4, #2
 80036e2:	42a6      	cmp	r6, r4
 80036e4:	d105      	bne.n	80036f2 <__libc_init_array+0x2e>
 80036e6:	bd70      	pop	{r4, r5, r6, pc}
 80036e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80036ec:	4798      	blx	r3
 80036ee:	3601      	adds	r6, #1
 80036f0:	e7ee      	b.n	80036d0 <__libc_init_array+0xc>
 80036f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80036f6:	4798      	blx	r3
 80036f8:	3601      	adds	r6, #1
 80036fa:	e7f2      	b.n	80036e2 <__libc_init_array+0x1e>
 80036fc:	08007248 	.word	0x08007248
 8003700:	08007248 	.word	0x08007248
 8003704:	08007248 	.word	0x08007248
 8003708:	0800724c 	.word	0x0800724c

0800370c <__retarget_lock_init_recursive>:
 800370c:	4770      	bx	lr

0800370e <__retarget_lock_acquire_recursive>:
 800370e:	4770      	bx	lr

08003710 <__retarget_lock_release_recursive>:
 8003710:	4770      	bx	lr

08003712 <memchr>:
 8003712:	4603      	mov	r3, r0
 8003714:	b510      	push	{r4, lr}
 8003716:	b2c9      	uxtb	r1, r1
 8003718:	4402      	add	r2, r0
 800371a:	4293      	cmp	r3, r2
 800371c:	4618      	mov	r0, r3
 800371e:	d101      	bne.n	8003724 <memchr+0x12>
 8003720:	2000      	movs	r0, #0
 8003722:	e003      	b.n	800372c <memchr+0x1a>
 8003724:	7804      	ldrb	r4, [r0, #0]
 8003726:	3301      	adds	r3, #1
 8003728:	428c      	cmp	r4, r1
 800372a:	d1f6      	bne.n	800371a <memchr+0x8>
 800372c:	bd10      	pop	{r4, pc}
	...

08003730 <nanf>:
 8003730:	4800      	ldr	r0, [pc, #0]	@ (8003734 <nanf+0x4>)
 8003732:	4770      	bx	lr
 8003734:	7fc00000 	.word	0x7fc00000

08003738 <quorem>:
 8003738:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800373c:	6903      	ldr	r3, [r0, #16]
 800373e:	690c      	ldr	r4, [r1, #16]
 8003740:	4607      	mov	r7, r0
 8003742:	42a3      	cmp	r3, r4
 8003744:	db7e      	blt.n	8003844 <quorem+0x10c>
 8003746:	3c01      	subs	r4, #1
 8003748:	00a3      	lsls	r3, r4, #2
 800374a:	f100 0514 	add.w	r5, r0, #20
 800374e:	f101 0814 	add.w	r8, r1, #20
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003758:	9301      	str	r3, [sp, #4]
 800375a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800375e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003762:	3301      	adds	r3, #1
 8003764:	429a      	cmp	r2, r3
 8003766:	fbb2 f6f3 	udiv	r6, r2, r3
 800376a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800376e:	d32e      	bcc.n	80037ce <quorem+0x96>
 8003770:	f04f 0a00 	mov.w	sl, #0
 8003774:	46c4      	mov	ip, r8
 8003776:	46ae      	mov	lr, r5
 8003778:	46d3      	mov	fp, sl
 800377a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800377e:	b298      	uxth	r0, r3
 8003780:	fb06 a000 	mla	r0, r6, r0, sl
 8003784:	0c1b      	lsrs	r3, r3, #16
 8003786:	0c02      	lsrs	r2, r0, #16
 8003788:	fb06 2303 	mla	r3, r6, r3, r2
 800378c:	f8de 2000 	ldr.w	r2, [lr]
 8003790:	b280      	uxth	r0, r0
 8003792:	b292      	uxth	r2, r2
 8003794:	1a12      	subs	r2, r2, r0
 8003796:	445a      	add	r2, fp
 8003798:	f8de 0000 	ldr.w	r0, [lr]
 800379c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80037a6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80037aa:	b292      	uxth	r2, r2
 80037ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80037b0:	45e1      	cmp	r9, ip
 80037b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80037b6:	f84e 2b04 	str.w	r2, [lr], #4
 80037ba:	d2de      	bcs.n	800377a <quorem+0x42>
 80037bc:	9b00      	ldr	r3, [sp, #0]
 80037be:	58eb      	ldr	r3, [r5, r3]
 80037c0:	b92b      	cbnz	r3, 80037ce <quorem+0x96>
 80037c2:	9b01      	ldr	r3, [sp, #4]
 80037c4:	3b04      	subs	r3, #4
 80037c6:	429d      	cmp	r5, r3
 80037c8:	461a      	mov	r2, r3
 80037ca:	d32f      	bcc.n	800382c <quorem+0xf4>
 80037cc:	613c      	str	r4, [r7, #16]
 80037ce:	4638      	mov	r0, r7
 80037d0:	f001 f9c2 	bl	8004b58 <__mcmp>
 80037d4:	2800      	cmp	r0, #0
 80037d6:	db25      	blt.n	8003824 <quorem+0xec>
 80037d8:	4629      	mov	r1, r5
 80037da:	2000      	movs	r0, #0
 80037dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80037e0:	f8d1 c000 	ldr.w	ip, [r1]
 80037e4:	fa1f fe82 	uxth.w	lr, r2
 80037e8:	fa1f f38c 	uxth.w	r3, ip
 80037ec:	eba3 030e 	sub.w	r3, r3, lr
 80037f0:	4403      	add	r3, r0
 80037f2:	0c12      	lsrs	r2, r2, #16
 80037f4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80037f8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003802:	45c1      	cmp	r9, r8
 8003804:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003808:	f841 3b04 	str.w	r3, [r1], #4
 800380c:	d2e6      	bcs.n	80037dc <quorem+0xa4>
 800380e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003812:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003816:	b922      	cbnz	r2, 8003822 <quorem+0xea>
 8003818:	3b04      	subs	r3, #4
 800381a:	429d      	cmp	r5, r3
 800381c:	461a      	mov	r2, r3
 800381e:	d30b      	bcc.n	8003838 <quorem+0x100>
 8003820:	613c      	str	r4, [r7, #16]
 8003822:	3601      	adds	r6, #1
 8003824:	4630      	mov	r0, r6
 8003826:	b003      	add	sp, #12
 8003828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	3b04      	subs	r3, #4
 8003830:	2a00      	cmp	r2, #0
 8003832:	d1cb      	bne.n	80037cc <quorem+0x94>
 8003834:	3c01      	subs	r4, #1
 8003836:	e7c6      	b.n	80037c6 <quorem+0x8e>
 8003838:	6812      	ldr	r2, [r2, #0]
 800383a:	3b04      	subs	r3, #4
 800383c:	2a00      	cmp	r2, #0
 800383e:	d1ef      	bne.n	8003820 <quorem+0xe8>
 8003840:	3c01      	subs	r4, #1
 8003842:	e7ea      	b.n	800381a <quorem+0xe2>
 8003844:	2000      	movs	r0, #0
 8003846:	e7ee      	b.n	8003826 <quorem+0xee>

08003848 <_dtoa_r>:
 8003848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800384c:	4614      	mov	r4, r2
 800384e:	461d      	mov	r5, r3
 8003850:	69c7      	ldr	r7, [r0, #28]
 8003852:	b097      	sub	sp, #92	@ 0x5c
 8003854:	4683      	mov	fp, r0
 8003856:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800385a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800385c:	b97f      	cbnz	r7, 800387e <_dtoa_r+0x36>
 800385e:	2010      	movs	r0, #16
 8003860:	f000 fe02 	bl	8004468 <malloc>
 8003864:	4602      	mov	r2, r0
 8003866:	f8cb 001c 	str.w	r0, [fp, #28]
 800386a:	b920      	cbnz	r0, 8003876 <_dtoa_r+0x2e>
 800386c:	21ef      	movs	r1, #239	@ 0xef
 800386e:	4ba8      	ldr	r3, [pc, #672]	@ (8003b10 <_dtoa_r+0x2c8>)
 8003870:	48a8      	ldr	r0, [pc, #672]	@ (8003b14 <_dtoa_r+0x2cc>)
 8003872:	f002 fc23 	bl	80060bc <__assert_func>
 8003876:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800387a:	6007      	str	r7, [r0, #0]
 800387c:	60c7      	str	r7, [r0, #12]
 800387e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003882:	6819      	ldr	r1, [r3, #0]
 8003884:	b159      	cbz	r1, 800389e <_dtoa_r+0x56>
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	2301      	movs	r3, #1
 800388a:	4093      	lsls	r3, r2
 800388c:	604a      	str	r2, [r1, #4]
 800388e:	608b      	str	r3, [r1, #8]
 8003890:	4658      	mov	r0, fp
 8003892:	f000 fedf 	bl	8004654 <_Bfree>
 8003896:	2200      	movs	r2, #0
 8003898:	f8db 301c 	ldr.w	r3, [fp, #28]
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	1e2b      	subs	r3, r5, #0
 80038a0:	bfaf      	iteee	ge
 80038a2:	2300      	movge	r3, #0
 80038a4:	2201      	movlt	r2, #1
 80038a6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80038aa:	9303      	strlt	r3, [sp, #12]
 80038ac:	bfa8      	it	ge
 80038ae:	6033      	strge	r3, [r6, #0]
 80038b0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80038b4:	4b98      	ldr	r3, [pc, #608]	@ (8003b18 <_dtoa_r+0x2d0>)
 80038b6:	bfb8      	it	lt
 80038b8:	6032      	strlt	r2, [r6, #0]
 80038ba:	ea33 0308 	bics.w	r3, r3, r8
 80038be:	d112      	bne.n	80038e6 <_dtoa_r+0x9e>
 80038c0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80038c4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80038c6:	6013      	str	r3, [r2, #0]
 80038c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80038cc:	4323      	orrs	r3, r4
 80038ce:	f000 8550 	beq.w	8004372 <_dtoa_r+0xb2a>
 80038d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80038d4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8003b1c <_dtoa_r+0x2d4>
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 8552 	beq.w	8004382 <_dtoa_r+0xb3a>
 80038de:	f10a 0303 	add.w	r3, sl, #3
 80038e2:	f000 bd4c 	b.w	800437e <_dtoa_r+0xb36>
 80038e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80038ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80038ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80038f2:	2200      	movs	r2, #0
 80038f4:	2300      	movs	r3, #0
 80038f6:	f7fd f857 	bl	80009a8 <__aeabi_dcmpeq>
 80038fa:	4607      	mov	r7, r0
 80038fc:	b158      	cbz	r0, 8003916 <_dtoa_r+0xce>
 80038fe:	2301      	movs	r3, #1
 8003900:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003902:	6013      	str	r3, [r2, #0]
 8003904:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003906:	b113      	cbz	r3, 800390e <_dtoa_r+0xc6>
 8003908:	4b85      	ldr	r3, [pc, #532]	@ (8003b20 <_dtoa_r+0x2d8>)
 800390a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8003b24 <_dtoa_r+0x2dc>
 8003912:	f000 bd36 	b.w	8004382 <_dtoa_r+0xb3a>
 8003916:	ab14      	add	r3, sp, #80	@ 0x50
 8003918:	9301      	str	r3, [sp, #4]
 800391a:	ab15      	add	r3, sp, #84	@ 0x54
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	4658      	mov	r0, fp
 8003920:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003924:	f001 fa30 	bl	8004d88 <__d2b>
 8003928:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800392c:	4681      	mov	r9, r0
 800392e:	2e00      	cmp	r6, #0
 8003930:	d077      	beq.n	8003a22 <_dtoa_r+0x1da>
 8003932:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003936:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003938:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800393c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003940:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003944:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003948:	9712      	str	r7, [sp, #72]	@ 0x48
 800394a:	4619      	mov	r1, r3
 800394c:	2200      	movs	r2, #0
 800394e:	4b76      	ldr	r3, [pc, #472]	@ (8003b28 <_dtoa_r+0x2e0>)
 8003950:	f7fc fc0a 	bl	8000168 <__aeabi_dsub>
 8003954:	a368      	add	r3, pc, #416	@ (adr r3, 8003af8 <_dtoa_r+0x2b0>)
 8003956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395a:	f7fc fdbd 	bl	80004d8 <__aeabi_dmul>
 800395e:	a368      	add	r3, pc, #416	@ (adr r3, 8003b00 <_dtoa_r+0x2b8>)
 8003960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003964:	f7fc fc02 	bl	800016c <__adddf3>
 8003968:	4604      	mov	r4, r0
 800396a:	4630      	mov	r0, r6
 800396c:	460d      	mov	r5, r1
 800396e:	f7fc fd49 	bl	8000404 <__aeabi_i2d>
 8003972:	a365      	add	r3, pc, #404	@ (adr r3, 8003b08 <_dtoa_r+0x2c0>)
 8003974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003978:	f7fc fdae 	bl	80004d8 <__aeabi_dmul>
 800397c:	4602      	mov	r2, r0
 800397e:	460b      	mov	r3, r1
 8003980:	4620      	mov	r0, r4
 8003982:	4629      	mov	r1, r5
 8003984:	f7fc fbf2 	bl	800016c <__adddf3>
 8003988:	4604      	mov	r4, r0
 800398a:	460d      	mov	r5, r1
 800398c:	f7fd f854 	bl	8000a38 <__aeabi_d2iz>
 8003990:	2200      	movs	r2, #0
 8003992:	4607      	mov	r7, r0
 8003994:	2300      	movs	r3, #0
 8003996:	4620      	mov	r0, r4
 8003998:	4629      	mov	r1, r5
 800399a:	f7fd f80f 	bl	80009bc <__aeabi_dcmplt>
 800399e:	b140      	cbz	r0, 80039b2 <_dtoa_r+0x16a>
 80039a0:	4638      	mov	r0, r7
 80039a2:	f7fc fd2f 	bl	8000404 <__aeabi_i2d>
 80039a6:	4622      	mov	r2, r4
 80039a8:	462b      	mov	r3, r5
 80039aa:	f7fc fffd 	bl	80009a8 <__aeabi_dcmpeq>
 80039ae:	b900      	cbnz	r0, 80039b2 <_dtoa_r+0x16a>
 80039b0:	3f01      	subs	r7, #1
 80039b2:	2f16      	cmp	r7, #22
 80039b4:	d853      	bhi.n	8003a5e <_dtoa_r+0x216>
 80039b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80039ba:	4b5c      	ldr	r3, [pc, #368]	@ (8003b2c <_dtoa_r+0x2e4>)
 80039bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80039c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c4:	f7fc fffa 	bl	80009bc <__aeabi_dcmplt>
 80039c8:	2800      	cmp	r0, #0
 80039ca:	d04a      	beq.n	8003a62 <_dtoa_r+0x21a>
 80039cc:	2300      	movs	r3, #0
 80039ce:	3f01      	subs	r7, #1
 80039d0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80039d2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80039d4:	1b9b      	subs	r3, r3, r6
 80039d6:	1e5a      	subs	r2, r3, #1
 80039d8:	bf46      	itte	mi
 80039da:	f1c3 0801 	rsbmi	r8, r3, #1
 80039de:	2300      	movmi	r3, #0
 80039e0:	f04f 0800 	movpl.w	r8, #0
 80039e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80039e6:	bf48      	it	mi
 80039e8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80039ea:	2f00      	cmp	r7, #0
 80039ec:	db3b      	blt.n	8003a66 <_dtoa_r+0x21e>
 80039ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039f0:	970e      	str	r7, [sp, #56]	@ 0x38
 80039f2:	443b      	add	r3, r7
 80039f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80039f6:	2300      	movs	r3, #0
 80039f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80039fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80039fc:	2b09      	cmp	r3, #9
 80039fe:	d866      	bhi.n	8003ace <_dtoa_r+0x286>
 8003a00:	2b05      	cmp	r3, #5
 8003a02:	bfc4      	itt	gt
 8003a04:	3b04      	subgt	r3, #4
 8003a06:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003a08:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003a0a:	bfc8      	it	gt
 8003a0c:	2400      	movgt	r4, #0
 8003a0e:	f1a3 0302 	sub.w	r3, r3, #2
 8003a12:	bfd8      	it	le
 8003a14:	2401      	movle	r4, #1
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d864      	bhi.n	8003ae4 <_dtoa_r+0x29c>
 8003a1a:	e8df f003 	tbb	[pc, r3]
 8003a1e:	382b      	.short	0x382b
 8003a20:	5636      	.short	0x5636
 8003a22:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003a26:	441e      	add	r6, r3
 8003a28:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003a2c:	2b20      	cmp	r3, #32
 8003a2e:	bfc1      	itttt	gt
 8003a30:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003a34:	fa08 f803 	lslgt.w	r8, r8, r3
 8003a38:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003a3c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003a40:	bfd6      	itet	le
 8003a42:	f1c3 0320 	rsble	r3, r3, #32
 8003a46:	ea48 0003 	orrgt.w	r0, r8, r3
 8003a4a:	fa04 f003 	lslle.w	r0, r4, r3
 8003a4e:	f7fc fcc9 	bl	80003e4 <__aeabi_ui2d>
 8003a52:	2201      	movs	r2, #1
 8003a54:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003a58:	3e01      	subs	r6, #1
 8003a5a:	9212      	str	r2, [sp, #72]	@ 0x48
 8003a5c:	e775      	b.n	800394a <_dtoa_r+0x102>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e7b6      	b.n	80039d0 <_dtoa_r+0x188>
 8003a62:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003a64:	e7b5      	b.n	80039d2 <_dtoa_r+0x18a>
 8003a66:	427b      	negs	r3, r7
 8003a68:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	eba8 0807 	sub.w	r8, r8, r7
 8003a70:	930e      	str	r3, [sp, #56]	@ 0x38
 8003a72:	e7c2      	b.n	80039fa <_dtoa_r+0x1b2>
 8003a74:	2300      	movs	r3, #0
 8003a76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	dc35      	bgt.n	8003aea <_dtoa_r+0x2a2>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	461a      	mov	r2, r3
 8003a82:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003a86:	9221      	str	r2, [sp, #132]	@ 0x84
 8003a88:	e00b      	b.n	8003aa2 <_dtoa_r+0x25a>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e7f3      	b.n	8003a76 <_dtoa_r+0x22e>
 8003a8e:	2300      	movs	r3, #0
 8003a90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a92:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003a94:	18fb      	adds	r3, r7, r3
 8003a96:	9308      	str	r3, [sp, #32]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	9307      	str	r3, [sp, #28]
 8003a9e:	bfb8      	it	lt
 8003aa0:	2301      	movlt	r3, #1
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	2204      	movs	r2, #4
 8003aa6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003aaa:	f102 0514 	add.w	r5, r2, #20
 8003aae:	429d      	cmp	r5, r3
 8003ab0:	d91f      	bls.n	8003af2 <_dtoa_r+0x2aa>
 8003ab2:	6041      	str	r1, [r0, #4]
 8003ab4:	4658      	mov	r0, fp
 8003ab6:	f000 fd8d 	bl	80045d4 <_Balloc>
 8003aba:	4682      	mov	sl, r0
 8003abc:	2800      	cmp	r0, #0
 8003abe:	d139      	bne.n	8003b34 <_dtoa_r+0x2ec>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	f240 11af 	movw	r1, #431	@ 0x1af
 8003ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b30 <_dtoa_r+0x2e8>)
 8003ac8:	e6d2      	b.n	8003870 <_dtoa_r+0x28>
 8003aca:	2301      	movs	r3, #1
 8003acc:	e7e0      	b.n	8003a90 <_dtoa_r+0x248>
 8003ace:	2401      	movs	r4, #1
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003ad4:	9320      	str	r3, [sp, #128]	@ 0x80
 8003ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8003ada:	2200      	movs	r2, #0
 8003adc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003ae0:	2312      	movs	r3, #18
 8003ae2:	e7d0      	b.n	8003a86 <_dtoa_r+0x23e>
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003ae8:	e7f5      	b.n	8003ad6 <_dtoa_r+0x28e>
 8003aea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003aec:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003af0:	e7d7      	b.n	8003aa2 <_dtoa_r+0x25a>
 8003af2:	3101      	adds	r1, #1
 8003af4:	0052      	lsls	r2, r2, #1
 8003af6:	e7d8      	b.n	8003aaa <_dtoa_r+0x262>
 8003af8:	636f4361 	.word	0x636f4361
 8003afc:	3fd287a7 	.word	0x3fd287a7
 8003b00:	8b60c8b3 	.word	0x8b60c8b3
 8003b04:	3fc68a28 	.word	0x3fc68a28
 8003b08:	509f79fb 	.word	0x509f79fb
 8003b0c:	3fd34413 	.word	0x3fd34413
 8003b10:	08006e54 	.word	0x08006e54
 8003b14:	08006e6b 	.word	0x08006e6b
 8003b18:	7ff00000 	.word	0x7ff00000
 8003b1c:	08006e50 	.word	0x08006e50
 8003b20:	08006e1f 	.word	0x08006e1f
 8003b24:	08006e1e 	.word	0x08006e1e
 8003b28:	3ff80000 	.word	0x3ff80000
 8003b2c:	08006f68 	.word	0x08006f68
 8003b30:	08006ec3 	.word	0x08006ec3
 8003b34:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003b38:	6018      	str	r0, [r3, #0]
 8003b3a:	9b07      	ldr	r3, [sp, #28]
 8003b3c:	2b0e      	cmp	r3, #14
 8003b3e:	f200 80a4 	bhi.w	8003c8a <_dtoa_r+0x442>
 8003b42:	2c00      	cmp	r4, #0
 8003b44:	f000 80a1 	beq.w	8003c8a <_dtoa_r+0x442>
 8003b48:	2f00      	cmp	r7, #0
 8003b4a:	dd33      	ble.n	8003bb4 <_dtoa_r+0x36c>
 8003b4c:	4b86      	ldr	r3, [pc, #536]	@ (8003d68 <_dtoa_r+0x520>)
 8003b4e:	f007 020f 	and.w	r2, r7, #15
 8003b52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b56:	05f8      	lsls	r0, r7, #23
 8003b58:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003b5c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003b60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003b64:	d516      	bpl.n	8003b94 <_dtoa_r+0x34c>
 8003b66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003b6a:	4b80      	ldr	r3, [pc, #512]	@ (8003d6c <_dtoa_r+0x524>)
 8003b6c:	2603      	movs	r6, #3
 8003b6e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003b72:	f7fc fddb 	bl	800072c <__aeabi_ddiv>
 8003b76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b7a:	f004 040f 	and.w	r4, r4, #15
 8003b7e:	4d7b      	ldr	r5, [pc, #492]	@ (8003d6c <_dtoa_r+0x524>)
 8003b80:	b954      	cbnz	r4, 8003b98 <_dtoa_r+0x350>
 8003b82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b8a:	f7fc fdcf 	bl	800072c <__aeabi_ddiv>
 8003b8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b92:	e028      	b.n	8003be6 <_dtoa_r+0x39e>
 8003b94:	2602      	movs	r6, #2
 8003b96:	e7f2      	b.n	8003b7e <_dtoa_r+0x336>
 8003b98:	07e1      	lsls	r1, r4, #31
 8003b9a:	d508      	bpl.n	8003bae <_dtoa_r+0x366>
 8003b9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ba0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003ba4:	f7fc fc98 	bl	80004d8 <__aeabi_dmul>
 8003ba8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003bac:	3601      	adds	r6, #1
 8003bae:	1064      	asrs	r4, r4, #1
 8003bb0:	3508      	adds	r5, #8
 8003bb2:	e7e5      	b.n	8003b80 <_dtoa_r+0x338>
 8003bb4:	f000 80d2 	beq.w	8003d5c <_dtoa_r+0x514>
 8003bb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003bbc:	427c      	negs	r4, r7
 8003bbe:	4b6a      	ldr	r3, [pc, #424]	@ (8003d68 <_dtoa_r+0x520>)
 8003bc0:	f004 020f 	and.w	r2, r4, #15
 8003bc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bcc:	f7fc fc84 	bl	80004d8 <__aeabi_dmul>
 8003bd0:	2602      	movs	r6, #2
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bd8:	4d64      	ldr	r5, [pc, #400]	@ (8003d6c <_dtoa_r+0x524>)
 8003bda:	1124      	asrs	r4, r4, #4
 8003bdc:	2c00      	cmp	r4, #0
 8003bde:	f040 80b2 	bne.w	8003d46 <_dtoa_r+0x4fe>
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1d3      	bne.n	8003b8e <_dtoa_r+0x346>
 8003be6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003bea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 80b7 	beq.w	8003d60 <_dtoa_r+0x518>
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	4620      	mov	r0, r4
 8003bf6:	4629      	mov	r1, r5
 8003bf8:	4b5d      	ldr	r3, [pc, #372]	@ (8003d70 <_dtoa_r+0x528>)
 8003bfa:	f7fc fedf 	bl	80009bc <__aeabi_dcmplt>
 8003bfe:	2800      	cmp	r0, #0
 8003c00:	f000 80ae 	beq.w	8003d60 <_dtoa_r+0x518>
 8003c04:	9b07      	ldr	r3, [sp, #28]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 80aa 	beq.w	8003d60 <_dtoa_r+0x518>
 8003c0c:	9b08      	ldr	r3, [sp, #32]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	dd37      	ble.n	8003c82 <_dtoa_r+0x43a>
 8003c12:	1e7b      	subs	r3, r7, #1
 8003c14:	4620      	mov	r0, r4
 8003c16:	9304      	str	r3, [sp, #16]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	4629      	mov	r1, r5
 8003c1c:	4b55      	ldr	r3, [pc, #340]	@ (8003d74 <_dtoa_r+0x52c>)
 8003c1e:	f7fc fc5b 	bl	80004d8 <__aeabi_dmul>
 8003c22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c26:	9c08      	ldr	r4, [sp, #32]
 8003c28:	3601      	adds	r6, #1
 8003c2a:	4630      	mov	r0, r6
 8003c2c:	f7fc fbea 	bl	8000404 <__aeabi_i2d>
 8003c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003c34:	f7fc fc50 	bl	80004d8 <__aeabi_dmul>
 8003c38:	2200      	movs	r2, #0
 8003c3a:	4b4f      	ldr	r3, [pc, #316]	@ (8003d78 <_dtoa_r+0x530>)
 8003c3c:	f7fc fa96 	bl	800016c <__adddf3>
 8003c40:	4605      	mov	r5, r0
 8003c42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003c46:	2c00      	cmp	r4, #0
 8003c48:	f040 809a 	bne.w	8003d80 <_dtoa_r+0x538>
 8003c4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c50:	2200      	movs	r2, #0
 8003c52:	4b4a      	ldr	r3, [pc, #296]	@ (8003d7c <_dtoa_r+0x534>)
 8003c54:	f7fc fa88 	bl	8000168 <__aeabi_dsub>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c60:	462a      	mov	r2, r5
 8003c62:	4633      	mov	r3, r6
 8003c64:	f7fc fec8 	bl	80009f8 <__aeabi_dcmpgt>
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	f040 828e 	bne.w	800418a <_dtoa_r+0x942>
 8003c6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c72:	462a      	mov	r2, r5
 8003c74:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003c78:	f7fc fea0 	bl	80009bc <__aeabi_dcmplt>
 8003c7c:	2800      	cmp	r0, #0
 8003c7e:	f040 8127 	bne.w	8003ed0 <_dtoa_r+0x688>
 8003c82:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003c86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003c8a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f2c0 8163 	blt.w	8003f58 <_dtoa_r+0x710>
 8003c92:	2f0e      	cmp	r7, #14
 8003c94:	f300 8160 	bgt.w	8003f58 <_dtoa_r+0x710>
 8003c98:	4b33      	ldr	r3, [pc, #204]	@ (8003d68 <_dtoa_r+0x520>)
 8003c9a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003c9e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003ca2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003ca6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	da03      	bge.n	8003cb4 <_dtoa_r+0x46c>
 8003cac:	9b07      	ldr	r3, [sp, #28]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f340 8100 	ble.w	8003eb4 <_dtoa_r+0x66c>
 8003cb4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003cb8:	4656      	mov	r6, sl
 8003cba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cbe:	4620      	mov	r0, r4
 8003cc0:	4629      	mov	r1, r5
 8003cc2:	f7fc fd33 	bl	800072c <__aeabi_ddiv>
 8003cc6:	f7fc feb7 	bl	8000a38 <__aeabi_d2iz>
 8003cca:	4680      	mov	r8, r0
 8003ccc:	f7fc fb9a 	bl	8000404 <__aeabi_i2d>
 8003cd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cd4:	f7fc fc00 	bl	80004d8 <__aeabi_dmul>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4620      	mov	r0, r4
 8003cde:	4629      	mov	r1, r5
 8003ce0:	f7fc fa42 	bl	8000168 <__aeabi_dsub>
 8003ce4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003ce8:	9d07      	ldr	r5, [sp, #28]
 8003cea:	f806 4b01 	strb.w	r4, [r6], #1
 8003cee:	eba6 040a 	sub.w	r4, r6, sl
 8003cf2:	42a5      	cmp	r5, r4
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	f040 8116 	bne.w	8003f28 <_dtoa_r+0x6e0>
 8003cfc:	f7fc fa36 	bl	800016c <__adddf3>
 8003d00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d04:	4604      	mov	r4, r0
 8003d06:	460d      	mov	r5, r1
 8003d08:	f7fc fe76 	bl	80009f8 <__aeabi_dcmpgt>
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	f040 80f8 	bne.w	8003f02 <_dtoa_r+0x6ba>
 8003d12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d16:	4620      	mov	r0, r4
 8003d18:	4629      	mov	r1, r5
 8003d1a:	f7fc fe45 	bl	80009a8 <__aeabi_dcmpeq>
 8003d1e:	b118      	cbz	r0, 8003d28 <_dtoa_r+0x4e0>
 8003d20:	f018 0f01 	tst.w	r8, #1
 8003d24:	f040 80ed 	bne.w	8003f02 <_dtoa_r+0x6ba>
 8003d28:	4649      	mov	r1, r9
 8003d2a:	4658      	mov	r0, fp
 8003d2c:	f000 fc92 	bl	8004654 <_Bfree>
 8003d30:	2300      	movs	r3, #0
 8003d32:	7033      	strb	r3, [r6, #0]
 8003d34:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8003d36:	3701      	adds	r7, #1
 8003d38:	601f      	str	r7, [r3, #0]
 8003d3a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 8320 	beq.w	8004382 <_dtoa_r+0xb3a>
 8003d42:	601e      	str	r6, [r3, #0]
 8003d44:	e31d      	b.n	8004382 <_dtoa_r+0xb3a>
 8003d46:	07e2      	lsls	r2, r4, #31
 8003d48:	d505      	bpl.n	8003d56 <_dtoa_r+0x50e>
 8003d4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003d4e:	f7fc fbc3 	bl	80004d8 <__aeabi_dmul>
 8003d52:	2301      	movs	r3, #1
 8003d54:	3601      	adds	r6, #1
 8003d56:	1064      	asrs	r4, r4, #1
 8003d58:	3508      	adds	r5, #8
 8003d5a:	e73f      	b.n	8003bdc <_dtoa_r+0x394>
 8003d5c:	2602      	movs	r6, #2
 8003d5e:	e742      	b.n	8003be6 <_dtoa_r+0x39e>
 8003d60:	9c07      	ldr	r4, [sp, #28]
 8003d62:	9704      	str	r7, [sp, #16]
 8003d64:	e761      	b.n	8003c2a <_dtoa_r+0x3e2>
 8003d66:	bf00      	nop
 8003d68:	08006f68 	.word	0x08006f68
 8003d6c:	08006f40 	.word	0x08006f40
 8003d70:	3ff00000 	.word	0x3ff00000
 8003d74:	40240000 	.word	0x40240000
 8003d78:	401c0000 	.word	0x401c0000
 8003d7c:	40140000 	.word	0x40140000
 8003d80:	4b70      	ldr	r3, [pc, #448]	@ (8003f44 <_dtoa_r+0x6fc>)
 8003d82:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003d84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003d88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003d8c:	4454      	add	r4, sl
 8003d8e:	2900      	cmp	r1, #0
 8003d90:	d045      	beq.n	8003e1e <_dtoa_r+0x5d6>
 8003d92:	2000      	movs	r0, #0
 8003d94:	496c      	ldr	r1, [pc, #432]	@ (8003f48 <_dtoa_r+0x700>)
 8003d96:	f7fc fcc9 	bl	800072c <__aeabi_ddiv>
 8003d9a:	4633      	mov	r3, r6
 8003d9c:	462a      	mov	r2, r5
 8003d9e:	f7fc f9e3 	bl	8000168 <__aeabi_dsub>
 8003da2:	4656      	mov	r6, sl
 8003da4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003da8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003dac:	f7fc fe44 	bl	8000a38 <__aeabi_d2iz>
 8003db0:	4605      	mov	r5, r0
 8003db2:	f7fc fb27 	bl	8000404 <__aeabi_i2d>
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003dbe:	f7fc f9d3 	bl	8000168 <__aeabi_dsub>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	3530      	adds	r5, #48	@ 0x30
 8003dc8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dcc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003dd0:	f806 5b01 	strb.w	r5, [r6], #1
 8003dd4:	f7fc fdf2 	bl	80009bc <__aeabi_dcmplt>
 8003dd8:	2800      	cmp	r0, #0
 8003dda:	d163      	bne.n	8003ea4 <_dtoa_r+0x65c>
 8003ddc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003de0:	2000      	movs	r0, #0
 8003de2:	495a      	ldr	r1, [pc, #360]	@ (8003f4c <_dtoa_r+0x704>)
 8003de4:	f7fc f9c0 	bl	8000168 <__aeabi_dsub>
 8003de8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003dec:	f7fc fde6 	bl	80009bc <__aeabi_dcmplt>
 8003df0:	2800      	cmp	r0, #0
 8003df2:	f040 8087 	bne.w	8003f04 <_dtoa_r+0x6bc>
 8003df6:	42a6      	cmp	r6, r4
 8003df8:	f43f af43 	beq.w	8003c82 <_dtoa_r+0x43a>
 8003dfc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003e00:	2200      	movs	r2, #0
 8003e02:	4b53      	ldr	r3, [pc, #332]	@ (8003f50 <_dtoa_r+0x708>)
 8003e04:	f7fc fb68 	bl	80004d8 <__aeabi_dmul>
 8003e08:	2200      	movs	r2, #0
 8003e0a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003e0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e12:	4b4f      	ldr	r3, [pc, #316]	@ (8003f50 <_dtoa_r+0x708>)
 8003e14:	f7fc fb60 	bl	80004d8 <__aeabi_dmul>
 8003e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e1c:	e7c4      	b.n	8003da8 <_dtoa_r+0x560>
 8003e1e:	4631      	mov	r1, r6
 8003e20:	4628      	mov	r0, r5
 8003e22:	f7fc fb59 	bl	80004d8 <__aeabi_dmul>
 8003e26:	4656      	mov	r6, sl
 8003e28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003e2c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003e2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e32:	f7fc fe01 	bl	8000a38 <__aeabi_d2iz>
 8003e36:	4605      	mov	r5, r0
 8003e38:	f7fc fae4 	bl	8000404 <__aeabi_i2d>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	460b      	mov	r3, r1
 8003e40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e44:	f7fc f990 	bl	8000168 <__aeabi_dsub>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	3530      	adds	r5, #48	@ 0x30
 8003e4e:	f806 5b01 	strb.w	r5, [r6], #1
 8003e52:	42a6      	cmp	r6, r4
 8003e54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e58:	f04f 0200 	mov.w	r2, #0
 8003e5c:	d124      	bne.n	8003ea8 <_dtoa_r+0x660>
 8003e5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003e62:	4b39      	ldr	r3, [pc, #228]	@ (8003f48 <_dtoa_r+0x700>)
 8003e64:	f7fc f982 	bl	800016c <__adddf3>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e70:	f7fc fdc2 	bl	80009f8 <__aeabi_dcmpgt>
 8003e74:	2800      	cmp	r0, #0
 8003e76:	d145      	bne.n	8003f04 <_dtoa_r+0x6bc>
 8003e78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	4932      	ldr	r1, [pc, #200]	@ (8003f48 <_dtoa_r+0x700>)
 8003e80:	f7fc f972 	bl	8000168 <__aeabi_dsub>
 8003e84:	4602      	mov	r2, r0
 8003e86:	460b      	mov	r3, r1
 8003e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e8c:	f7fc fd96 	bl	80009bc <__aeabi_dcmplt>
 8003e90:	2800      	cmp	r0, #0
 8003e92:	f43f aef6 	beq.w	8003c82 <_dtoa_r+0x43a>
 8003e96:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003e98:	1e73      	subs	r3, r6, #1
 8003e9a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003e9c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003ea0:	2b30      	cmp	r3, #48	@ 0x30
 8003ea2:	d0f8      	beq.n	8003e96 <_dtoa_r+0x64e>
 8003ea4:	9f04      	ldr	r7, [sp, #16]
 8003ea6:	e73f      	b.n	8003d28 <_dtoa_r+0x4e0>
 8003ea8:	4b29      	ldr	r3, [pc, #164]	@ (8003f50 <_dtoa_r+0x708>)
 8003eaa:	f7fc fb15 	bl	80004d8 <__aeabi_dmul>
 8003eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003eb2:	e7bc      	b.n	8003e2e <_dtoa_r+0x5e6>
 8003eb4:	d10c      	bne.n	8003ed0 <_dtoa_r+0x688>
 8003eb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	4b25      	ldr	r3, [pc, #148]	@ (8003f54 <_dtoa_r+0x70c>)
 8003ebe:	f7fc fb0b 	bl	80004d8 <__aeabi_dmul>
 8003ec2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ec6:	f7fc fd8d 	bl	80009e4 <__aeabi_dcmpge>
 8003eca:	2800      	cmp	r0, #0
 8003ecc:	f000 815b 	beq.w	8004186 <_dtoa_r+0x93e>
 8003ed0:	2400      	movs	r4, #0
 8003ed2:	4625      	mov	r5, r4
 8003ed4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003ed6:	4656      	mov	r6, sl
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	9304      	str	r3, [sp, #16]
 8003edc:	2700      	movs	r7, #0
 8003ede:	4621      	mov	r1, r4
 8003ee0:	4658      	mov	r0, fp
 8003ee2:	f000 fbb7 	bl	8004654 <_Bfree>
 8003ee6:	2d00      	cmp	r5, #0
 8003ee8:	d0dc      	beq.n	8003ea4 <_dtoa_r+0x65c>
 8003eea:	b12f      	cbz	r7, 8003ef8 <_dtoa_r+0x6b0>
 8003eec:	42af      	cmp	r7, r5
 8003eee:	d003      	beq.n	8003ef8 <_dtoa_r+0x6b0>
 8003ef0:	4639      	mov	r1, r7
 8003ef2:	4658      	mov	r0, fp
 8003ef4:	f000 fbae 	bl	8004654 <_Bfree>
 8003ef8:	4629      	mov	r1, r5
 8003efa:	4658      	mov	r0, fp
 8003efc:	f000 fbaa 	bl	8004654 <_Bfree>
 8003f00:	e7d0      	b.n	8003ea4 <_dtoa_r+0x65c>
 8003f02:	9704      	str	r7, [sp, #16]
 8003f04:	4633      	mov	r3, r6
 8003f06:	461e      	mov	r6, r3
 8003f08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003f0c:	2a39      	cmp	r2, #57	@ 0x39
 8003f0e:	d107      	bne.n	8003f20 <_dtoa_r+0x6d8>
 8003f10:	459a      	cmp	sl, r3
 8003f12:	d1f8      	bne.n	8003f06 <_dtoa_r+0x6be>
 8003f14:	9a04      	ldr	r2, [sp, #16]
 8003f16:	3201      	adds	r2, #1
 8003f18:	9204      	str	r2, [sp, #16]
 8003f1a:	2230      	movs	r2, #48	@ 0x30
 8003f1c:	f88a 2000 	strb.w	r2, [sl]
 8003f20:	781a      	ldrb	r2, [r3, #0]
 8003f22:	3201      	adds	r2, #1
 8003f24:	701a      	strb	r2, [r3, #0]
 8003f26:	e7bd      	b.n	8003ea4 <_dtoa_r+0x65c>
 8003f28:	2200      	movs	r2, #0
 8003f2a:	4b09      	ldr	r3, [pc, #36]	@ (8003f50 <_dtoa_r+0x708>)
 8003f2c:	f7fc fad4 	bl	80004d8 <__aeabi_dmul>
 8003f30:	2200      	movs	r2, #0
 8003f32:	2300      	movs	r3, #0
 8003f34:	4604      	mov	r4, r0
 8003f36:	460d      	mov	r5, r1
 8003f38:	f7fc fd36 	bl	80009a8 <__aeabi_dcmpeq>
 8003f3c:	2800      	cmp	r0, #0
 8003f3e:	f43f aebc 	beq.w	8003cba <_dtoa_r+0x472>
 8003f42:	e6f1      	b.n	8003d28 <_dtoa_r+0x4e0>
 8003f44:	08006f68 	.word	0x08006f68
 8003f48:	3fe00000 	.word	0x3fe00000
 8003f4c:	3ff00000 	.word	0x3ff00000
 8003f50:	40240000 	.word	0x40240000
 8003f54:	40140000 	.word	0x40140000
 8003f58:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003f5a:	2a00      	cmp	r2, #0
 8003f5c:	f000 80db 	beq.w	8004116 <_dtoa_r+0x8ce>
 8003f60:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003f62:	2a01      	cmp	r2, #1
 8003f64:	f300 80bf 	bgt.w	80040e6 <_dtoa_r+0x89e>
 8003f68:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003f6a:	2a00      	cmp	r2, #0
 8003f6c:	f000 80b7 	beq.w	80040de <_dtoa_r+0x896>
 8003f70:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003f74:	4646      	mov	r6, r8
 8003f76:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003f78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	441a      	add	r2, r3
 8003f7e:	4658      	mov	r0, fp
 8003f80:	4498      	add	r8, r3
 8003f82:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f84:	f000 fc64 	bl	8004850 <__i2b>
 8003f88:	4605      	mov	r5, r0
 8003f8a:	b15e      	cbz	r6, 8003fa4 <_dtoa_r+0x75c>
 8003f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	dd08      	ble.n	8003fa4 <_dtoa_r+0x75c>
 8003f92:	42b3      	cmp	r3, r6
 8003f94:	bfa8      	it	ge
 8003f96:	4633      	movge	r3, r6
 8003f98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f9a:	eba8 0803 	sub.w	r8, r8, r3
 8003f9e:	1af6      	subs	r6, r6, r3
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003fa6:	b1f3      	cbz	r3, 8003fe6 <_dtoa_r+0x79e>
 8003fa8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 80b7 	beq.w	800411e <_dtoa_r+0x8d6>
 8003fb0:	b18c      	cbz	r4, 8003fd6 <_dtoa_r+0x78e>
 8003fb2:	4629      	mov	r1, r5
 8003fb4:	4622      	mov	r2, r4
 8003fb6:	4658      	mov	r0, fp
 8003fb8:	f000 fd08 	bl	80049cc <__pow5mult>
 8003fbc:	464a      	mov	r2, r9
 8003fbe:	4601      	mov	r1, r0
 8003fc0:	4605      	mov	r5, r0
 8003fc2:	4658      	mov	r0, fp
 8003fc4:	f000 fc5a 	bl	800487c <__multiply>
 8003fc8:	4649      	mov	r1, r9
 8003fca:	9004      	str	r0, [sp, #16]
 8003fcc:	4658      	mov	r0, fp
 8003fce:	f000 fb41 	bl	8004654 <_Bfree>
 8003fd2:	9b04      	ldr	r3, [sp, #16]
 8003fd4:	4699      	mov	r9, r3
 8003fd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003fd8:	1b1a      	subs	r2, r3, r4
 8003fda:	d004      	beq.n	8003fe6 <_dtoa_r+0x79e>
 8003fdc:	4649      	mov	r1, r9
 8003fde:	4658      	mov	r0, fp
 8003fe0:	f000 fcf4 	bl	80049cc <__pow5mult>
 8003fe4:	4681      	mov	r9, r0
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	4658      	mov	r0, fp
 8003fea:	f000 fc31 	bl	8004850 <__i2b>
 8003fee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003ff0:	4604      	mov	r4, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 81c9 	beq.w	800438a <_dtoa_r+0xb42>
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	4601      	mov	r1, r0
 8003ffc:	4658      	mov	r0, fp
 8003ffe:	f000 fce5 	bl	80049cc <__pow5mult>
 8004002:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004004:	4604      	mov	r4, r0
 8004006:	2b01      	cmp	r3, #1
 8004008:	f300 808f 	bgt.w	800412a <_dtoa_r+0x8e2>
 800400c:	9b02      	ldr	r3, [sp, #8]
 800400e:	2b00      	cmp	r3, #0
 8004010:	f040 8087 	bne.w	8004122 <_dtoa_r+0x8da>
 8004014:	9b03      	ldr	r3, [sp, #12]
 8004016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800401a:	2b00      	cmp	r3, #0
 800401c:	f040 8083 	bne.w	8004126 <_dtoa_r+0x8de>
 8004020:	9b03      	ldr	r3, [sp, #12]
 8004022:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004026:	0d1b      	lsrs	r3, r3, #20
 8004028:	051b      	lsls	r3, r3, #20
 800402a:	b12b      	cbz	r3, 8004038 <_dtoa_r+0x7f0>
 800402c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800402e:	f108 0801 	add.w	r8, r8, #1
 8004032:	3301      	adds	r3, #1
 8004034:	9309      	str	r3, [sp, #36]	@ 0x24
 8004036:	2301      	movs	r3, #1
 8004038:	930a      	str	r3, [sp, #40]	@ 0x28
 800403a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 81aa 	beq.w	8004396 <_dtoa_r+0xb4e>
 8004042:	6923      	ldr	r3, [r4, #16]
 8004044:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004048:	6918      	ldr	r0, [r3, #16]
 800404a:	f000 fbb5 	bl	80047b8 <__hi0bits>
 800404e:	f1c0 0020 	rsb	r0, r0, #32
 8004052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004054:	4418      	add	r0, r3
 8004056:	f010 001f 	ands.w	r0, r0, #31
 800405a:	d071      	beq.n	8004140 <_dtoa_r+0x8f8>
 800405c:	f1c0 0320 	rsb	r3, r0, #32
 8004060:	2b04      	cmp	r3, #4
 8004062:	dd65      	ble.n	8004130 <_dtoa_r+0x8e8>
 8004064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004066:	f1c0 001c 	rsb	r0, r0, #28
 800406a:	4403      	add	r3, r0
 800406c:	4480      	add	r8, r0
 800406e:	4406      	add	r6, r0
 8004070:	9309      	str	r3, [sp, #36]	@ 0x24
 8004072:	f1b8 0f00 	cmp.w	r8, #0
 8004076:	dd05      	ble.n	8004084 <_dtoa_r+0x83c>
 8004078:	4649      	mov	r1, r9
 800407a:	4642      	mov	r2, r8
 800407c:	4658      	mov	r0, fp
 800407e:	f000 fcff 	bl	8004a80 <__lshift>
 8004082:	4681      	mov	r9, r0
 8004084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004086:	2b00      	cmp	r3, #0
 8004088:	dd05      	ble.n	8004096 <_dtoa_r+0x84e>
 800408a:	4621      	mov	r1, r4
 800408c:	461a      	mov	r2, r3
 800408e:	4658      	mov	r0, fp
 8004090:	f000 fcf6 	bl	8004a80 <__lshift>
 8004094:	4604      	mov	r4, r0
 8004096:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004098:	2b00      	cmp	r3, #0
 800409a:	d053      	beq.n	8004144 <_dtoa_r+0x8fc>
 800409c:	4621      	mov	r1, r4
 800409e:	4648      	mov	r0, r9
 80040a0:	f000 fd5a 	bl	8004b58 <__mcmp>
 80040a4:	2800      	cmp	r0, #0
 80040a6:	da4d      	bge.n	8004144 <_dtoa_r+0x8fc>
 80040a8:	1e7b      	subs	r3, r7, #1
 80040aa:	4649      	mov	r1, r9
 80040ac:	9304      	str	r3, [sp, #16]
 80040ae:	220a      	movs	r2, #10
 80040b0:	2300      	movs	r3, #0
 80040b2:	4658      	mov	r0, fp
 80040b4:	f000 faf0 	bl	8004698 <__multadd>
 80040b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80040ba:	4681      	mov	r9, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 816c 	beq.w	800439a <_dtoa_r+0xb52>
 80040c2:	2300      	movs	r3, #0
 80040c4:	4629      	mov	r1, r5
 80040c6:	220a      	movs	r2, #10
 80040c8:	4658      	mov	r0, fp
 80040ca:	f000 fae5 	bl	8004698 <__multadd>
 80040ce:	9b08      	ldr	r3, [sp, #32]
 80040d0:	4605      	mov	r5, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	dc61      	bgt.n	800419a <_dtoa_r+0x952>
 80040d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80040d8:	2b02      	cmp	r3, #2
 80040da:	dc3b      	bgt.n	8004154 <_dtoa_r+0x90c>
 80040dc:	e05d      	b.n	800419a <_dtoa_r+0x952>
 80040de:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80040e0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80040e4:	e746      	b.n	8003f74 <_dtoa_r+0x72c>
 80040e6:	9b07      	ldr	r3, [sp, #28]
 80040e8:	1e5c      	subs	r4, r3, #1
 80040ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040ec:	42a3      	cmp	r3, r4
 80040ee:	bfbf      	itttt	lt
 80040f0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80040f2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80040f4:	1ae3      	sublt	r3, r4, r3
 80040f6:	18d2      	addlt	r2, r2, r3
 80040f8:	bfa8      	it	ge
 80040fa:	1b1c      	subge	r4, r3, r4
 80040fc:	9b07      	ldr	r3, [sp, #28]
 80040fe:	bfbe      	ittt	lt
 8004100:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004102:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8004104:	2400      	movlt	r4, #0
 8004106:	2b00      	cmp	r3, #0
 8004108:	bfb5      	itete	lt
 800410a:	eba8 0603 	sublt.w	r6, r8, r3
 800410e:	4646      	movge	r6, r8
 8004110:	2300      	movlt	r3, #0
 8004112:	9b07      	ldrge	r3, [sp, #28]
 8004114:	e730      	b.n	8003f78 <_dtoa_r+0x730>
 8004116:	4646      	mov	r6, r8
 8004118:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800411a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800411c:	e735      	b.n	8003f8a <_dtoa_r+0x742>
 800411e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004120:	e75c      	b.n	8003fdc <_dtoa_r+0x794>
 8004122:	2300      	movs	r3, #0
 8004124:	e788      	b.n	8004038 <_dtoa_r+0x7f0>
 8004126:	9b02      	ldr	r3, [sp, #8]
 8004128:	e786      	b.n	8004038 <_dtoa_r+0x7f0>
 800412a:	2300      	movs	r3, #0
 800412c:	930a      	str	r3, [sp, #40]	@ 0x28
 800412e:	e788      	b.n	8004042 <_dtoa_r+0x7fa>
 8004130:	d09f      	beq.n	8004072 <_dtoa_r+0x82a>
 8004132:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004134:	331c      	adds	r3, #28
 8004136:	441a      	add	r2, r3
 8004138:	4498      	add	r8, r3
 800413a:	441e      	add	r6, r3
 800413c:	9209      	str	r2, [sp, #36]	@ 0x24
 800413e:	e798      	b.n	8004072 <_dtoa_r+0x82a>
 8004140:	4603      	mov	r3, r0
 8004142:	e7f6      	b.n	8004132 <_dtoa_r+0x8ea>
 8004144:	9b07      	ldr	r3, [sp, #28]
 8004146:	9704      	str	r7, [sp, #16]
 8004148:	2b00      	cmp	r3, #0
 800414a:	dc20      	bgt.n	800418e <_dtoa_r+0x946>
 800414c:	9308      	str	r3, [sp, #32]
 800414e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004150:	2b02      	cmp	r3, #2
 8004152:	dd1e      	ble.n	8004192 <_dtoa_r+0x94a>
 8004154:	9b08      	ldr	r3, [sp, #32]
 8004156:	2b00      	cmp	r3, #0
 8004158:	f47f aebc 	bne.w	8003ed4 <_dtoa_r+0x68c>
 800415c:	4621      	mov	r1, r4
 800415e:	2205      	movs	r2, #5
 8004160:	4658      	mov	r0, fp
 8004162:	f000 fa99 	bl	8004698 <__multadd>
 8004166:	4601      	mov	r1, r0
 8004168:	4604      	mov	r4, r0
 800416a:	4648      	mov	r0, r9
 800416c:	f000 fcf4 	bl	8004b58 <__mcmp>
 8004170:	2800      	cmp	r0, #0
 8004172:	f77f aeaf 	ble.w	8003ed4 <_dtoa_r+0x68c>
 8004176:	2331      	movs	r3, #49	@ 0x31
 8004178:	4656      	mov	r6, sl
 800417a:	f806 3b01 	strb.w	r3, [r6], #1
 800417e:	9b04      	ldr	r3, [sp, #16]
 8004180:	3301      	adds	r3, #1
 8004182:	9304      	str	r3, [sp, #16]
 8004184:	e6aa      	b.n	8003edc <_dtoa_r+0x694>
 8004186:	9c07      	ldr	r4, [sp, #28]
 8004188:	9704      	str	r7, [sp, #16]
 800418a:	4625      	mov	r5, r4
 800418c:	e7f3      	b.n	8004176 <_dtoa_r+0x92e>
 800418e:	9b07      	ldr	r3, [sp, #28]
 8004190:	9308      	str	r3, [sp, #32]
 8004192:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 8104 	beq.w	80043a2 <_dtoa_r+0xb5a>
 800419a:	2e00      	cmp	r6, #0
 800419c:	dd05      	ble.n	80041aa <_dtoa_r+0x962>
 800419e:	4629      	mov	r1, r5
 80041a0:	4632      	mov	r2, r6
 80041a2:	4658      	mov	r0, fp
 80041a4:	f000 fc6c 	bl	8004a80 <__lshift>
 80041a8:	4605      	mov	r5, r0
 80041aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d05a      	beq.n	8004266 <_dtoa_r+0xa1e>
 80041b0:	4658      	mov	r0, fp
 80041b2:	6869      	ldr	r1, [r5, #4]
 80041b4:	f000 fa0e 	bl	80045d4 <_Balloc>
 80041b8:	4606      	mov	r6, r0
 80041ba:	b928      	cbnz	r0, 80041c8 <_dtoa_r+0x980>
 80041bc:	4602      	mov	r2, r0
 80041be:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80041c2:	4b83      	ldr	r3, [pc, #524]	@ (80043d0 <_dtoa_r+0xb88>)
 80041c4:	f7ff bb54 	b.w	8003870 <_dtoa_r+0x28>
 80041c8:	692a      	ldr	r2, [r5, #16]
 80041ca:	f105 010c 	add.w	r1, r5, #12
 80041ce:	3202      	adds	r2, #2
 80041d0:	0092      	lsls	r2, r2, #2
 80041d2:	300c      	adds	r0, #12
 80041d4:	f001 ff5e 	bl	8006094 <memcpy>
 80041d8:	2201      	movs	r2, #1
 80041da:	4631      	mov	r1, r6
 80041dc:	4658      	mov	r0, fp
 80041de:	f000 fc4f 	bl	8004a80 <__lshift>
 80041e2:	462f      	mov	r7, r5
 80041e4:	4605      	mov	r5, r0
 80041e6:	f10a 0301 	add.w	r3, sl, #1
 80041ea:	9307      	str	r3, [sp, #28]
 80041ec:	9b08      	ldr	r3, [sp, #32]
 80041ee:	4453      	add	r3, sl
 80041f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041f2:	9b02      	ldr	r3, [sp, #8]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80041fa:	9b07      	ldr	r3, [sp, #28]
 80041fc:	4621      	mov	r1, r4
 80041fe:	3b01      	subs	r3, #1
 8004200:	4648      	mov	r0, r9
 8004202:	9302      	str	r3, [sp, #8]
 8004204:	f7ff fa98 	bl	8003738 <quorem>
 8004208:	4639      	mov	r1, r7
 800420a:	9008      	str	r0, [sp, #32]
 800420c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004210:	4648      	mov	r0, r9
 8004212:	f000 fca1 	bl	8004b58 <__mcmp>
 8004216:	462a      	mov	r2, r5
 8004218:	9009      	str	r0, [sp, #36]	@ 0x24
 800421a:	4621      	mov	r1, r4
 800421c:	4658      	mov	r0, fp
 800421e:	f000 fcb7 	bl	8004b90 <__mdiff>
 8004222:	68c2      	ldr	r2, [r0, #12]
 8004224:	4606      	mov	r6, r0
 8004226:	bb02      	cbnz	r2, 800426a <_dtoa_r+0xa22>
 8004228:	4601      	mov	r1, r0
 800422a:	4648      	mov	r0, r9
 800422c:	f000 fc94 	bl	8004b58 <__mcmp>
 8004230:	4602      	mov	r2, r0
 8004232:	4631      	mov	r1, r6
 8004234:	4658      	mov	r0, fp
 8004236:	920c      	str	r2, [sp, #48]	@ 0x30
 8004238:	f000 fa0c 	bl	8004654 <_Bfree>
 800423c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800423e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004240:	9e07      	ldr	r6, [sp, #28]
 8004242:	ea43 0102 	orr.w	r1, r3, r2
 8004246:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004248:	4319      	orrs	r1, r3
 800424a:	d110      	bne.n	800426e <_dtoa_r+0xa26>
 800424c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004250:	d029      	beq.n	80042a6 <_dtoa_r+0xa5e>
 8004252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004254:	2b00      	cmp	r3, #0
 8004256:	dd02      	ble.n	800425e <_dtoa_r+0xa16>
 8004258:	9b08      	ldr	r3, [sp, #32]
 800425a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800425e:	9b02      	ldr	r3, [sp, #8]
 8004260:	f883 8000 	strb.w	r8, [r3]
 8004264:	e63b      	b.n	8003ede <_dtoa_r+0x696>
 8004266:	4628      	mov	r0, r5
 8004268:	e7bb      	b.n	80041e2 <_dtoa_r+0x99a>
 800426a:	2201      	movs	r2, #1
 800426c:	e7e1      	b.n	8004232 <_dtoa_r+0x9ea>
 800426e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004270:	2b00      	cmp	r3, #0
 8004272:	db04      	blt.n	800427e <_dtoa_r+0xa36>
 8004274:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8004276:	430b      	orrs	r3, r1
 8004278:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800427a:	430b      	orrs	r3, r1
 800427c:	d120      	bne.n	80042c0 <_dtoa_r+0xa78>
 800427e:	2a00      	cmp	r2, #0
 8004280:	dded      	ble.n	800425e <_dtoa_r+0xa16>
 8004282:	4649      	mov	r1, r9
 8004284:	2201      	movs	r2, #1
 8004286:	4658      	mov	r0, fp
 8004288:	f000 fbfa 	bl	8004a80 <__lshift>
 800428c:	4621      	mov	r1, r4
 800428e:	4681      	mov	r9, r0
 8004290:	f000 fc62 	bl	8004b58 <__mcmp>
 8004294:	2800      	cmp	r0, #0
 8004296:	dc03      	bgt.n	80042a0 <_dtoa_r+0xa58>
 8004298:	d1e1      	bne.n	800425e <_dtoa_r+0xa16>
 800429a:	f018 0f01 	tst.w	r8, #1
 800429e:	d0de      	beq.n	800425e <_dtoa_r+0xa16>
 80042a0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80042a4:	d1d8      	bne.n	8004258 <_dtoa_r+0xa10>
 80042a6:	2339      	movs	r3, #57	@ 0x39
 80042a8:	9a02      	ldr	r2, [sp, #8]
 80042aa:	7013      	strb	r3, [r2, #0]
 80042ac:	4633      	mov	r3, r6
 80042ae:	461e      	mov	r6, r3
 80042b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80042b4:	3b01      	subs	r3, #1
 80042b6:	2a39      	cmp	r2, #57	@ 0x39
 80042b8:	d052      	beq.n	8004360 <_dtoa_r+0xb18>
 80042ba:	3201      	adds	r2, #1
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	e60e      	b.n	8003ede <_dtoa_r+0x696>
 80042c0:	2a00      	cmp	r2, #0
 80042c2:	dd07      	ble.n	80042d4 <_dtoa_r+0xa8c>
 80042c4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80042c8:	d0ed      	beq.n	80042a6 <_dtoa_r+0xa5e>
 80042ca:	9a02      	ldr	r2, [sp, #8]
 80042cc:	f108 0301 	add.w	r3, r8, #1
 80042d0:	7013      	strb	r3, [r2, #0]
 80042d2:	e604      	b.n	8003ede <_dtoa_r+0x696>
 80042d4:	9b07      	ldr	r3, [sp, #28]
 80042d6:	9a07      	ldr	r2, [sp, #28]
 80042d8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80042dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80042de:	4293      	cmp	r3, r2
 80042e0:	d028      	beq.n	8004334 <_dtoa_r+0xaec>
 80042e2:	4649      	mov	r1, r9
 80042e4:	2300      	movs	r3, #0
 80042e6:	220a      	movs	r2, #10
 80042e8:	4658      	mov	r0, fp
 80042ea:	f000 f9d5 	bl	8004698 <__multadd>
 80042ee:	42af      	cmp	r7, r5
 80042f0:	4681      	mov	r9, r0
 80042f2:	f04f 0300 	mov.w	r3, #0
 80042f6:	f04f 020a 	mov.w	r2, #10
 80042fa:	4639      	mov	r1, r7
 80042fc:	4658      	mov	r0, fp
 80042fe:	d107      	bne.n	8004310 <_dtoa_r+0xac8>
 8004300:	f000 f9ca 	bl	8004698 <__multadd>
 8004304:	4607      	mov	r7, r0
 8004306:	4605      	mov	r5, r0
 8004308:	9b07      	ldr	r3, [sp, #28]
 800430a:	3301      	adds	r3, #1
 800430c:	9307      	str	r3, [sp, #28]
 800430e:	e774      	b.n	80041fa <_dtoa_r+0x9b2>
 8004310:	f000 f9c2 	bl	8004698 <__multadd>
 8004314:	4629      	mov	r1, r5
 8004316:	4607      	mov	r7, r0
 8004318:	2300      	movs	r3, #0
 800431a:	220a      	movs	r2, #10
 800431c:	4658      	mov	r0, fp
 800431e:	f000 f9bb 	bl	8004698 <__multadd>
 8004322:	4605      	mov	r5, r0
 8004324:	e7f0      	b.n	8004308 <_dtoa_r+0xac0>
 8004326:	9b08      	ldr	r3, [sp, #32]
 8004328:	2700      	movs	r7, #0
 800432a:	2b00      	cmp	r3, #0
 800432c:	bfcc      	ite	gt
 800432e:	461e      	movgt	r6, r3
 8004330:	2601      	movle	r6, #1
 8004332:	4456      	add	r6, sl
 8004334:	4649      	mov	r1, r9
 8004336:	2201      	movs	r2, #1
 8004338:	4658      	mov	r0, fp
 800433a:	f000 fba1 	bl	8004a80 <__lshift>
 800433e:	4621      	mov	r1, r4
 8004340:	4681      	mov	r9, r0
 8004342:	f000 fc09 	bl	8004b58 <__mcmp>
 8004346:	2800      	cmp	r0, #0
 8004348:	dcb0      	bgt.n	80042ac <_dtoa_r+0xa64>
 800434a:	d102      	bne.n	8004352 <_dtoa_r+0xb0a>
 800434c:	f018 0f01 	tst.w	r8, #1
 8004350:	d1ac      	bne.n	80042ac <_dtoa_r+0xa64>
 8004352:	4633      	mov	r3, r6
 8004354:	461e      	mov	r6, r3
 8004356:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800435a:	2a30      	cmp	r2, #48	@ 0x30
 800435c:	d0fa      	beq.n	8004354 <_dtoa_r+0xb0c>
 800435e:	e5be      	b.n	8003ede <_dtoa_r+0x696>
 8004360:	459a      	cmp	sl, r3
 8004362:	d1a4      	bne.n	80042ae <_dtoa_r+0xa66>
 8004364:	9b04      	ldr	r3, [sp, #16]
 8004366:	3301      	adds	r3, #1
 8004368:	9304      	str	r3, [sp, #16]
 800436a:	2331      	movs	r3, #49	@ 0x31
 800436c:	f88a 3000 	strb.w	r3, [sl]
 8004370:	e5b5      	b.n	8003ede <_dtoa_r+0x696>
 8004372:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004374:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80043d4 <_dtoa_r+0xb8c>
 8004378:	b11b      	cbz	r3, 8004382 <_dtoa_r+0xb3a>
 800437a:	f10a 0308 	add.w	r3, sl, #8
 800437e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	4650      	mov	r0, sl
 8004384:	b017      	add	sp, #92	@ 0x5c
 8004386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800438a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800438c:	2b01      	cmp	r3, #1
 800438e:	f77f ae3d 	ble.w	800400c <_dtoa_r+0x7c4>
 8004392:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004394:	930a      	str	r3, [sp, #40]	@ 0x28
 8004396:	2001      	movs	r0, #1
 8004398:	e65b      	b.n	8004052 <_dtoa_r+0x80a>
 800439a:	9b08      	ldr	r3, [sp, #32]
 800439c:	2b00      	cmp	r3, #0
 800439e:	f77f aed6 	ble.w	800414e <_dtoa_r+0x906>
 80043a2:	4656      	mov	r6, sl
 80043a4:	4621      	mov	r1, r4
 80043a6:	4648      	mov	r0, r9
 80043a8:	f7ff f9c6 	bl	8003738 <quorem>
 80043ac:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80043b0:	9b08      	ldr	r3, [sp, #32]
 80043b2:	f806 8b01 	strb.w	r8, [r6], #1
 80043b6:	eba6 020a 	sub.w	r2, r6, sl
 80043ba:	4293      	cmp	r3, r2
 80043bc:	ddb3      	ble.n	8004326 <_dtoa_r+0xade>
 80043be:	4649      	mov	r1, r9
 80043c0:	2300      	movs	r3, #0
 80043c2:	220a      	movs	r2, #10
 80043c4:	4658      	mov	r0, fp
 80043c6:	f000 f967 	bl	8004698 <__multadd>
 80043ca:	4681      	mov	r9, r0
 80043cc:	e7ea      	b.n	80043a4 <_dtoa_r+0xb5c>
 80043ce:	bf00      	nop
 80043d0:	08006ec3 	.word	0x08006ec3
 80043d4:	08006e47 	.word	0x08006e47

080043d8 <_free_r>:
 80043d8:	b538      	push	{r3, r4, r5, lr}
 80043da:	4605      	mov	r5, r0
 80043dc:	2900      	cmp	r1, #0
 80043de:	d040      	beq.n	8004462 <_free_r+0x8a>
 80043e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043e4:	1f0c      	subs	r4, r1, #4
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	bfb8      	it	lt
 80043ea:	18e4      	addlt	r4, r4, r3
 80043ec:	f000 f8e6 	bl	80045bc <__malloc_lock>
 80043f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004464 <_free_r+0x8c>)
 80043f2:	6813      	ldr	r3, [r2, #0]
 80043f4:	b933      	cbnz	r3, 8004404 <_free_r+0x2c>
 80043f6:	6063      	str	r3, [r4, #4]
 80043f8:	6014      	str	r4, [r2, #0]
 80043fa:	4628      	mov	r0, r5
 80043fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004400:	f000 b8e2 	b.w	80045c8 <__malloc_unlock>
 8004404:	42a3      	cmp	r3, r4
 8004406:	d908      	bls.n	800441a <_free_r+0x42>
 8004408:	6820      	ldr	r0, [r4, #0]
 800440a:	1821      	adds	r1, r4, r0
 800440c:	428b      	cmp	r3, r1
 800440e:	bf01      	itttt	eq
 8004410:	6819      	ldreq	r1, [r3, #0]
 8004412:	685b      	ldreq	r3, [r3, #4]
 8004414:	1809      	addeq	r1, r1, r0
 8004416:	6021      	streq	r1, [r4, #0]
 8004418:	e7ed      	b.n	80043f6 <_free_r+0x1e>
 800441a:	461a      	mov	r2, r3
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	b10b      	cbz	r3, 8004424 <_free_r+0x4c>
 8004420:	42a3      	cmp	r3, r4
 8004422:	d9fa      	bls.n	800441a <_free_r+0x42>
 8004424:	6811      	ldr	r1, [r2, #0]
 8004426:	1850      	adds	r0, r2, r1
 8004428:	42a0      	cmp	r0, r4
 800442a:	d10b      	bne.n	8004444 <_free_r+0x6c>
 800442c:	6820      	ldr	r0, [r4, #0]
 800442e:	4401      	add	r1, r0
 8004430:	1850      	adds	r0, r2, r1
 8004432:	4283      	cmp	r3, r0
 8004434:	6011      	str	r1, [r2, #0]
 8004436:	d1e0      	bne.n	80043fa <_free_r+0x22>
 8004438:	6818      	ldr	r0, [r3, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	4408      	add	r0, r1
 800443e:	6010      	str	r0, [r2, #0]
 8004440:	6053      	str	r3, [r2, #4]
 8004442:	e7da      	b.n	80043fa <_free_r+0x22>
 8004444:	d902      	bls.n	800444c <_free_r+0x74>
 8004446:	230c      	movs	r3, #12
 8004448:	602b      	str	r3, [r5, #0]
 800444a:	e7d6      	b.n	80043fa <_free_r+0x22>
 800444c:	6820      	ldr	r0, [r4, #0]
 800444e:	1821      	adds	r1, r4, r0
 8004450:	428b      	cmp	r3, r1
 8004452:	bf01      	itttt	eq
 8004454:	6819      	ldreq	r1, [r3, #0]
 8004456:	685b      	ldreq	r3, [r3, #4]
 8004458:	1809      	addeq	r1, r1, r0
 800445a:	6021      	streq	r1, [r4, #0]
 800445c:	6063      	str	r3, [r4, #4]
 800445e:	6054      	str	r4, [r2, #4]
 8004460:	e7cb      	b.n	80043fa <_free_r+0x22>
 8004462:	bd38      	pop	{r3, r4, r5, pc}
 8004464:	200003fc 	.word	0x200003fc

08004468 <malloc>:
 8004468:	4b02      	ldr	r3, [pc, #8]	@ (8004474 <malloc+0xc>)
 800446a:	4601      	mov	r1, r0
 800446c:	6818      	ldr	r0, [r3, #0]
 800446e:	f000 b825 	b.w	80044bc <_malloc_r>
 8004472:	bf00      	nop
 8004474:	20000018 	.word	0x20000018

08004478 <sbrk_aligned>:
 8004478:	b570      	push	{r4, r5, r6, lr}
 800447a:	4e0f      	ldr	r6, [pc, #60]	@ (80044b8 <sbrk_aligned+0x40>)
 800447c:	460c      	mov	r4, r1
 800447e:	6831      	ldr	r1, [r6, #0]
 8004480:	4605      	mov	r5, r0
 8004482:	b911      	cbnz	r1, 800448a <sbrk_aligned+0x12>
 8004484:	f001 fdf6 	bl	8006074 <_sbrk_r>
 8004488:	6030      	str	r0, [r6, #0]
 800448a:	4621      	mov	r1, r4
 800448c:	4628      	mov	r0, r5
 800448e:	f001 fdf1 	bl	8006074 <_sbrk_r>
 8004492:	1c43      	adds	r3, r0, #1
 8004494:	d103      	bne.n	800449e <sbrk_aligned+0x26>
 8004496:	f04f 34ff 	mov.w	r4, #4294967295
 800449a:	4620      	mov	r0, r4
 800449c:	bd70      	pop	{r4, r5, r6, pc}
 800449e:	1cc4      	adds	r4, r0, #3
 80044a0:	f024 0403 	bic.w	r4, r4, #3
 80044a4:	42a0      	cmp	r0, r4
 80044a6:	d0f8      	beq.n	800449a <sbrk_aligned+0x22>
 80044a8:	1a21      	subs	r1, r4, r0
 80044aa:	4628      	mov	r0, r5
 80044ac:	f001 fde2 	bl	8006074 <_sbrk_r>
 80044b0:	3001      	adds	r0, #1
 80044b2:	d1f2      	bne.n	800449a <sbrk_aligned+0x22>
 80044b4:	e7ef      	b.n	8004496 <sbrk_aligned+0x1e>
 80044b6:	bf00      	nop
 80044b8:	200003f8 	.word	0x200003f8

080044bc <_malloc_r>:
 80044bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044c0:	1ccd      	adds	r5, r1, #3
 80044c2:	f025 0503 	bic.w	r5, r5, #3
 80044c6:	3508      	adds	r5, #8
 80044c8:	2d0c      	cmp	r5, #12
 80044ca:	bf38      	it	cc
 80044cc:	250c      	movcc	r5, #12
 80044ce:	2d00      	cmp	r5, #0
 80044d0:	4606      	mov	r6, r0
 80044d2:	db01      	blt.n	80044d8 <_malloc_r+0x1c>
 80044d4:	42a9      	cmp	r1, r5
 80044d6:	d904      	bls.n	80044e2 <_malloc_r+0x26>
 80044d8:	230c      	movs	r3, #12
 80044da:	6033      	str	r3, [r6, #0]
 80044dc:	2000      	movs	r0, #0
 80044de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80045b8 <_malloc_r+0xfc>
 80044e6:	f000 f869 	bl	80045bc <__malloc_lock>
 80044ea:	f8d8 3000 	ldr.w	r3, [r8]
 80044ee:	461c      	mov	r4, r3
 80044f0:	bb44      	cbnz	r4, 8004544 <_malloc_r+0x88>
 80044f2:	4629      	mov	r1, r5
 80044f4:	4630      	mov	r0, r6
 80044f6:	f7ff ffbf 	bl	8004478 <sbrk_aligned>
 80044fa:	1c43      	adds	r3, r0, #1
 80044fc:	4604      	mov	r4, r0
 80044fe:	d158      	bne.n	80045b2 <_malloc_r+0xf6>
 8004500:	f8d8 4000 	ldr.w	r4, [r8]
 8004504:	4627      	mov	r7, r4
 8004506:	2f00      	cmp	r7, #0
 8004508:	d143      	bne.n	8004592 <_malloc_r+0xd6>
 800450a:	2c00      	cmp	r4, #0
 800450c:	d04b      	beq.n	80045a6 <_malloc_r+0xea>
 800450e:	6823      	ldr	r3, [r4, #0]
 8004510:	4639      	mov	r1, r7
 8004512:	4630      	mov	r0, r6
 8004514:	eb04 0903 	add.w	r9, r4, r3
 8004518:	f001 fdac 	bl	8006074 <_sbrk_r>
 800451c:	4581      	cmp	r9, r0
 800451e:	d142      	bne.n	80045a6 <_malloc_r+0xea>
 8004520:	6821      	ldr	r1, [r4, #0]
 8004522:	4630      	mov	r0, r6
 8004524:	1a6d      	subs	r5, r5, r1
 8004526:	4629      	mov	r1, r5
 8004528:	f7ff ffa6 	bl	8004478 <sbrk_aligned>
 800452c:	3001      	adds	r0, #1
 800452e:	d03a      	beq.n	80045a6 <_malloc_r+0xea>
 8004530:	6823      	ldr	r3, [r4, #0]
 8004532:	442b      	add	r3, r5
 8004534:	6023      	str	r3, [r4, #0]
 8004536:	f8d8 3000 	ldr.w	r3, [r8]
 800453a:	685a      	ldr	r2, [r3, #4]
 800453c:	bb62      	cbnz	r2, 8004598 <_malloc_r+0xdc>
 800453e:	f8c8 7000 	str.w	r7, [r8]
 8004542:	e00f      	b.n	8004564 <_malloc_r+0xa8>
 8004544:	6822      	ldr	r2, [r4, #0]
 8004546:	1b52      	subs	r2, r2, r5
 8004548:	d420      	bmi.n	800458c <_malloc_r+0xd0>
 800454a:	2a0b      	cmp	r2, #11
 800454c:	d917      	bls.n	800457e <_malloc_r+0xc2>
 800454e:	1961      	adds	r1, r4, r5
 8004550:	42a3      	cmp	r3, r4
 8004552:	6025      	str	r5, [r4, #0]
 8004554:	bf18      	it	ne
 8004556:	6059      	strne	r1, [r3, #4]
 8004558:	6863      	ldr	r3, [r4, #4]
 800455a:	bf08      	it	eq
 800455c:	f8c8 1000 	streq.w	r1, [r8]
 8004560:	5162      	str	r2, [r4, r5]
 8004562:	604b      	str	r3, [r1, #4]
 8004564:	4630      	mov	r0, r6
 8004566:	f000 f82f 	bl	80045c8 <__malloc_unlock>
 800456a:	f104 000b 	add.w	r0, r4, #11
 800456e:	1d23      	adds	r3, r4, #4
 8004570:	f020 0007 	bic.w	r0, r0, #7
 8004574:	1ac2      	subs	r2, r0, r3
 8004576:	bf1c      	itt	ne
 8004578:	1a1b      	subne	r3, r3, r0
 800457a:	50a3      	strne	r3, [r4, r2]
 800457c:	e7af      	b.n	80044de <_malloc_r+0x22>
 800457e:	6862      	ldr	r2, [r4, #4]
 8004580:	42a3      	cmp	r3, r4
 8004582:	bf0c      	ite	eq
 8004584:	f8c8 2000 	streq.w	r2, [r8]
 8004588:	605a      	strne	r2, [r3, #4]
 800458a:	e7eb      	b.n	8004564 <_malloc_r+0xa8>
 800458c:	4623      	mov	r3, r4
 800458e:	6864      	ldr	r4, [r4, #4]
 8004590:	e7ae      	b.n	80044f0 <_malloc_r+0x34>
 8004592:	463c      	mov	r4, r7
 8004594:	687f      	ldr	r7, [r7, #4]
 8004596:	e7b6      	b.n	8004506 <_malloc_r+0x4a>
 8004598:	461a      	mov	r2, r3
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	42a3      	cmp	r3, r4
 800459e:	d1fb      	bne.n	8004598 <_malloc_r+0xdc>
 80045a0:	2300      	movs	r3, #0
 80045a2:	6053      	str	r3, [r2, #4]
 80045a4:	e7de      	b.n	8004564 <_malloc_r+0xa8>
 80045a6:	230c      	movs	r3, #12
 80045a8:	4630      	mov	r0, r6
 80045aa:	6033      	str	r3, [r6, #0]
 80045ac:	f000 f80c 	bl	80045c8 <__malloc_unlock>
 80045b0:	e794      	b.n	80044dc <_malloc_r+0x20>
 80045b2:	6005      	str	r5, [r0, #0]
 80045b4:	e7d6      	b.n	8004564 <_malloc_r+0xa8>
 80045b6:	bf00      	nop
 80045b8:	200003fc 	.word	0x200003fc

080045bc <__malloc_lock>:
 80045bc:	4801      	ldr	r0, [pc, #4]	@ (80045c4 <__malloc_lock+0x8>)
 80045be:	f7ff b8a6 	b.w	800370e <__retarget_lock_acquire_recursive>
 80045c2:	bf00      	nop
 80045c4:	200003f4 	.word	0x200003f4

080045c8 <__malloc_unlock>:
 80045c8:	4801      	ldr	r0, [pc, #4]	@ (80045d0 <__malloc_unlock+0x8>)
 80045ca:	f7ff b8a1 	b.w	8003710 <__retarget_lock_release_recursive>
 80045ce:	bf00      	nop
 80045d0:	200003f4 	.word	0x200003f4

080045d4 <_Balloc>:
 80045d4:	b570      	push	{r4, r5, r6, lr}
 80045d6:	69c6      	ldr	r6, [r0, #28]
 80045d8:	4604      	mov	r4, r0
 80045da:	460d      	mov	r5, r1
 80045dc:	b976      	cbnz	r6, 80045fc <_Balloc+0x28>
 80045de:	2010      	movs	r0, #16
 80045e0:	f7ff ff42 	bl	8004468 <malloc>
 80045e4:	4602      	mov	r2, r0
 80045e6:	61e0      	str	r0, [r4, #28]
 80045e8:	b920      	cbnz	r0, 80045f4 <_Balloc+0x20>
 80045ea:	216b      	movs	r1, #107	@ 0x6b
 80045ec:	4b17      	ldr	r3, [pc, #92]	@ (800464c <_Balloc+0x78>)
 80045ee:	4818      	ldr	r0, [pc, #96]	@ (8004650 <_Balloc+0x7c>)
 80045f0:	f001 fd64 	bl	80060bc <__assert_func>
 80045f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80045f8:	6006      	str	r6, [r0, #0]
 80045fa:	60c6      	str	r6, [r0, #12]
 80045fc:	69e6      	ldr	r6, [r4, #28]
 80045fe:	68f3      	ldr	r3, [r6, #12]
 8004600:	b183      	cbz	r3, 8004624 <_Balloc+0x50>
 8004602:	69e3      	ldr	r3, [r4, #28]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800460a:	b9b8      	cbnz	r0, 800463c <_Balloc+0x68>
 800460c:	2101      	movs	r1, #1
 800460e:	fa01 f605 	lsl.w	r6, r1, r5
 8004612:	1d72      	adds	r2, r6, #5
 8004614:	4620      	mov	r0, r4
 8004616:	0092      	lsls	r2, r2, #2
 8004618:	f001 fd6e 	bl	80060f8 <_calloc_r>
 800461c:	b160      	cbz	r0, 8004638 <_Balloc+0x64>
 800461e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004622:	e00e      	b.n	8004642 <_Balloc+0x6e>
 8004624:	2221      	movs	r2, #33	@ 0x21
 8004626:	2104      	movs	r1, #4
 8004628:	4620      	mov	r0, r4
 800462a:	f001 fd65 	bl	80060f8 <_calloc_r>
 800462e:	69e3      	ldr	r3, [r4, #28]
 8004630:	60f0      	str	r0, [r6, #12]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1e4      	bne.n	8004602 <_Balloc+0x2e>
 8004638:	2000      	movs	r0, #0
 800463a:	bd70      	pop	{r4, r5, r6, pc}
 800463c:	6802      	ldr	r2, [r0, #0]
 800463e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004642:	2300      	movs	r3, #0
 8004644:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004648:	e7f7      	b.n	800463a <_Balloc+0x66>
 800464a:	bf00      	nop
 800464c:	08006e54 	.word	0x08006e54
 8004650:	08006ed4 	.word	0x08006ed4

08004654 <_Bfree>:
 8004654:	b570      	push	{r4, r5, r6, lr}
 8004656:	69c6      	ldr	r6, [r0, #28]
 8004658:	4605      	mov	r5, r0
 800465a:	460c      	mov	r4, r1
 800465c:	b976      	cbnz	r6, 800467c <_Bfree+0x28>
 800465e:	2010      	movs	r0, #16
 8004660:	f7ff ff02 	bl	8004468 <malloc>
 8004664:	4602      	mov	r2, r0
 8004666:	61e8      	str	r0, [r5, #28]
 8004668:	b920      	cbnz	r0, 8004674 <_Bfree+0x20>
 800466a:	218f      	movs	r1, #143	@ 0x8f
 800466c:	4b08      	ldr	r3, [pc, #32]	@ (8004690 <_Bfree+0x3c>)
 800466e:	4809      	ldr	r0, [pc, #36]	@ (8004694 <_Bfree+0x40>)
 8004670:	f001 fd24 	bl	80060bc <__assert_func>
 8004674:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004678:	6006      	str	r6, [r0, #0]
 800467a:	60c6      	str	r6, [r0, #12]
 800467c:	b13c      	cbz	r4, 800468e <_Bfree+0x3a>
 800467e:	69eb      	ldr	r3, [r5, #28]
 8004680:	6862      	ldr	r2, [r4, #4]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004688:	6021      	str	r1, [r4, #0]
 800468a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800468e:	bd70      	pop	{r4, r5, r6, pc}
 8004690:	08006e54 	.word	0x08006e54
 8004694:	08006ed4 	.word	0x08006ed4

08004698 <__multadd>:
 8004698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800469c:	4607      	mov	r7, r0
 800469e:	460c      	mov	r4, r1
 80046a0:	461e      	mov	r6, r3
 80046a2:	2000      	movs	r0, #0
 80046a4:	690d      	ldr	r5, [r1, #16]
 80046a6:	f101 0c14 	add.w	ip, r1, #20
 80046aa:	f8dc 3000 	ldr.w	r3, [ip]
 80046ae:	3001      	adds	r0, #1
 80046b0:	b299      	uxth	r1, r3
 80046b2:	fb02 6101 	mla	r1, r2, r1, r6
 80046b6:	0c1e      	lsrs	r6, r3, #16
 80046b8:	0c0b      	lsrs	r3, r1, #16
 80046ba:	fb02 3306 	mla	r3, r2, r6, r3
 80046be:	b289      	uxth	r1, r1
 80046c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80046c4:	4285      	cmp	r5, r0
 80046c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80046ca:	f84c 1b04 	str.w	r1, [ip], #4
 80046ce:	dcec      	bgt.n	80046aa <__multadd+0x12>
 80046d0:	b30e      	cbz	r6, 8004716 <__multadd+0x7e>
 80046d2:	68a3      	ldr	r3, [r4, #8]
 80046d4:	42ab      	cmp	r3, r5
 80046d6:	dc19      	bgt.n	800470c <__multadd+0x74>
 80046d8:	6861      	ldr	r1, [r4, #4]
 80046da:	4638      	mov	r0, r7
 80046dc:	3101      	adds	r1, #1
 80046de:	f7ff ff79 	bl	80045d4 <_Balloc>
 80046e2:	4680      	mov	r8, r0
 80046e4:	b928      	cbnz	r0, 80046f2 <__multadd+0x5a>
 80046e6:	4602      	mov	r2, r0
 80046e8:	21ba      	movs	r1, #186	@ 0xba
 80046ea:	4b0c      	ldr	r3, [pc, #48]	@ (800471c <__multadd+0x84>)
 80046ec:	480c      	ldr	r0, [pc, #48]	@ (8004720 <__multadd+0x88>)
 80046ee:	f001 fce5 	bl	80060bc <__assert_func>
 80046f2:	6922      	ldr	r2, [r4, #16]
 80046f4:	f104 010c 	add.w	r1, r4, #12
 80046f8:	3202      	adds	r2, #2
 80046fa:	0092      	lsls	r2, r2, #2
 80046fc:	300c      	adds	r0, #12
 80046fe:	f001 fcc9 	bl	8006094 <memcpy>
 8004702:	4621      	mov	r1, r4
 8004704:	4638      	mov	r0, r7
 8004706:	f7ff ffa5 	bl	8004654 <_Bfree>
 800470a:	4644      	mov	r4, r8
 800470c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004710:	3501      	adds	r5, #1
 8004712:	615e      	str	r6, [r3, #20]
 8004714:	6125      	str	r5, [r4, #16]
 8004716:	4620      	mov	r0, r4
 8004718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800471c:	08006ec3 	.word	0x08006ec3
 8004720:	08006ed4 	.word	0x08006ed4

08004724 <__s2b>:
 8004724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004728:	4615      	mov	r5, r2
 800472a:	2209      	movs	r2, #9
 800472c:	461f      	mov	r7, r3
 800472e:	3308      	adds	r3, #8
 8004730:	460c      	mov	r4, r1
 8004732:	fb93 f3f2 	sdiv	r3, r3, r2
 8004736:	4606      	mov	r6, r0
 8004738:	2201      	movs	r2, #1
 800473a:	2100      	movs	r1, #0
 800473c:	429a      	cmp	r2, r3
 800473e:	db09      	blt.n	8004754 <__s2b+0x30>
 8004740:	4630      	mov	r0, r6
 8004742:	f7ff ff47 	bl	80045d4 <_Balloc>
 8004746:	b940      	cbnz	r0, 800475a <__s2b+0x36>
 8004748:	4602      	mov	r2, r0
 800474a:	21d3      	movs	r1, #211	@ 0xd3
 800474c:	4b18      	ldr	r3, [pc, #96]	@ (80047b0 <__s2b+0x8c>)
 800474e:	4819      	ldr	r0, [pc, #100]	@ (80047b4 <__s2b+0x90>)
 8004750:	f001 fcb4 	bl	80060bc <__assert_func>
 8004754:	0052      	lsls	r2, r2, #1
 8004756:	3101      	adds	r1, #1
 8004758:	e7f0      	b.n	800473c <__s2b+0x18>
 800475a:	9b08      	ldr	r3, [sp, #32]
 800475c:	2d09      	cmp	r5, #9
 800475e:	6143      	str	r3, [r0, #20]
 8004760:	f04f 0301 	mov.w	r3, #1
 8004764:	6103      	str	r3, [r0, #16]
 8004766:	dd16      	ble.n	8004796 <__s2b+0x72>
 8004768:	f104 0909 	add.w	r9, r4, #9
 800476c:	46c8      	mov	r8, r9
 800476e:	442c      	add	r4, r5
 8004770:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004774:	4601      	mov	r1, r0
 8004776:	220a      	movs	r2, #10
 8004778:	4630      	mov	r0, r6
 800477a:	3b30      	subs	r3, #48	@ 0x30
 800477c:	f7ff ff8c 	bl	8004698 <__multadd>
 8004780:	45a0      	cmp	r8, r4
 8004782:	d1f5      	bne.n	8004770 <__s2b+0x4c>
 8004784:	f1a5 0408 	sub.w	r4, r5, #8
 8004788:	444c      	add	r4, r9
 800478a:	1b2d      	subs	r5, r5, r4
 800478c:	1963      	adds	r3, r4, r5
 800478e:	42bb      	cmp	r3, r7
 8004790:	db04      	blt.n	800479c <__s2b+0x78>
 8004792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004796:	2509      	movs	r5, #9
 8004798:	340a      	adds	r4, #10
 800479a:	e7f6      	b.n	800478a <__s2b+0x66>
 800479c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80047a0:	4601      	mov	r1, r0
 80047a2:	220a      	movs	r2, #10
 80047a4:	4630      	mov	r0, r6
 80047a6:	3b30      	subs	r3, #48	@ 0x30
 80047a8:	f7ff ff76 	bl	8004698 <__multadd>
 80047ac:	e7ee      	b.n	800478c <__s2b+0x68>
 80047ae:	bf00      	nop
 80047b0:	08006ec3 	.word	0x08006ec3
 80047b4:	08006ed4 	.word	0x08006ed4

080047b8 <__hi0bits>:
 80047b8:	4603      	mov	r3, r0
 80047ba:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80047be:	bf3a      	itte	cc
 80047c0:	0403      	lslcc	r3, r0, #16
 80047c2:	2010      	movcc	r0, #16
 80047c4:	2000      	movcs	r0, #0
 80047c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047ca:	bf3c      	itt	cc
 80047cc:	021b      	lslcc	r3, r3, #8
 80047ce:	3008      	addcc	r0, #8
 80047d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047d4:	bf3c      	itt	cc
 80047d6:	011b      	lslcc	r3, r3, #4
 80047d8:	3004      	addcc	r0, #4
 80047da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047de:	bf3c      	itt	cc
 80047e0:	009b      	lslcc	r3, r3, #2
 80047e2:	3002      	addcc	r0, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	db05      	blt.n	80047f4 <__hi0bits+0x3c>
 80047e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80047ec:	f100 0001 	add.w	r0, r0, #1
 80047f0:	bf08      	it	eq
 80047f2:	2020      	moveq	r0, #32
 80047f4:	4770      	bx	lr

080047f6 <__lo0bits>:
 80047f6:	6803      	ldr	r3, [r0, #0]
 80047f8:	4602      	mov	r2, r0
 80047fa:	f013 0007 	ands.w	r0, r3, #7
 80047fe:	d00b      	beq.n	8004818 <__lo0bits+0x22>
 8004800:	07d9      	lsls	r1, r3, #31
 8004802:	d421      	bmi.n	8004848 <__lo0bits+0x52>
 8004804:	0798      	lsls	r0, r3, #30
 8004806:	bf49      	itett	mi
 8004808:	085b      	lsrmi	r3, r3, #1
 800480a:	089b      	lsrpl	r3, r3, #2
 800480c:	2001      	movmi	r0, #1
 800480e:	6013      	strmi	r3, [r2, #0]
 8004810:	bf5c      	itt	pl
 8004812:	2002      	movpl	r0, #2
 8004814:	6013      	strpl	r3, [r2, #0]
 8004816:	4770      	bx	lr
 8004818:	b299      	uxth	r1, r3
 800481a:	b909      	cbnz	r1, 8004820 <__lo0bits+0x2a>
 800481c:	2010      	movs	r0, #16
 800481e:	0c1b      	lsrs	r3, r3, #16
 8004820:	b2d9      	uxtb	r1, r3
 8004822:	b909      	cbnz	r1, 8004828 <__lo0bits+0x32>
 8004824:	3008      	adds	r0, #8
 8004826:	0a1b      	lsrs	r3, r3, #8
 8004828:	0719      	lsls	r1, r3, #28
 800482a:	bf04      	itt	eq
 800482c:	091b      	lsreq	r3, r3, #4
 800482e:	3004      	addeq	r0, #4
 8004830:	0799      	lsls	r1, r3, #30
 8004832:	bf04      	itt	eq
 8004834:	089b      	lsreq	r3, r3, #2
 8004836:	3002      	addeq	r0, #2
 8004838:	07d9      	lsls	r1, r3, #31
 800483a:	d403      	bmi.n	8004844 <__lo0bits+0x4e>
 800483c:	085b      	lsrs	r3, r3, #1
 800483e:	f100 0001 	add.w	r0, r0, #1
 8004842:	d003      	beq.n	800484c <__lo0bits+0x56>
 8004844:	6013      	str	r3, [r2, #0]
 8004846:	4770      	bx	lr
 8004848:	2000      	movs	r0, #0
 800484a:	4770      	bx	lr
 800484c:	2020      	movs	r0, #32
 800484e:	4770      	bx	lr

08004850 <__i2b>:
 8004850:	b510      	push	{r4, lr}
 8004852:	460c      	mov	r4, r1
 8004854:	2101      	movs	r1, #1
 8004856:	f7ff febd 	bl	80045d4 <_Balloc>
 800485a:	4602      	mov	r2, r0
 800485c:	b928      	cbnz	r0, 800486a <__i2b+0x1a>
 800485e:	f240 1145 	movw	r1, #325	@ 0x145
 8004862:	4b04      	ldr	r3, [pc, #16]	@ (8004874 <__i2b+0x24>)
 8004864:	4804      	ldr	r0, [pc, #16]	@ (8004878 <__i2b+0x28>)
 8004866:	f001 fc29 	bl	80060bc <__assert_func>
 800486a:	2301      	movs	r3, #1
 800486c:	6144      	str	r4, [r0, #20]
 800486e:	6103      	str	r3, [r0, #16]
 8004870:	bd10      	pop	{r4, pc}
 8004872:	bf00      	nop
 8004874:	08006ec3 	.word	0x08006ec3
 8004878:	08006ed4 	.word	0x08006ed4

0800487c <__multiply>:
 800487c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004880:	4614      	mov	r4, r2
 8004882:	690a      	ldr	r2, [r1, #16]
 8004884:	6923      	ldr	r3, [r4, #16]
 8004886:	460f      	mov	r7, r1
 8004888:	429a      	cmp	r2, r3
 800488a:	bfa2      	ittt	ge
 800488c:	4623      	movge	r3, r4
 800488e:	460c      	movge	r4, r1
 8004890:	461f      	movge	r7, r3
 8004892:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004896:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800489a:	68a3      	ldr	r3, [r4, #8]
 800489c:	6861      	ldr	r1, [r4, #4]
 800489e:	eb0a 0609 	add.w	r6, sl, r9
 80048a2:	42b3      	cmp	r3, r6
 80048a4:	b085      	sub	sp, #20
 80048a6:	bfb8      	it	lt
 80048a8:	3101      	addlt	r1, #1
 80048aa:	f7ff fe93 	bl	80045d4 <_Balloc>
 80048ae:	b930      	cbnz	r0, 80048be <__multiply+0x42>
 80048b0:	4602      	mov	r2, r0
 80048b2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80048b6:	4b43      	ldr	r3, [pc, #268]	@ (80049c4 <__multiply+0x148>)
 80048b8:	4843      	ldr	r0, [pc, #268]	@ (80049c8 <__multiply+0x14c>)
 80048ba:	f001 fbff 	bl	80060bc <__assert_func>
 80048be:	f100 0514 	add.w	r5, r0, #20
 80048c2:	462b      	mov	r3, r5
 80048c4:	2200      	movs	r2, #0
 80048c6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80048ca:	4543      	cmp	r3, r8
 80048cc:	d321      	bcc.n	8004912 <__multiply+0x96>
 80048ce:	f107 0114 	add.w	r1, r7, #20
 80048d2:	f104 0214 	add.w	r2, r4, #20
 80048d6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80048da:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80048de:	9302      	str	r3, [sp, #8]
 80048e0:	1b13      	subs	r3, r2, r4
 80048e2:	3b15      	subs	r3, #21
 80048e4:	f023 0303 	bic.w	r3, r3, #3
 80048e8:	3304      	adds	r3, #4
 80048ea:	f104 0715 	add.w	r7, r4, #21
 80048ee:	42ba      	cmp	r2, r7
 80048f0:	bf38      	it	cc
 80048f2:	2304      	movcc	r3, #4
 80048f4:	9301      	str	r3, [sp, #4]
 80048f6:	9b02      	ldr	r3, [sp, #8]
 80048f8:	9103      	str	r1, [sp, #12]
 80048fa:	428b      	cmp	r3, r1
 80048fc:	d80c      	bhi.n	8004918 <__multiply+0x9c>
 80048fe:	2e00      	cmp	r6, #0
 8004900:	dd03      	ble.n	800490a <__multiply+0x8e>
 8004902:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004906:	2b00      	cmp	r3, #0
 8004908:	d05a      	beq.n	80049c0 <__multiply+0x144>
 800490a:	6106      	str	r6, [r0, #16]
 800490c:	b005      	add	sp, #20
 800490e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004912:	f843 2b04 	str.w	r2, [r3], #4
 8004916:	e7d8      	b.n	80048ca <__multiply+0x4e>
 8004918:	f8b1 a000 	ldrh.w	sl, [r1]
 800491c:	f1ba 0f00 	cmp.w	sl, #0
 8004920:	d023      	beq.n	800496a <__multiply+0xee>
 8004922:	46a9      	mov	r9, r5
 8004924:	f04f 0c00 	mov.w	ip, #0
 8004928:	f104 0e14 	add.w	lr, r4, #20
 800492c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004930:	f8d9 3000 	ldr.w	r3, [r9]
 8004934:	fa1f fb87 	uxth.w	fp, r7
 8004938:	b29b      	uxth	r3, r3
 800493a:	fb0a 330b 	mla	r3, sl, fp, r3
 800493e:	4463      	add	r3, ip
 8004940:	f8d9 c000 	ldr.w	ip, [r9]
 8004944:	0c3f      	lsrs	r7, r7, #16
 8004946:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800494a:	fb0a c707 	mla	r7, sl, r7, ip
 800494e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004952:	b29b      	uxth	r3, r3
 8004954:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004958:	4572      	cmp	r2, lr
 800495a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800495e:	f849 3b04 	str.w	r3, [r9], #4
 8004962:	d8e3      	bhi.n	800492c <__multiply+0xb0>
 8004964:	9b01      	ldr	r3, [sp, #4]
 8004966:	f845 c003 	str.w	ip, [r5, r3]
 800496a:	9b03      	ldr	r3, [sp, #12]
 800496c:	3104      	adds	r1, #4
 800496e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004972:	f1b9 0f00 	cmp.w	r9, #0
 8004976:	d021      	beq.n	80049bc <__multiply+0x140>
 8004978:	46ae      	mov	lr, r5
 800497a:	f04f 0a00 	mov.w	sl, #0
 800497e:	682b      	ldr	r3, [r5, #0]
 8004980:	f104 0c14 	add.w	ip, r4, #20
 8004984:	f8bc b000 	ldrh.w	fp, [ip]
 8004988:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800498c:	b29b      	uxth	r3, r3
 800498e:	fb09 770b 	mla	r7, r9, fp, r7
 8004992:	4457      	add	r7, sl
 8004994:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004998:	f84e 3b04 	str.w	r3, [lr], #4
 800499c:	f85c 3b04 	ldr.w	r3, [ip], #4
 80049a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049a4:	f8be 3000 	ldrh.w	r3, [lr]
 80049a8:	4562      	cmp	r2, ip
 80049aa:	fb09 330a 	mla	r3, r9, sl, r3
 80049ae:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80049b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049b6:	d8e5      	bhi.n	8004984 <__multiply+0x108>
 80049b8:	9f01      	ldr	r7, [sp, #4]
 80049ba:	51eb      	str	r3, [r5, r7]
 80049bc:	3504      	adds	r5, #4
 80049be:	e79a      	b.n	80048f6 <__multiply+0x7a>
 80049c0:	3e01      	subs	r6, #1
 80049c2:	e79c      	b.n	80048fe <__multiply+0x82>
 80049c4:	08006ec3 	.word	0x08006ec3
 80049c8:	08006ed4 	.word	0x08006ed4

080049cc <__pow5mult>:
 80049cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049d0:	4615      	mov	r5, r2
 80049d2:	f012 0203 	ands.w	r2, r2, #3
 80049d6:	4607      	mov	r7, r0
 80049d8:	460e      	mov	r6, r1
 80049da:	d007      	beq.n	80049ec <__pow5mult+0x20>
 80049dc:	4c25      	ldr	r4, [pc, #148]	@ (8004a74 <__pow5mult+0xa8>)
 80049de:	3a01      	subs	r2, #1
 80049e0:	2300      	movs	r3, #0
 80049e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80049e6:	f7ff fe57 	bl	8004698 <__multadd>
 80049ea:	4606      	mov	r6, r0
 80049ec:	10ad      	asrs	r5, r5, #2
 80049ee:	d03d      	beq.n	8004a6c <__pow5mult+0xa0>
 80049f0:	69fc      	ldr	r4, [r7, #28]
 80049f2:	b97c      	cbnz	r4, 8004a14 <__pow5mult+0x48>
 80049f4:	2010      	movs	r0, #16
 80049f6:	f7ff fd37 	bl	8004468 <malloc>
 80049fa:	4602      	mov	r2, r0
 80049fc:	61f8      	str	r0, [r7, #28]
 80049fe:	b928      	cbnz	r0, 8004a0c <__pow5mult+0x40>
 8004a00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004a04:	4b1c      	ldr	r3, [pc, #112]	@ (8004a78 <__pow5mult+0xac>)
 8004a06:	481d      	ldr	r0, [pc, #116]	@ (8004a7c <__pow5mult+0xb0>)
 8004a08:	f001 fb58 	bl	80060bc <__assert_func>
 8004a0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a10:	6004      	str	r4, [r0, #0]
 8004a12:	60c4      	str	r4, [r0, #12]
 8004a14:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004a18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004a1c:	b94c      	cbnz	r4, 8004a32 <__pow5mult+0x66>
 8004a1e:	f240 2171 	movw	r1, #625	@ 0x271
 8004a22:	4638      	mov	r0, r7
 8004a24:	f7ff ff14 	bl	8004850 <__i2b>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	4604      	mov	r4, r0
 8004a2c:	f8c8 0008 	str.w	r0, [r8, #8]
 8004a30:	6003      	str	r3, [r0, #0]
 8004a32:	f04f 0900 	mov.w	r9, #0
 8004a36:	07eb      	lsls	r3, r5, #31
 8004a38:	d50a      	bpl.n	8004a50 <__pow5mult+0x84>
 8004a3a:	4631      	mov	r1, r6
 8004a3c:	4622      	mov	r2, r4
 8004a3e:	4638      	mov	r0, r7
 8004a40:	f7ff ff1c 	bl	800487c <__multiply>
 8004a44:	4680      	mov	r8, r0
 8004a46:	4631      	mov	r1, r6
 8004a48:	4638      	mov	r0, r7
 8004a4a:	f7ff fe03 	bl	8004654 <_Bfree>
 8004a4e:	4646      	mov	r6, r8
 8004a50:	106d      	asrs	r5, r5, #1
 8004a52:	d00b      	beq.n	8004a6c <__pow5mult+0xa0>
 8004a54:	6820      	ldr	r0, [r4, #0]
 8004a56:	b938      	cbnz	r0, 8004a68 <__pow5mult+0x9c>
 8004a58:	4622      	mov	r2, r4
 8004a5a:	4621      	mov	r1, r4
 8004a5c:	4638      	mov	r0, r7
 8004a5e:	f7ff ff0d 	bl	800487c <__multiply>
 8004a62:	6020      	str	r0, [r4, #0]
 8004a64:	f8c0 9000 	str.w	r9, [r0]
 8004a68:	4604      	mov	r4, r0
 8004a6a:	e7e4      	b.n	8004a36 <__pow5mult+0x6a>
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a72:	bf00      	nop
 8004a74:	08006f30 	.word	0x08006f30
 8004a78:	08006e54 	.word	0x08006e54
 8004a7c:	08006ed4 	.word	0x08006ed4

08004a80 <__lshift>:
 8004a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a84:	460c      	mov	r4, r1
 8004a86:	4607      	mov	r7, r0
 8004a88:	4691      	mov	r9, r2
 8004a8a:	6923      	ldr	r3, [r4, #16]
 8004a8c:	6849      	ldr	r1, [r1, #4]
 8004a8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004a92:	68a3      	ldr	r3, [r4, #8]
 8004a94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004a98:	f108 0601 	add.w	r6, r8, #1
 8004a9c:	42b3      	cmp	r3, r6
 8004a9e:	db0b      	blt.n	8004ab8 <__lshift+0x38>
 8004aa0:	4638      	mov	r0, r7
 8004aa2:	f7ff fd97 	bl	80045d4 <_Balloc>
 8004aa6:	4605      	mov	r5, r0
 8004aa8:	b948      	cbnz	r0, 8004abe <__lshift+0x3e>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004ab0:	4b27      	ldr	r3, [pc, #156]	@ (8004b50 <__lshift+0xd0>)
 8004ab2:	4828      	ldr	r0, [pc, #160]	@ (8004b54 <__lshift+0xd4>)
 8004ab4:	f001 fb02 	bl	80060bc <__assert_func>
 8004ab8:	3101      	adds	r1, #1
 8004aba:	005b      	lsls	r3, r3, #1
 8004abc:	e7ee      	b.n	8004a9c <__lshift+0x1c>
 8004abe:	2300      	movs	r3, #0
 8004ac0:	f100 0114 	add.w	r1, r0, #20
 8004ac4:	f100 0210 	add.w	r2, r0, #16
 8004ac8:	4618      	mov	r0, r3
 8004aca:	4553      	cmp	r3, sl
 8004acc:	db33      	blt.n	8004b36 <__lshift+0xb6>
 8004ace:	6920      	ldr	r0, [r4, #16]
 8004ad0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004ad4:	f104 0314 	add.w	r3, r4, #20
 8004ad8:	f019 091f 	ands.w	r9, r9, #31
 8004adc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004ae0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004ae4:	d02b      	beq.n	8004b3e <__lshift+0xbe>
 8004ae6:	468a      	mov	sl, r1
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f1c9 0e20 	rsb	lr, r9, #32
 8004aee:	6818      	ldr	r0, [r3, #0]
 8004af0:	fa00 f009 	lsl.w	r0, r0, r9
 8004af4:	4310      	orrs	r0, r2
 8004af6:	f84a 0b04 	str.w	r0, [sl], #4
 8004afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004afe:	459c      	cmp	ip, r3
 8004b00:	fa22 f20e 	lsr.w	r2, r2, lr
 8004b04:	d8f3      	bhi.n	8004aee <__lshift+0x6e>
 8004b06:	ebac 0304 	sub.w	r3, ip, r4
 8004b0a:	3b15      	subs	r3, #21
 8004b0c:	f023 0303 	bic.w	r3, r3, #3
 8004b10:	3304      	adds	r3, #4
 8004b12:	f104 0015 	add.w	r0, r4, #21
 8004b16:	4584      	cmp	ip, r0
 8004b18:	bf38      	it	cc
 8004b1a:	2304      	movcc	r3, #4
 8004b1c:	50ca      	str	r2, [r1, r3]
 8004b1e:	b10a      	cbz	r2, 8004b24 <__lshift+0xa4>
 8004b20:	f108 0602 	add.w	r6, r8, #2
 8004b24:	3e01      	subs	r6, #1
 8004b26:	4638      	mov	r0, r7
 8004b28:	4621      	mov	r1, r4
 8004b2a:	612e      	str	r6, [r5, #16]
 8004b2c:	f7ff fd92 	bl	8004654 <_Bfree>
 8004b30:	4628      	mov	r0, r5
 8004b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b36:	f842 0f04 	str.w	r0, [r2, #4]!
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	e7c5      	b.n	8004aca <__lshift+0x4a>
 8004b3e:	3904      	subs	r1, #4
 8004b40:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b44:	459c      	cmp	ip, r3
 8004b46:	f841 2f04 	str.w	r2, [r1, #4]!
 8004b4a:	d8f9      	bhi.n	8004b40 <__lshift+0xc0>
 8004b4c:	e7ea      	b.n	8004b24 <__lshift+0xa4>
 8004b4e:	bf00      	nop
 8004b50:	08006ec3 	.word	0x08006ec3
 8004b54:	08006ed4 	.word	0x08006ed4

08004b58 <__mcmp>:
 8004b58:	4603      	mov	r3, r0
 8004b5a:	690a      	ldr	r2, [r1, #16]
 8004b5c:	6900      	ldr	r0, [r0, #16]
 8004b5e:	b530      	push	{r4, r5, lr}
 8004b60:	1a80      	subs	r0, r0, r2
 8004b62:	d10e      	bne.n	8004b82 <__mcmp+0x2a>
 8004b64:	3314      	adds	r3, #20
 8004b66:	3114      	adds	r1, #20
 8004b68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004b6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004b70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004b74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004b78:	4295      	cmp	r5, r2
 8004b7a:	d003      	beq.n	8004b84 <__mcmp+0x2c>
 8004b7c:	d205      	bcs.n	8004b8a <__mcmp+0x32>
 8004b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b82:	bd30      	pop	{r4, r5, pc}
 8004b84:	42a3      	cmp	r3, r4
 8004b86:	d3f3      	bcc.n	8004b70 <__mcmp+0x18>
 8004b88:	e7fb      	b.n	8004b82 <__mcmp+0x2a>
 8004b8a:	2001      	movs	r0, #1
 8004b8c:	e7f9      	b.n	8004b82 <__mcmp+0x2a>
	...

08004b90 <__mdiff>:
 8004b90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b94:	4689      	mov	r9, r1
 8004b96:	4606      	mov	r6, r0
 8004b98:	4611      	mov	r1, r2
 8004b9a:	4648      	mov	r0, r9
 8004b9c:	4614      	mov	r4, r2
 8004b9e:	f7ff ffdb 	bl	8004b58 <__mcmp>
 8004ba2:	1e05      	subs	r5, r0, #0
 8004ba4:	d112      	bne.n	8004bcc <__mdiff+0x3c>
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	4630      	mov	r0, r6
 8004baa:	f7ff fd13 	bl	80045d4 <_Balloc>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	b928      	cbnz	r0, 8004bbe <__mdiff+0x2e>
 8004bb2:	f240 2137 	movw	r1, #567	@ 0x237
 8004bb6:	4b3e      	ldr	r3, [pc, #248]	@ (8004cb0 <__mdiff+0x120>)
 8004bb8:	483e      	ldr	r0, [pc, #248]	@ (8004cb4 <__mdiff+0x124>)
 8004bba:	f001 fa7f 	bl	80060bc <__assert_func>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	b003      	add	sp, #12
 8004bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bcc:	bfbc      	itt	lt
 8004bce:	464b      	movlt	r3, r9
 8004bd0:	46a1      	movlt	r9, r4
 8004bd2:	4630      	mov	r0, r6
 8004bd4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004bd8:	bfba      	itte	lt
 8004bda:	461c      	movlt	r4, r3
 8004bdc:	2501      	movlt	r5, #1
 8004bde:	2500      	movge	r5, #0
 8004be0:	f7ff fcf8 	bl	80045d4 <_Balloc>
 8004be4:	4602      	mov	r2, r0
 8004be6:	b918      	cbnz	r0, 8004bf0 <__mdiff+0x60>
 8004be8:	f240 2145 	movw	r1, #581	@ 0x245
 8004bec:	4b30      	ldr	r3, [pc, #192]	@ (8004cb0 <__mdiff+0x120>)
 8004bee:	e7e3      	b.n	8004bb8 <__mdiff+0x28>
 8004bf0:	f100 0b14 	add.w	fp, r0, #20
 8004bf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004bf8:	f109 0310 	add.w	r3, r9, #16
 8004bfc:	60c5      	str	r5, [r0, #12]
 8004bfe:	f04f 0c00 	mov.w	ip, #0
 8004c02:	f109 0514 	add.w	r5, r9, #20
 8004c06:	46d9      	mov	r9, fp
 8004c08:	6926      	ldr	r6, [r4, #16]
 8004c0a:	f104 0e14 	add.w	lr, r4, #20
 8004c0e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004c12:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004c16:	9301      	str	r3, [sp, #4]
 8004c18:	9b01      	ldr	r3, [sp, #4]
 8004c1a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004c1e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004c22:	b281      	uxth	r1, r0
 8004c24:	9301      	str	r3, [sp, #4]
 8004c26:	fa1f f38a 	uxth.w	r3, sl
 8004c2a:	1a5b      	subs	r3, r3, r1
 8004c2c:	0c00      	lsrs	r0, r0, #16
 8004c2e:	4463      	add	r3, ip
 8004c30:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004c34:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004c3e:	4576      	cmp	r6, lr
 8004c40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004c44:	f849 3b04 	str.w	r3, [r9], #4
 8004c48:	d8e6      	bhi.n	8004c18 <__mdiff+0x88>
 8004c4a:	1b33      	subs	r3, r6, r4
 8004c4c:	3b15      	subs	r3, #21
 8004c4e:	f023 0303 	bic.w	r3, r3, #3
 8004c52:	3415      	adds	r4, #21
 8004c54:	3304      	adds	r3, #4
 8004c56:	42a6      	cmp	r6, r4
 8004c58:	bf38      	it	cc
 8004c5a:	2304      	movcc	r3, #4
 8004c5c:	441d      	add	r5, r3
 8004c5e:	445b      	add	r3, fp
 8004c60:	461e      	mov	r6, r3
 8004c62:	462c      	mov	r4, r5
 8004c64:	4544      	cmp	r4, r8
 8004c66:	d30e      	bcc.n	8004c86 <__mdiff+0xf6>
 8004c68:	f108 0103 	add.w	r1, r8, #3
 8004c6c:	1b49      	subs	r1, r1, r5
 8004c6e:	f021 0103 	bic.w	r1, r1, #3
 8004c72:	3d03      	subs	r5, #3
 8004c74:	45a8      	cmp	r8, r5
 8004c76:	bf38      	it	cc
 8004c78:	2100      	movcc	r1, #0
 8004c7a:	440b      	add	r3, r1
 8004c7c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004c80:	b199      	cbz	r1, 8004caa <__mdiff+0x11a>
 8004c82:	6117      	str	r7, [r2, #16]
 8004c84:	e79e      	b.n	8004bc4 <__mdiff+0x34>
 8004c86:	46e6      	mov	lr, ip
 8004c88:	f854 1b04 	ldr.w	r1, [r4], #4
 8004c8c:	fa1f fc81 	uxth.w	ip, r1
 8004c90:	44f4      	add	ip, lr
 8004c92:	0c08      	lsrs	r0, r1, #16
 8004c94:	4471      	add	r1, lr
 8004c96:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004c9a:	b289      	uxth	r1, r1
 8004c9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004ca0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004ca4:	f846 1b04 	str.w	r1, [r6], #4
 8004ca8:	e7dc      	b.n	8004c64 <__mdiff+0xd4>
 8004caa:	3f01      	subs	r7, #1
 8004cac:	e7e6      	b.n	8004c7c <__mdiff+0xec>
 8004cae:	bf00      	nop
 8004cb0:	08006ec3 	.word	0x08006ec3
 8004cb4:	08006ed4 	.word	0x08006ed4

08004cb8 <__ulp>:
 8004cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf4 <__ulp+0x3c>)
 8004cba:	400b      	ands	r3, r1
 8004cbc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	dc08      	bgt.n	8004cd6 <__ulp+0x1e>
 8004cc4:	425b      	negs	r3, r3
 8004cc6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004cca:	ea4f 5223 	mov.w	r2, r3, asr #20
 8004cce:	da04      	bge.n	8004cda <__ulp+0x22>
 8004cd0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004cd4:	4113      	asrs	r3, r2
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	e008      	b.n	8004cec <__ulp+0x34>
 8004cda:	f1a2 0314 	sub.w	r3, r2, #20
 8004cde:	2b1e      	cmp	r3, #30
 8004ce0:	bfd6      	itet	le
 8004ce2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8004ce6:	2201      	movgt	r2, #1
 8004ce8:	40da      	lsrle	r2, r3
 8004cea:	2300      	movs	r3, #0
 8004cec:	4619      	mov	r1, r3
 8004cee:	4610      	mov	r0, r2
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	7ff00000 	.word	0x7ff00000

08004cf8 <__b2d>:
 8004cf8:	6902      	ldr	r2, [r0, #16]
 8004cfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cfc:	f100 0614 	add.w	r6, r0, #20
 8004d00:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8004d04:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8004d08:	4f1e      	ldr	r7, [pc, #120]	@ (8004d84 <__b2d+0x8c>)
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	f7ff fd54 	bl	80047b8 <__hi0bits>
 8004d10:	4603      	mov	r3, r0
 8004d12:	f1c0 0020 	rsb	r0, r0, #32
 8004d16:	2b0a      	cmp	r3, #10
 8004d18:	f1a2 0504 	sub.w	r5, r2, #4
 8004d1c:	6008      	str	r0, [r1, #0]
 8004d1e:	dc12      	bgt.n	8004d46 <__b2d+0x4e>
 8004d20:	42ae      	cmp	r6, r5
 8004d22:	bf2c      	ite	cs
 8004d24:	2200      	movcs	r2, #0
 8004d26:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8004d2a:	f1c3 0c0b 	rsb	ip, r3, #11
 8004d2e:	3315      	adds	r3, #21
 8004d30:	fa24 fe0c 	lsr.w	lr, r4, ip
 8004d34:	fa04 f303 	lsl.w	r3, r4, r3
 8004d38:	fa22 f20c 	lsr.w	r2, r2, ip
 8004d3c:	ea4e 0107 	orr.w	r1, lr, r7
 8004d40:	431a      	orrs	r2, r3
 8004d42:	4610      	mov	r0, r2
 8004d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d46:	42ae      	cmp	r6, r5
 8004d48:	bf36      	itet	cc
 8004d4a:	f1a2 0508 	subcc.w	r5, r2, #8
 8004d4e:	2200      	movcs	r2, #0
 8004d50:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8004d54:	3b0b      	subs	r3, #11
 8004d56:	d012      	beq.n	8004d7e <__b2d+0x86>
 8004d58:	f1c3 0720 	rsb	r7, r3, #32
 8004d5c:	fa22 f107 	lsr.w	r1, r2, r7
 8004d60:	409c      	lsls	r4, r3
 8004d62:	430c      	orrs	r4, r1
 8004d64:	42b5      	cmp	r5, r6
 8004d66:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8004d6a:	bf94      	ite	ls
 8004d6c:	2400      	movls	r4, #0
 8004d6e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8004d72:	409a      	lsls	r2, r3
 8004d74:	40fc      	lsrs	r4, r7
 8004d76:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8004d7a:	4322      	orrs	r2, r4
 8004d7c:	e7e1      	b.n	8004d42 <__b2d+0x4a>
 8004d7e:	ea44 0107 	orr.w	r1, r4, r7
 8004d82:	e7de      	b.n	8004d42 <__b2d+0x4a>
 8004d84:	3ff00000 	.word	0x3ff00000

08004d88 <__d2b>:
 8004d88:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	4690      	mov	r8, r2
 8004d90:	4699      	mov	r9, r3
 8004d92:	9e08      	ldr	r6, [sp, #32]
 8004d94:	f7ff fc1e 	bl	80045d4 <_Balloc>
 8004d98:	4604      	mov	r4, r0
 8004d9a:	b930      	cbnz	r0, 8004daa <__d2b+0x22>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	f240 310f 	movw	r1, #783	@ 0x30f
 8004da2:	4b23      	ldr	r3, [pc, #140]	@ (8004e30 <__d2b+0xa8>)
 8004da4:	4823      	ldr	r0, [pc, #140]	@ (8004e34 <__d2b+0xac>)
 8004da6:	f001 f989 	bl	80060bc <__assert_func>
 8004daa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004dae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004db2:	b10d      	cbz	r5, 8004db8 <__d2b+0x30>
 8004db4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004db8:	9301      	str	r3, [sp, #4]
 8004dba:	f1b8 0300 	subs.w	r3, r8, #0
 8004dbe:	d024      	beq.n	8004e0a <__d2b+0x82>
 8004dc0:	4668      	mov	r0, sp
 8004dc2:	9300      	str	r3, [sp, #0]
 8004dc4:	f7ff fd17 	bl	80047f6 <__lo0bits>
 8004dc8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004dcc:	b1d8      	cbz	r0, 8004e06 <__d2b+0x7e>
 8004dce:	f1c0 0320 	rsb	r3, r0, #32
 8004dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd6:	430b      	orrs	r3, r1
 8004dd8:	40c2      	lsrs	r2, r0
 8004dda:	6163      	str	r3, [r4, #20]
 8004ddc:	9201      	str	r2, [sp, #4]
 8004dde:	9b01      	ldr	r3, [sp, #4]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	bf0c      	ite	eq
 8004de4:	2201      	moveq	r2, #1
 8004de6:	2202      	movne	r2, #2
 8004de8:	61a3      	str	r3, [r4, #24]
 8004dea:	6122      	str	r2, [r4, #16]
 8004dec:	b1ad      	cbz	r5, 8004e1a <__d2b+0x92>
 8004dee:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004df2:	4405      	add	r5, r0
 8004df4:	6035      	str	r5, [r6, #0]
 8004df6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dfc:	6018      	str	r0, [r3, #0]
 8004dfe:	4620      	mov	r0, r4
 8004e00:	b002      	add	sp, #8
 8004e02:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8004e06:	6161      	str	r1, [r4, #20]
 8004e08:	e7e9      	b.n	8004dde <__d2b+0x56>
 8004e0a:	a801      	add	r0, sp, #4
 8004e0c:	f7ff fcf3 	bl	80047f6 <__lo0bits>
 8004e10:	9b01      	ldr	r3, [sp, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	6163      	str	r3, [r4, #20]
 8004e16:	3020      	adds	r0, #32
 8004e18:	e7e7      	b.n	8004dea <__d2b+0x62>
 8004e1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004e1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004e22:	6030      	str	r0, [r6, #0]
 8004e24:	6918      	ldr	r0, [r3, #16]
 8004e26:	f7ff fcc7 	bl	80047b8 <__hi0bits>
 8004e2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004e2e:	e7e4      	b.n	8004dfa <__d2b+0x72>
 8004e30:	08006ec3 	.word	0x08006ec3
 8004e34:	08006ed4 	.word	0x08006ed4

08004e38 <__ratio>:
 8004e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e3c:	b085      	sub	sp, #20
 8004e3e:	e9cd 1000 	strd	r1, r0, [sp]
 8004e42:	a902      	add	r1, sp, #8
 8004e44:	f7ff ff58 	bl	8004cf8 <__b2d>
 8004e48:	468b      	mov	fp, r1
 8004e4a:	4606      	mov	r6, r0
 8004e4c:	460f      	mov	r7, r1
 8004e4e:	9800      	ldr	r0, [sp, #0]
 8004e50:	a903      	add	r1, sp, #12
 8004e52:	f7ff ff51 	bl	8004cf8 <__b2d>
 8004e56:	460d      	mov	r5, r1
 8004e58:	9b01      	ldr	r3, [sp, #4]
 8004e5a:	4689      	mov	r9, r1
 8004e5c:	6919      	ldr	r1, [r3, #16]
 8004e5e:	9b00      	ldr	r3, [sp, #0]
 8004e60:	4604      	mov	r4, r0
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	4630      	mov	r0, r6
 8004e66:	1ac9      	subs	r1, r1, r3
 8004e68:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004e6c:	1a9b      	subs	r3, r3, r2
 8004e6e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	bfcd      	iteet	gt
 8004e76:	463a      	movgt	r2, r7
 8004e78:	462a      	movle	r2, r5
 8004e7a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8004e7e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8004e82:	bfd8      	it	le
 8004e84:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8004e88:	464b      	mov	r3, r9
 8004e8a:	4622      	mov	r2, r4
 8004e8c:	4659      	mov	r1, fp
 8004e8e:	f7fb fc4d 	bl	800072c <__aeabi_ddiv>
 8004e92:	b005      	add	sp, #20
 8004e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004e98 <__copybits>:
 8004e98:	3901      	subs	r1, #1
 8004e9a:	b570      	push	{r4, r5, r6, lr}
 8004e9c:	1149      	asrs	r1, r1, #5
 8004e9e:	6914      	ldr	r4, [r2, #16]
 8004ea0:	3101      	adds	r1, #1
 8004ea2:	f102 0314 	add.w	r3, r2, #20
 8004ea6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004eaa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8004eae:	1f05      	subs	r5, r0, #4
 8004eb0:	42a3      	cmp	r3, r4
 8004eb2:	d30c      	bcc.n	8004ece <__copybits+0x36>
 8004eb4:	1aa3      	subs	r3, r4, r2
 8004eb6:	3b11      	subs	r3, #17
 8004eb8:	f023 0303 	bic.w	r3, r3, #3
 8004ebc:	3211      	adds	r2, #17
 8004ebe:	42a2      	cmp	r2, r4
 8004ec0:	bf88      	it	hi
 8004ec2:	2300      	movhi	r3, #0
 8004ec4:	4418      	add	r0, r3
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	4288      	cmp	r0, r1
 8004eca:	d305      	bcc.n	8004ed8 <__copybits+0x40>
 8004ecc:	bd70      	pop	{r4, r5, r6, pc}
 8004ece:	f853 6b04 	ldr.w	r6, [r3], #4
 8004ed2:	f845 6f04 	str.w	r6, [r5, #4]!
 8004ed6:	e7eb      	b.n	8004eb0 <__copybits+0x18>
 8004ed8:	f840 3b04 	str.w	r3, [r0], #4
 8004edc:	e7f4      	b.n	8004ec8 <__copybits+0x30>

08004ede <__any_on>:
 8004ede:	f100 0214 	add.w	r2, r0, #20
 8004ee2:	6900      	ldr	r0, [r0, #16]
 8004ee4:	114b      	asrs	r3, r1, #5
 8004ee6:	4298      	cmp	r0, r3
 8004ee8:	b510      	push	{r4, lr}
 8004eea:	db11      	blt.n	8004f10 <__any_on+0x32>
 8004eec:	dd0a      	ble.n	8004f04 <__any_on+0x26>
 8004eee:	f011 011f 	ands.w	r1, r1, #31
 8004ef2:	d007      	beq.n	8004f04 <__any_on+0x26>
 8004ef4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8004ef8:	fa24 f001 	lsr.w	r0, r4, r1
 8004efc:	fa00 f101 	lsl.w	r1, r0, r1
 8004f00:	428c      	cmp	r4, r1
 8004f02:	d10b      	bne.n	8004f1c <__any_on+0x3e>
 8004f04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d803      	bhi.n	8004f14 <__any_on+0x36>
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	bd10      	pop	{r4, pc}
 8004f10:	4603      	mov	r3, r0
 8004f12:	e7f7      	b.n	8004f04 <__any_on+0x26>
 8004f14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004f18:	2900      	cmp	r1, #0
 8004f1a:	d0f5      	beq.n	8004f08 <__any_on+0x2a>
 8004f1c:	2001      	movs	r0, #1
 8004f1e:	e7f6      	b.n	8004f0e <__any_on+0x30>

08004f20 <sulp>:
 8004f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f24:	460f      	mov	r7, r1
 8004f26:	4690      	mov	r8, r2
 8004f28:	f7ff fec6 	bl	8004cb8 <__ulp>
 8004f2c:	4604      	mov	r4, r0
 8004f2e:	460d      	mov	r5, r1
 8004f30:	f1b8 0f00 	cmp.w	r8, #0
 8004f34:	d011      	beq.n	8004f5a <sulp+0x3a>
 8004f36:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004f3a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	dd0b      	ble.n	8004f5a <sulp+0x3a>
 8004f42:	2400      	movs	r4, #0
 8004f44:	051b      	lsls	r3, r3, #20
 8004f46:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004f4a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004f4e:	4622      	mov	r2, r4
 8004f50:	462b      	mov	r3, r5
 8004f52:	f7fb fac1 	bl	80004d8 <__aeabi_dmul>
 8004f56:	4604      	mov	r4, r0
 8004f58:	460d      	mov	r5, r1
 8004f5a:	4620      	mov	r0, r4
 8004f5c:	4629      	mov	r1, r5
 8004f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f62:	0000      	movs	r0, r0
 8004f64:	0000      	movs	r0, r0
	...

08004f68 <_strtod_l>:
 8004f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6c:	b09f      	sub	sp, #124	@ 0x7c
 8004f6e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004f70:	2200      	movs	r2, #0
 8004f72:	460c      	mov	r4, r1
 8004f74:	921a      	str	r2, [sp, #104]	@ 0x68
 8004f76:	f04f 0a00 	mov.w	sl, #0
 8004f7a:	f04f 0b00 	mov.w	fp, #0
 8004f7e:	460a      	mov	r2, r1
 8004f80:	9005      	str	r0, [sp, #20]
 8004f82:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f84:	7811      	ldrb	r1, [r2, #0]
 8004f86:	292b      	cmp	r1, #43	@ 0x2b
 8004f88:	d048      	beq.n	800501c <_strtod_l+0xb4>
 8004f8a:	d836      	bhi.n	8004ffa <_strtod_l+0x92>
 8004f8c:	290d      	cmp	r1, #13
 8004f8e:	d830      	bhi.n	8004ff2 <_strtod_l+0x8a>
 8004f90:	2908      	cmp	r1, #8
 8004f92:	d830      	bhi.n	8004ff6 <_strtod_l+0x8e>
 8004f94:	2900      	cmp	r1, #0
 8004f96:	d039      	beq.n	800500c <_strtod_l+0xa4>
 8004f98:	2200      	movs	r2, #0
 8004f9a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004f9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004f9e:	782a      	ldrb	r2, [r5, #0]
 8004fa0:	2a30      	cmp	r2, #48	@ 0x30
 8004fa2:	f040 80b1 	bne.w	8005108 <_strtod_l+0x1a0>
 8004fa6:	786a      	ldrb	r2, [r5, #1]
 8004fa8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004fac:	2a58      	cmp	r2, #88	@ 0x58
 8004fae:	d16c      	bne.n	800508a <_strtod_l+0x122>
 8004fb0:	9302      	str	r3, [sp, #8]
 8004fb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fb4:	4a8e      	ldr	r2, [pc, #568]	@ (80051f0 <_strtod_l+0x288>)
 8004fb6:	9301      	str	r3, [sp, #4]
 8004fb8:	ab1a      	add	r3, sp, #104	@ 0x68
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	9805      	ldr	r0, [sp, #20]
 8004fbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004fc0:	a919      	add	r1, sp, #100	@ 0x64
 8004fc2:	f001 f915 	bl	80061f0 <__gethex>
 8004fc6:	f010 060f 	ands.w	r6, r0, #15
 8004fca:	4604      	mov	r4, r0
 8004fcc:	d005      	beq.n	8004fda <_strtod_l+0x72>
 8004fce:	2e06      	cmp	r6, #6
 8004fd0:	d126      	bne.n	8005020 <_strtod_l+0xb8>
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	3501      	adds	r5, #1
 8004fd6:	9519      	str	r5, [sp, #100]	@ 0x64
 8004fd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f040 8584 	bne.w	8005aea <_strtod_l+0xb82>
 8004fe2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fe4:	b1bb      	cbz	r3, 8005016 <_strtod_l+0xae>
 8004fe6:	4650      	mov	r0, sl
 8004fe8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8004fec:	b01f      	add	sp, #124	@ 0x7c
 8004fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ff2:	2920      	cmp	r1, #32
 8004ff4:	d1d0      	bne.n	8004f98 <_strtod_l+0x30>
 8004ff6:	3201      	adds	r2, #1
 8004ff8:	e7c3      	b.n	8004f82 <_strtod_l+0x1a>
 8004ffa:	292d      	cmp	r1, #45	@ 0x2d
 8004ffc:	d1cc      	bne.n	8004f98 <_strtod_l+0x30>
 8004ffe:	2101      	movs	r1, #1
 8005000:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005002:	1c51      	adds	r1, r2, #1
 8005004:	9119      	str	r1, [sp, #100]	@ 0x64
 8005006:	7852      	ldrb	r2, [r2, #1]
 8005008:	2a00      	cmp	r2, #0
 800500a:	d1c7      	bne.n	8004f9c <_strtod_l+0x34>
 800500c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800500e:	9419      	str	r4, [sp, #100]	@ 0x64
 8005010:	2b00      	cmp	r3, #0
 8005012:	f040 8568 	bne.w	8005ae6 <_strtod_l+0xb7e>
 8005016:	4650      	mov	r0, sl
 8005018:	4659      	mov	r1, fp
 800501a:	e7e7      	b.n	8004fec <_strtod_l+0x84>
 800501c:	2100      	movs	r1, #0
 800501e:	e7ef      	b.n	8005000 <_strtod_l+0x98>
 8005020:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005022:	b13a      	cbz	r2, 8005034 <_strtod_l+0xcc>
 8005024:	2135      	movs	r1, #53	@ 0x35
 8005026:	a81c      	add	r0, sp, #112	@ 0x70
 8005028:	f7ff ff36 	bl	8004e98 <__copybits>
 800502c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800502e:	9805      	ldr	r0, [sp, #20]
 8005030:	f7ff fb10 	bl	8004654 <_Bfree>
 8005034:	3e01      	subs	r6, #1
 8005036:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005038:	2e04      	cmp	r6, #4
 800503a:	d806      	bhi.n	800504a <_strtod_l+0xe2>
 800503c:	e8df f006 	tbb	[pc, r6]
 8005040:	201d0314 	.word	0x201d0314
 8005044:	14          	.byte	0x14
 8005045:	00          	.byte	0x00
 8005046:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800504a:	05e1      	lsls	r1, r4, #23
 800504c:	bf48      	it	mi
 800504e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005052:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005056:	0d1b      	lsrs	r3, r3, #20
 8005058:	051b      	lsls	r3, r3, #20
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1bd      	bne.n	8004fda <_strtod_l+0x72>
 800505e:	f7fe fb2b 	bl	80036b8 <__errno>
 8005062:	2322      	movs	r3, #34	@ 0x22
 8005064:	6003      	str	r3, [r0, #0]
 8005066:	e7b8      	b.n	8004fda <_strtod_l+0x72>
 8005068:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800506c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005070:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005074:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005078:	e7e7      	b.n	800504a <_strtod_l+0xe2>
 800507a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80051f4 <_strtod_l+0x28c>
 800507e:	e7e4      	b.n	800504a <_strtod_l+0xe2>
 8005080:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005084:	f04f 3aff 	mov.w	sl, #4294967295
 8005088:	e7df      	b.n	800504a <_strtod_l+0xe2>
 800508a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800508c:	1c5a      	adds	r2, r3, #1
 800508e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005090:	785b      	ldrb	r3, [r3, #1]
 8005092:	2b30      	cmp	r3, #48	@ 0x30
 8005094:	d0f9      	beq.n	800508a <_strtod_l+0x122>
 8005096:	2b00      	cmp	r3, #0
 8005098:	d09f      	beq.n	8004fda <_strtod_l+0x72>
 800509a:	2301      	movs	r3, #1
 800509c:	9309      	str	r3, [sp, #36]	@ 0x24
 800509e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80050a0:	220a      	movs	r2, #10
 80050a2:	930c      	str	r3, [sp, #48]	@ 0x30
 80050a4:	2300      	movs	r3, #0
 80050a6:	461f      	mov	r7, r3
 80050a8:	9308      	str	r3, [sp, #32]
 80050aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80050ac:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80050ae:	7805      	ldrb	r5, [r0, #0]
 80050b0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80050b4:	b2d9      	uxtb	r1, r3
 80050b6:	2909      	cmp	r1, #9
 80050b8:	d928      	bls.n	800510c <_strtod_l+0x1a4>
 80050ba:	2201      	movs	r2, #1
 80050bc:	494e      	ldr	r1, [pc, #312]	@ (80051f8 <_strtod_l+0x290>)
 80050be:	f000 ffc7 	bl	8006050 <strncmp>
 80050c2:	2800      	cmp	r0, #0
 80050c4:	d032      	beq.n	800512c <_strtod_l+0x1c4>
 80050c6:	2000      	movs	r0, #0
 80050c8:	462a      	mov	r2, r5
 80050ca:	4681      	mov	r9, r0
 80050cc:	463d      	mov	r5, r7
 80050ce:	4603      	mov	r3, r0
 80050d0:	2a65      	cmp	r2, #101	@ 0x65
 80050d2:	d001      	beq.n	80050d8 <_strtod_l+0x170>
 80050d4:	2a45      	cmp	r2, #69	@ 0x45
 80050d6:	d114      	bne.n	8005102 <_strtod_l+0x19a>
 80050d8:	b91d      	cbnz	r5, 80050e2 <_strtod_l+0x17a>
 80050da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050dc:	4302      	orrs	r2, r0
 80050de:	d095      	beq.n	800500c <_strtod_l+0xa4>
 80050e0:	2500      	movs	r5, #0
 80050e2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80050e4:	1c62      	adds	r2, r4, #1
 80050e6:	9219      	str	r2, [sp, #100]	@ 0x64
 80050e8:	7862      	ldrb	r2, [r4, #1]
 80050ea:	2a2b      	cmp	r2, #43	@ 0x2b
 80050ec:	d077      	beq.n	80051de <_strtod_l+0x276>
 80050ee:	2a2d      	cmp	r2, #45	@ 0x2d
 80050f0:	d07b      	beq.n	80051ea <_strtod_l+0x282>
 80050f2:	f04f 0c00 	mov.w	ip, #0
 80050f6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80050fa:	2909      	cmp	r1, #9
 80050fc:	f240 8082 	bls.w	8005204 <_strtod_l+0x29c>
 8005100:	9419      	str	r4, [sp, #100]	@ 0x64
 8005102:	f04f 0800 	mov.w	r8, #0
 8005106:	e0a2      	b.n	800524e <_strtod_l+0x2e6>
 8005108:	2300      	movs	r3, #0
 800510a:	e7c7      	b.n	800509c <_strtod_l+0x134>
 800510c:	2f08      	cmp	r7, #8
 800510e:	bfd5      	itete	le
 8005110:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005112:	9908      	ldrgt	r1, [sp, #32]
 8005114:	fb02 3301 	mlale	r3, r2, r1, r3
 8005118:	fb02 3301 	mlagt	r3, r2, r1, r3
 800511c:	f100 0001 	add.w	r0, r0, #1
 8005120:	bfd4      	ite	le
 8005122:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005124:	9308      	strgt	r3, [sp, #32]
 8005126:	3701      	adds	r7, #1
 8005128:	9019      	str	r0, [sp, #100]	@ 0x64
 800512a:	e7bf      	b.n	80050ac <_strtod_l+0x144>
 800512c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800512e:	1c5a      	adds	r2, r3, #1
 8005130:	9219      	str	r2, [sp, #100]	@ 0x64
 8005132:	785a      	ldrb	r2, [r3, #1]
 8005134:	b37f      	cbz	r7, 8005196 <_strtod_l+0x22e>
 8005136:	4681      	mov	r9, r0
 8005138:	463d      	mov	r5, r7
 800513a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800513e:	2b09      	cmp	r3, #9
 8005140:	d912      	bls.n	8005168 <_strtod_l+0x200>
 8005142:	2301      	movs	r3, #1
 8005144:	e7c4      	b.n	80050d0 <_strtod_l+0x168>
 8005146:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005148:	3001      	adds	r0, #1
 800514a:	1c5a      	adds	r2, r3, #1
 800514c:	9219      	str	r2, [sp, #100]	@ 0x64
 800514e:	785a      	ldrb	r2, [r3, #1]
 8005150:	2a30      	cmp	r2, #48	@ 0x30
 8005152:	d0f8      	beq.n	8005146 <_strtod_l+0x1de>
 8005154:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005158:	2b08      	cmp	r3, #8
 800515a:	f200 84cb 	bhi.w	8005af4 <_strtod_l+0xb8c>
 800515e:	4681      	mov	r9, r0
 8005160:	2000      	movs	r0, #0
 8005162:	4605      	mov	r5, r0
 8005164:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005166:	930c      	str	r3, [sp, #48]	@ 0x30
 8005168:	3a30      	subs	r2, #48	@ 0x30
 800516a:	f100 0301 	add.w	r3, r0, #1
 800516e:	d02a      	beq.n	80051c6 <_strtod_l+0x25e>
 8005170:	4499      	add	r9, r3
 8005172:	210a      	movs	r1, #10
 8005174:	462b      	mov	r3, r5
 8005176:	eb00 0c05 	add.w	ip, r0, r5
 800517a:	4563      	cmp	r3, ip
 800517c:	d10d      	bne.n	800519a <_strtod_l+0x232>
 800517e:	1c69      	adds	r1, r5, #1
 8005180:	4401      	add	r1, r0
 8005182:	4428      	add	r0, r5
 8005184:	2808      	cmp	r0, #8
 8005186:	dc16      	bgt.n	80051b6 <_strtod_l+0x24e>
 8005188:	230a      	movs	r3, #10
 800518a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800518c:	fb03 2300 	mla	r3, r3, r0, r2
 8005190:	930a      	str	r3, [sp, #40]	@ 0x28
 8005192:	2300      	movs	r3, #0
 8005194:	e018      	b.n	80051c8 <_strtod_l+0x260>
 8005196:	4638      	mov	r0, r7
 8005198:	e7da      	b.n	8005150 <_strtod_l+0x1e8>
 800519a:	2b08      	cmp	r3, #8
 800519c:	f103 0301 	add.w	r3, r3, #1
 80051a0:	dc03      	bgt.n	80051aa <_strtod_l+0x242>
 80051a2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80051a4:	434e      	muls	r6, r1
 80051a6:	960a      	str	r6, [sp, #40]	@ 0x28
 80051a8:	e7e7      	b.n	800517a <_strtod_l+0x212>
 80051aa:	2b10      	cmp	r3, #16
 80051ac:	bfde      	ittt	le
 80051ae:	9e08      	ldrle	r6, [sp, #32]
 80051b0:	434e      	mulle	r6, r1
 80051b2:	9608      	strle	r6, [sp, #32]
 80051b4:	e7e1      	b.n	800517a <_strtod_l+0x212>
 80051b6:	280f      	cmp	r0, #15
 80051b8:	dceb      	bgt.n	8005192 <_strtod_l+0x22a>
 80051ba:	230a      	movs	r3, #10
 80051bc:	9808      	ldr	r0, [sp, #32]
 80051be:	fb03 2300 	mla	r3, r3, r0, r2
 80051c2:	9308      	str	r3, [sp, #32]
 80051c4:	e7e5      	b.n	8005192 <_strtod_l+0x22a>
 80051c6:	4629      	mov	r1, r5
 80051c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80051ca:	460d      	mov	r5, r1
 80051cc:	1c50      	adds	r0, r2, #1
 80051ce:	9019      	str	r0, [sp, #100]	@ 0x64
 80051d0:	7852      	ldrb	r2, [r2, #1]
 80051d2:	4618      	mov	r0, r3
 80051d4:	e7b1      	b.n	800513a <_strtod_l+0x1d2>
 80051d6:	f04f 0900 	mov.w	r9, #0
 80051da:	2301      	movs	r3, #1
 80051dc:	e77d      	b.n	80050da <_strtod_l+0x172>
 80051de:	f04f 0c00 	mov.w	ip, #0
 80051e2:	1ca2      	adds	r2, r4, #2
 80051e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80051e6:	78a2      	ldrb	r2, [r4, #2]
 80051e8:	e785      	b.n	80050f6 <_strtod_l+0x18e>
 80051ea:	f04f 0c01 	mov.w	ip, #1
 80051ee:	e7f8      	b.n	80051e2 <_strtod_l+0x27a>
 80051f0:	08007048 	.word	0x08007048
 80051f4:	7ff00000 	.word	0x7ff00000
 80051f8:	08007030 	.word	0x08007030
 80051fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80051fe:	1c51      	adds	r1, r2, #1
 8005200:	9119      	str	r1, [sp, #100]	@ 0x64
 8005202:	7852      	ldrb	r2, [r2, #1]
 8005204:	2a30      	cmp	r2, #48	@ 0x30
 8005206:	d0f9      	beq.n	80051fc <_strtod_l+0x294>
 8005208:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800520c:	2908      	cmp	r1, #8
 800520e:	f63f af78 	bhi.w	8005102 <_strtod_l+0x19a>
 8005212:	f04f 080a 	mov.w	r8, #10
 8005216:	3a30      	subs	r2, #48	@ 0x30
 8005218:	920e      	str	r2, [sp, #56]	@ 0x38
 800521a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800521c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800521e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005220:	1c56      	adds	r6, r2, #1
 8005222:	9619      	str	r6, [sp, #100]	@ 0x64
 8005224:	7852      	ldrb	r2, [r2, #1]
 8005226:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800522a:	f1be 0f09 	cmp.w	lr, #9
 800522e:	d939      	bls.n	80052a4 <_strtod_l+0x33c>
 8005230:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005232:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005236:	1a76      	subs	r6, r6, r1
 8005238:	2e08      	cmp	r6, #8
 800523a:	dc03      	bgt.n	8005244 <_strtod_l+0x2dc>
 800523c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800523e:	4588      	cmp	r8, r1
 8005240:	bfa8      	it	ge
 8005242:	4688      	movge	r8, r1
 8005244:	f1bc 0f00 	cmp.w	ip, #0
 8005248:	d001      	beq.n	800524e <_strtod_l+0x2e6>
 800524a:	f1c8 0800 	rsb	r8, r8, #0
 800524e:	2d00      	cmp	r5, #0
 8005250:	d14e      	bne.n	80052f0 <_strtod_l+0x388>
 8005252:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005254:	4308      	orrs	r0, r1
 8005256:	f47f aec0 	bne.w	8004fda <_strtod_l+0x72>
 800525a:	2b00      	cmp	r3, #0
 800525c:	f47f aed6 	bne.w	800500c <_strtod_l+0xa4>
 8005260:	2a69      	cmp	r2, #105	@ 0x69
 8005262:	d028      	beq.n	80052b6 <_strtod_l+0x34e>
 8005264:	dc25      	bgt.n	80052b2 <_strtod_l+0x34a>
 8005266:	2a49      	cmp	r2, #73	@ 0x49
 8005268:	d025      	beq.n	80052b6 <_strtod_l+0x34e>
 800526a:	2a4e      	cmp	r2, #78	@ 0x4e
 800526c:	f47f aece 	bne.w	800500c <_strtod_l+0xa4>
 8005270:	499a      	ldr	r1, [pc, #616]	@ (80054dc <_strtod_l+0x574>)
 8005272:	a819      	add	r0, sp, #100	@ 0x64
 8005274:	f001 f9de 	bl	8006634 <__match>
 8005278:	2800      	cmp	r0, #0
 800527a:	f43f aec7 	beq.w	800500c <_strtod_l+0xa4>
 800527e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	2b28      	cmp	r3, #40	@ 0x28
 8005284:	d12e      	bne.n	80052e4 <_strtod_l+0x37c>
 8005286:	4996      	ldr	r1, [pc, #600]	@ (80054e0 <_strtod_l+0x578>)
 8005288:	aa1c      	add	r2, sp, #112	@ 0x70
 800528a:	a819      	add	r0, sp, #100	@ 0x64
 800528c:	f001 f9e6 	bl	800665c <__hexnan>
 8005290:	2805      	cmp	r0, #5
 8005292:	d127      	bne.n	80052e4 <_strtod_l+0x37c>
 8005294:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005296:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800529a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800529e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80052a2:	e69a      	b.n	8004fda <_strtod_l+0x72>
 80052a4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80052a6:	fb08 2101 	mla	r1, r8, r1, r2
 80052aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80052ae:	920e      	str	r2, [sp, #56]	@ 0x38
 80052b0:	e7b5      	b.n	800521e <_strtod_l+0x2b6>
 80052b2:	2a6e      	cmp	r2, #110	@ 0x6e
 80052b4:	e7da      	b.n	800526c <_strtod_l+0x304>
 80052b6:	498b      	ldr	r1, [pc, #556]	@ (80054e4 <_strtod_l+0x57c>)
 80052b8:	a819      	add	r0, sp, #100	@ 0x64
 80052ba:	f001 f9bb 	bl	8006634 <__match>
 80052be:	2800      	cmp	r0, #0
 80052c0:	f43f aea4 	beq.w	800500c <_strtod_l+0xa4>
 80052c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052c6:	4988      	ldr	r1, [pc, #544]	@ (80054e8 <_strtod_l+0x580>)
 80052c8:	3b01      	subs	r3, #1
 80052ca:	a819      	add	r0, sp, #100	@ 0x64
 80052cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80052ce:	f001 f9b1 	bl	8006634 <__match>
 80052d2:	b910      	cbnz	r0, 80052da <_strtod_l+0x372>
 80052d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052d6:	3301      	adds	r3, #1
 80052d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80052da:	f04f 0a00 	mov.w	sl, #0
 80052de:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80054ec <_strtod_l+0x584>
 80052e2:	e67a      	b.n	8004fda <_strtod_l+0x72>
 80052e4:	4882      	ldr	r0, [pc, #520]	@ (80054f0 <_strtod_l+0x588>)
 80052e6:	f000 fee3 	bl	80060b0 <nan>
 80052ea:	4682      	mov	sl, r0
 80052ec:	468b      	mov	fp, r1
 80052ee:	e674      	b.n	8004fda <_strtod_l+0x72>
 80052f0:	eba8 0309 	sub.w	r3, r8, r9
 80052f4:	2f00      	cmp	r7, #0
 80052f6:	bf08      	it	eq
 80052f8:	462f      	moveq	r7, r5
 80052fa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80052fc:	2d10      	cmp	r5, #16
 80052fe:	462c      	mov	r4, r5
 8005300:	9309      	str	r3, [sp, #36]	@ 0x24
 8005302:	bfa8      	it	ge
 8005304:	2410      	movge	r4, #16
 8005306:	f7fb f86d 	bl	80003e4 <__aeabi_ui2d>
 800530a:	2d09      	cmp	r5, #9
 800530c:	4682      	mov	sl, r0
 800530e:	468b      	mov	fp, r1
 8005310:	dc11      	bgt.n	8005336 <_strtod_l+0x3ce>
 8005312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005314:	2b00      	cmp	r3, #0
 8005316:	f43f ae60 	beq.w	8004fda <_strtod_l+0x72>
 800531a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800531c:	dd76      	ble.n	800540c <_strtod_l+0x4a4>
 800531e:	2b16      	cmp	r3, #22
 8005320:	dc5d      	bgt.n	80053de <_strtod_l+0x476>
 8005322:	4974      	ldr	r1, [pc, #464]	@ (80054f4 <_strtod_l+0x58c>)
 8005324:	4652      	mov	r2, sl
 8005326:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800532a:	465b      	mov	r3, fp
 800532c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005330:	f7fb f8d2 	bl	80004d8 <__aeabi_dmul>
 8005334:	e7d9      	b.n	80052ea <_strtod_l+0x382>
 8005336:	4b6f      	ldr	r3, [pc, #444]	@ (80054f4 <_strtod_l+0x58c>)
 8005338:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800533c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005340:	f7fb f8ca 	bl	80004d8 <__aeabi_dmul>
 8005344:	4682      	mov	sl, r0
 8005346:	9808      	ldr	r0, [sp, #32]
 8005348:	468b      	mov	fp, r1
 800534a:	f7fb f84b 	bl	80003e4 <__aeabi_ui2d>
 800534e:	4602      	mov	r2, r0
 8005350:	460b      	mov	r3, r1
 8005352:	4650      	mov	r0, sl
 8005354:	4659      	mov	r1, fp
 8005356:	f7fa ff09 	bl	800016c <__adddf3>
 800535a:	2d0f      	cmp	r5, #15
 800535c:	4682      	mov	sl, r0
 800535e:	468b      	mov	fp, r1
 8005360:	ddd7      	ble.n	8005312 <_strtod_l+0x3aa>
 8005362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005364:	1b2c      	subs	r4, r5, r4
 8005366:	441c      	add	r4, r3
 8005368:	2c00      	cmp	r4, #0
 800536a:	f340 8096 	ble.w	800549a <_strtod_l+0x532>
 800536e:	f014 030f 	ands.w	r3, r4, #15
 8005372:	d00a      	beq.n	800538a <_strtod_l+0x422>
 8005374:	495f      	ldr	r1, [pc, #380]	@ (80054f4 <_strtod_l+0x58c>)
 8005376:	4652      	mov	r2, sl
 8005378:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800537c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005380:	465b      	mov	r3, fp
 8005382:	f7fb f8a9 	bl	80004d8 <__aeabi_dmul>
 8005386:	4682      	mov	sl, r0
 8005388:	468b      	mov	fp, r1
 800538a:	f034 040f 	bics.w	r4, r4, #15
 800538e:	d073      	beq.n	8005478 <_strtod_l+0x510>
 8005390:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005394:	dd48      	ble.n	8005428 <_strtod_l+0x4c0>
 8005396:	2400      	movs	r4, #0
 8005398:	46a0      	mov	r8, r4
 800539a:	46a1      	mov	r9, r4
 800539c:	940a      	str	r4, [sp, #40]	@ 0x28
 800539e:	2322      	movs	r3, #34	@ 0x22
 80053a0:	f04f 0a00 	mov.w	sl, #0
 80053a4:	9a05      	ldr	r2, [sp, #20]
 80053a6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80054ec <_strtod_l+0x584>
 80053aa:	6013      	str	r3, [r2, #0]
 80053ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f43f ae13 	beq.w	8004fda <_strtod_l+0x72>
 80053b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80053b6:	9805      	ldr	r0, [sp, #20]
 80053b8:	f7ff f94c 	bl	8004654 <_Bfree>
 80053bc:	4649      	mov	r1, r9
 80053be:	9805      	ldr	r0, [sp, #20]
 80053c0:	f7ff f948 	bl	8004654 <_Bfree>
 80053c4:	4641      	mov	r1, r8
 80053c6:	9805      	ldr	r0, [sp, #20]
 80053c8:	f7ff f944 	bl	8004654 <_Bfree>
 80053cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80053ce:	9805      	ldr	r0, [sp, #20]
 80053d0:	f7ff f940 	bl	8004654 <_Bfree>
 80053d4:	4621      	mov	r1, r4
 80053d6:	9805      	ldr	r0, [sp, #20]
 80053d8:	f7ff f93c 	bl	8004654 <_Bfree>
 80053dc:	e5fd      	b.n	8004fda <_strtod_l+0x72>
 80053de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80053e4:	4293      	cmp	r3, r2
 80053e6:	dbbc      	blt.n	8005362 <_strtod_l+0x3fa>
 80053e8:	4c42      	ldr	r4, [pc, #264]	@ (80054f4 <_strtod_l+0x58c>)
 80053ea:	f1c5 050f 	rsb	r5, r5, #15
 80053ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80053f2:	4652      	mov	r2, sl
 80053f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053f8:	465b      	mov	r3, fp
 80053fa:	f7fb f86d 	bl	80004d8 <__aeabi_dmul>
 80053fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005400:	1b5d      	subs	r5, r3, r5
 8005402:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005406:	e9d4 2300 	ldrd	r2, r3, [r4]
 800540a:	e791      	b.n	8005330 <_strtod_l+0x3c8>
 800540c:	3316      	adds	r3, #22
 800540e:	dba8      	blt.n	8005362 <_strtod_l+0x3fa>
 8005410:	4b38      	ldr	r3, [pc, #224]	@ (80054f4 <_strtod_l+0x58c>)
 8005412:	eba9 0808 	sub.w	r8, r9, r8
 8005416:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800541a:	4650      	mov	r0, sl
 800541c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005420:	4659      	mov	r1, fp
 8005422:	f7fb f983 	bl	800072c <__aeabi_ddiv>
 8005426:	e760      	b.n	80052ea <_strtod_l+0x382>
 8005428:	4b33      	ldr	r3, [pc, #204]	@ (80054f8 <_strtod_l+0x590>)
 800542a:	4650      	mov	r0, sl
 800542c:	9308      	str	r3, [sp, #32]
 800542e:	2300      	movs	r3, #0
 8005430:	4659      	mov	r1, fp
 8005432:	461e      	mov	r6, r3
 8005434:	1124      	asrs	r4, r4, #4
 8005436:	2c01      	cmp	r4, #1
 8005438:	dc21      	bgt.n	800547e <_strtod_l+0x516>
 800543a:	b10b      	cbz	r3, 8005440 <_strtod_l+0x4d8>
 800543c:	4682      	mov	sl, r0
 800543e:	468b      	mov	fp, r1
 8005440:	492d      	ldr	r1, [pc, #180]	@ (80054f8 <_strtod_l+0x590>)
 8005442:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005446:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800544a:	4652      	mov	r2, sl
 800544c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005450:	465b      	mov	r3, fp
 8005452:	f7fb f841 	bl	80004d8 <__aeabi_dmul>
 8005456:	4b25      	ldr	r3, [pc, #148]	@ (80054ec <_strtod_l+0x584>)
 8005458:	460a      	mov	r2, r1
 800545a:	400b      	ands	r3, r1
 800545c:	4927      	ldr	r1, [pc, #156]	@ (80054fc <_strtod_l+0x594>)
 800545e:	4682      	mov	sl, r0
 8005460:	428b      	cmp	r3, r1
 8005462:	d898      	bhi.n	8005396 <_strtod_l+0x42e>
 8005464:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005468:	428b      	cmp	r3, r1
 800546a:	bf86      	itte	hi
 800546c:	f04f 3aff 	movhi.w	sl, #4294967295
 8005470:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8005500 <_strtod_l+0x598>
 8005474:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005478:	2300      	movs	r3, #0
 800547a:	9308      	str	r3, [sp, #32]
 800547c:	e07a      	b.n	8005574 <_strtod_l+0x60c>
 800547e:	07e2      	lsls	r2, r4, #31
 8005480:	d505      	bpl.n	800548e <_strtod_l+0x526>
 8005482:	9b08      	ldr	r3, [sp, #32]
 8005484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005488:	f7fb f826 	bl	80004d8 <__aeabi_dmul>
 800548c:	2301      	movs	r3, #1
 800548e:	9a08      	ldr	r2, [sp, #32]
 8005490:	3601      	adds	r6, #1
 8005492:	3208      	adds	r2, #8
 8005494:	1064      	asrs	r4, r4, #1
 8005496:	9208      	str	r2, [sp, #32]
 8005498:	e7cd      	b.n	8005436 <_strtod_l+0x4ce>
 800549a:	d0ed      	beq.n	8005478 <_strtod_l+0x510>
 800549c:	4264      	negs	r4, r4
 800549e:	f014 020f 	ands.w	r2, r4, #15
 80054a2:	d00a      	beq.n	80054ba <_strtod_l+0x552>
 80054a4:	4b13      	ldr	r3, [pc, #76]	@ (80054f4 <_strtod_l+0x58c>)
 80054a6:	4650      	mov	r0, sl
 80054a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054ac:	4659      	mov	r1, fp
 80054ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b2:	f7fb f93b 	bl	800072c <__aeabi_ddiv>
 80054b6:	4682      	mov	sl, r0
 80054b8:	468b      	mov	fp, r1
 80054ba:	1124      	asrs	r4, r4, #4
 80054bc:	d0dc      	beq.n	8005478 <_strtod_l+0x510>
 80054be:	2c1f      	cmp	r4, #31
 80054c0:	dd20      	ble.n	8005504 <_strtod_l+0x59c>
 80054c2:	2400      	movs	r4, #0
 80054c4:	46a0      	mov	r8, r4
 80054c6:	46a1      	mov	r9, r4
 80054c8:	940a      	str	r4, [sp, #40]	@ 0x28
 80054ca:	2322      	movs	r3, #34	@ 0x22
 80054cc:	9a05      	ldr	r2, [sp, #20]
 80054ce:	f04f 0a00 	mov.w	sl, #0
 80054d2:	f04f 0b00 	mov.w	fp, #0
 80054d6:	6013      	str	r3, [r2, #0]
 80054d8:	e768      	b.n	80053ac <_strtod_l+0x444>
 80054da:	bf00      	nop
 80054dc:	08006e1b 	.word	0x08006e1b
 80054e0:	08007034 	.word	0x08007034
 80054e4:	08006e13 	.word	0x08006e13
 80054e8:	08006e4a 	.word	0x08006e4a
 80054ec:	7ff00000 	.word	0x7ff00000
 80054f0:	080071dd 	.word	0x080071dd
 80054f4:	08006f68 	.word	0x08006f68
 80054f8:	08006f40 	.word	0x08006f40
 80054fc:	7ca00000 	.word	0x7ca00000
 8005500:	7fefffff 	.word	0x7fefffff
 8005504:	f014 0310 	ands.w	r3, r4, #16
 8005508:	bf18      	it	ne
 800550a:	236a      	movne	r3, #106	@ 0x6a
 800550c:	4650      	mov	r0, sl
 800550e:	9308      	str	r3, [sp, #32]
 8005510:	4659      	mov	r1, fp
 8005512:	2300      	movs	r3, #0
 8005514:	4ea9      	ldr	r6, [pc, #676]	@ (80057bc <_strtod_l+0x854>)
 8005516:	07e2      	lsls	r2, r4, #31
 8005518:	d504      	bpl.n	8005524 <_strtod_l+0x5bc>
 800551a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800551e:	f7fa ffdb 	bl	80004d8 <__aeabi_dmul>
 8005522:	2301      	movs	r3, #1
 8005524:	1064      	asrs	r4, r4, #1
 8005526:	f106 0608 	add.w	r6, r6, #8
 800552a:	d1f4      	bne.n	8005516 <_strtod_l+0x5ae>
 800552c:	b10b      	cbz	r3, 8005532 <_strtod_l+0x5ca>
 800552e:	4682      	mov	sl, r0
 8005530:	468b      	mov	fp, r1
 8005532:	9b08      	ldr	r3, [sp, #32]
 8005534:	b1b3      	cbz	r3, 8005564 <_strtod_l+0x5fc>
 8005536:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800553a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800553e:	2b00      	cmp	r3, #0
 8005540:	4659      	mov	r1, fp
 8005542:	dd0f      	ble.n	8005564 <_strtod_l+0x5fc>
 8005544:	2b1f      	cmp	r3, #31
 8005546:	dd57      	ble.n	80055f8 <_strtod_l+0x690>
 8005548:	2b34      	cmp	r3, #52	@ 0x34
 800554a:	bfd8      	it	le
 800554c:	f04f 33ff 	movle.w	r3, #4294967295
 8005550:	f04f 0a00 	mov.w	sl, #0
 8005554:	bfcf      	iteee	gt
 8005556:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800555a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800555e:	4093      	lslle	r3, r2
 8005560:	ea03 0b01 	andle.w	fp, r3, r1
 8005564:	2200      	movs	r2, #0
 8005566:	2300      	movs	r3, #0
 8005568:	4650      	mov	r0, sl
 800556a:	4659      	mov	r1, fp
 800556c:	f7fb fa1c 	bl	80009a8 <__aeabi_dcmpeq>
 8005570:	2800      	cmp	r0, #0
 8005572:	d1a6      	bne.n	80054c2 <_strtod_l+0x55a>
 8005574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005576:	463a      	mov	r2, r7
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800557c:	462b      	mov	r3, r5
 800557e:	9805      	ldr	r0, [sp, #20]
 8005580:	f7ff f8d0 	bl	8004724 <__s2b>
 8005584:	900a      	str	r0, [sp, #40]	@ 0x28
 8005586:	2800      	cmp	r0, #0
 8005588:	f43f af05 	beq.w	8005396 <_strtod_l+0x42e>
 800558c:	2400      	movs	r4, #0
 800558e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005590:	eba9 0308 	sub.w	r3, r9, r8
 8005594:	2a00      	cmp	r2, #0
 8005596:	bfa8      	it	ge
 8005598:	2300      	movge	r3, #0
 800559a:	46a0      	mov	r8, r4
 800559c:	9312      	str	r3, [sp, #72]	@ 0x48
 800559e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80055a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80055a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055a6:	9805      	ldr	r0, [sp, #20]
 80055a8:	6859      	ldr	r1, [r3, #4]
 80055aa:	f7ff f813 	bl	80045d4 <_Balloc>
 80055ae:	4681      	mov	r9, r0
 80055b0:	2800      	cmp	r0, #0
 80055b2:	f43f aef4 	beq.w	800539e <_strtod_l+0x436>
 80055b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055b8:	300c      	adds	r0, #12
 80055ba:	691a      	ldr	r2, [r3, #16]
 80055bc:	f103 010c 	add.w	r1, r3, #12
 80055c0:	3202      	adds	r2, #2
 80055c2:	0092      	lsls	r2, r2, #2
 80055c4:	f000 fd66 	bl	8006094 <memcpy>
 80055c8:	ab1c      	add	r3, sp, #112	@ 0x70
 80055ca:	9301      	str	r3, [sp, #4]
 80055cc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80055ce:	9300      	str	r3, [sp, #0]
 80055d0:	4652      	mov	r2, sl
 80055d2:	465b      	mov	r3, fp
 80055d4:	9805      	ldr	r0, [sp, #20]
 80055d6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80055da:	f7ff fbd5 	bl	8004d88 <__d2b>
 80055de:	901a      	str	r0, [sp, #104]	@ 0x68
 80055e0:	2800      	cmp	r0, #0
 80055e2:	f43f aedc 	beq.w	800539e <_strtod_l+0x436>
 80055e6:	2101      	movs	r1, #1
 80055e8:	9805      	ldr	r0, [sp, #20]
 80055ea:	f7ff f931 	bl	8004850 <__i2b>
 80055ee:	4680      	mov	r8, r0
 80055f0:	b948      	cbnz	r0, 8005606 <_strtod_l+0x69e>
 80055f2:	f04f 0800 	mov.w	r8, #0
 80055f6:	e6d2      	b.n	800539e <_strtod_l+0x436>
 80055f8:	f04f 32ff 	mov.w	r2, #4294967295
 80055fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005600:	ea03 0a0a 	and.w	sl, r3, sl
 8005604:	e7ae      	b.n	8005564 <_strtod_l+0x5fc>
 8005606:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005608:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800560a:	2d00      	cmp	r5, #0
 800560c:	bfab      	itete	ge
 800560e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005610:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005612:	18ef      	addge	r7, r5, r3
 8005614:	1b5e      	sublt	r6, r3, r5
 8005616:	9b08      	ldr	r3, [sp, #32]
 8005618:	bfa8      	it	ge
 800561a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800561c:	eba5 0503 	sub.w	r5, r5, r3
 8005620:	4415      	add	r5, r2
 8005622:	4b67      	ldr	r3, [pc, #412]	@ (80057c0 <_strtod_l+0x858>)
 8005624:	f105 35ff 	add.w	r5, r5, #4294967295
 8005628:	bfb8      	it	lt
 800562a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800562c:	429d      	cmp	r5, r3
 800562e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005632:	da50      	bge.n	80056d6 <_strtod_l+0x76e>
 8005634:	1b5b      	subs	r3, r3, r5
 8005636:	2b1f      	cmp	r3, #31
 8005638:	f04f 0101 	mov.w	r1, #1
 800563c:	eba2 0203 	sub.w	r2, r2, r3
 8005640:	dc3d      	bgt.n	80056be <_strtod_l+0x756>
 8005642:	fa01 f303 	lsl.w	r3, r1, r3
 8005646:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005648:	2300      	movs	r3, #0
 800564a:	9310      	str	r3, [sp, #64]	@ 0x40
 800564c:	18bd      	adds	r5, r7, r2
 800564e:	9b08      	ldr	r3, [sp, #32]
 8005650:	42af      	cmp	r7, r5
 8005652:	4416      	add	r6, r2
 8005654:	441e      	add	r6, r3
 8005656:	463b      	mov	r3, r7
 8005658:	bfa8      	it	ge
 800565a:	462b      	movge	r3, r5
 800565c:	42b3      	cmp	r3, r6
 800565e:	bfa8      	it	ge
 8005660:	4633      	movge	r3, r6
 8005662:	2b00      	cmp	r3, #0
 8005664:	bfc2      	ittt	gt
 8005666:	1aed      	subgt	r5, r5, r3
 8005668:	1af6      	subgt	r6, r6, r3
 800566a:	1aff      	subgt	r7, r7, r3
 800566c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800566e:	2b00      	cmp	r3, #0
 8005670:	dd16      	ble.n	80056a0 <_strtod_l+0x738>
 8005672:	4641      	mov	r1, r8
 8005674:	461a      	mov	r2, r3
 8005676:	9805      	ldr	r0, [sp, #20]
 8005678:	f7ff f9a8 	bl	80049cc <__pow5mult>
 800567c:	4680      	mov	r8, r0
 800567e:	2800      	cmp	r0, #0
 8005680:	d0b7      	beq.n	80055f2 <_strtod_l+0x68a>
 8005682:	4601      	mov	r1, r0
 8005684:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005686:	9805      	ldr	r0, [sp, #20]
 8005688:	f7ff f8f8 	bl	800487c <__multiply>
 800568c:	900e      	str	r0, [sp, #56]	@ 0x38
 800568e:	2800      	cmp	r0, #0
 8005690:	f43f ae85 	beq.w	800539e <_strtod_l+0x436>
 8005694:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005696:	9805      	ldr	r0, [sp, #20]
 8005698:	f7fe ffdc 	bl	8004654 <_Bfree>
 800569c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800569e:	931a      	str	r3, [sp, #104]	@ 0x68
 80056a0:	2d00      	cmp	r5, #0
 80056a2:	dc1d      	bgt.n	80056e0 <_strtod_l+0x778>
 80056a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	dd23      	ble.n	80056f2 <_strtod_l+0x78a>
 80056aa:	4649      	mov	r1, r9
 80056ac:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80056ae:	9805      	ldr	r0, [sp, #20]
 80056b0:	f7ff f98c 	bl	80049cc <__pow5mult>
 80056b4:	4681      	mov	r9, r0
 80056b6:	b9e0      	cbnz	r0, 80056f2 <_strtod_l+0x78a>
 80056b8:	f04f 0900 	mov.w	r9, #0
 80056bc:	e66f      	b.n	800539e <_strtod_l+0x436>
 80056be:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80056c2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80056c6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80056ca:	35e2      	adds	r5, #226	@ 0xe2
 80056cc:	fa01 f305 	lsl.w	r3, r1, r5
 80056d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80056d2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80056d4:	e7ba      	b.n	800564c <_strtod_l+0x6e4>
 80056d6:	2300      	movs	r3, #0
 80056d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80056da:	2301      	movs	r3, #1
 80056dc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80056de:	e7b5      	b.n	800564c <_strtod_l+0x6e4>
 80056e0:	462a      	mov	r2, r5
 80056e2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80056e4:	9805      	ldr	r0, [sp, #20]
 80056e6:	f7ff f9cb 	bl	8004a80 <__lshift>
 80056ea:	901a      	str	r0, [sp, #104]	@ 0x68
 80056ec:	2800      	cmp	r0, #0
 80056ee:	d1d9      	bne.n	80056a4 <_strtod_l+0x73c>
 80056f0:	e655      	b.n	800539e <_strtod_l+0x436>
 80056f2:	2e00      	cmp	r6, #0
 80056f4:	dd07      	ble.n	8005706 <_strtod_l+0x79e>
 80056f6:	4649      	mov	r1, r9
 80056f8:	4632      	mov	r2, r6
 80056fa:	9805      	ldr	r0, [sp, #20]
 80056fc:	f7ff f9c0 	bl	8004a80 <__lshift>
 8005700:	4681      	mov	r9, r0
 8005702:	2800      	cmp	r0, #0
 8005704:	d0d8      	beq.n	80056b8 <_strtod_l+0x750>
 8005706:	2f00      	cmp	r7, #0
 8005708:	dd08      	ble.n	800571c <_strtod_l+0x7b4>
 800570a:	4641      	mov	r1, r8
 800570c:	463a      	mov	r2, r7
 800570e:	9805      	ldr	r0, [sp, #20]
 8005710:	f7ff f9b6 	bl	8004a80 <__lshift>
 8005714:	4680      	mov	r8, r0
 8005716:	2800      	cmp	r0, #0
 8005718:	f43f ae41 	beq.w	800539e <_strtod_l+0x436>
 800571c:	464a      	mov	r2, r9
 800571e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005720:	9805      	ldr	r0, [sp, #20]
 8005722:	f7ff fa35 	bl	8004b90 <__mdiff>
 8005726:	4604      	mov	r4, r0
 8005728:	2800      	cmp	r0, #0
 800572a:	f43f ae38 	beq.w	800539e <_strtod_l+0x436>
 800572e:	68c3      	ldr	r3, [r0, #12]
 8005730:	4641      	mov	r1, r8
 8005732:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005734:	2300      	movs	r3, #0
 8005736:	60c3      	str	r3, [r0, #12]
 8005738:	f7ff fa0e 	bl	8004b58 <__mcmp>
 800573c:	2800      	cmp	r0, #0
 800573e:	da45      	bge.n	80057cc <_strtod_l+0x864>
 8005740:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005742:	ea53 030a 	orrs.w	r3, r3, sl
 8005746:	d16b      	bne.n	8005820 <_strtod_l+0x8b8>
 8005748:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800574c:	2b00      	cmp	r3, #0
 800574e:	d167      	bne.n	8005820 <_strtod_l+0x8b8>
 8005750:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005754:	0d1b      	lsrs	r3, r3, #20
 8005756:	051b      	lsls	r3, r3, #20
 8005758:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800575c:	d960      	bls.n	8005820 <_strtod_l+0x8b8>
 800575e:	6963      	ldr	r3, [r4, #20]
 8005760:	b913      	cbnz	r3, 8005768 <_strtod_l+0x800>
 8005762:	6923      	ldr	r3, [r4, #16]
 8005764:	2b01      	cmp	r3, #1
 8005766:	dd5b      	ble.n	8005820 <_strtod_l+0x8b8>
 8005768:	4621      	mov	r1, r4
 800576a:	2201      	movs	r2, #1
 800576c:	9805      	ldr	r0, [sp, #20]
 800576e:	f7ff f987 	bl	8004a80 <__lshift>
 8005772:	4641      	mov	r1, r8
 8005774:	4604      	mov	r4, r0
 8005776:	f7ff f9ef 	bl	8004b58 <__mcmp>
 800577a:	2800      	cmp	r0, #0
 800577c:	dd50      	ble.n	8005820 <_strtod_l+0x8b8>
 800577e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005782:	9a08      	ldr	r2, [sp, #32]
 8005784:	0d1b      	lsrs	r3, r3, #20
 8005786:	051b      	lsls	r3, r3, #20
 8005788:	2a00      	cmp	r2, #0
 800578a:	d06a      	beq.n	8005862 <_strtod_l+0x8fa>
 800578c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005790:	d867      	bhi.n	8005862 <_strtod_l+0x8fa>
 8005792:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005796:	f67f ae98 	bls.w	80054ca <_strtod_l+0x562>
 800579a:	4650      	mov	r0, sl
 800579c:	4659      	mov	r1, fp
 800579e:	4b09      	ldr	r3, [pc, #36]	@ (80057c4 <_strtod_l+0x85c>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	f7fa fe99 	bl	80004d8 <__aeabi_dmul>
 80057a6:	4b08      	ldr	r3, [pc, #32]	@ (80057c8 <_strtod_l+0x860>)
 80057a8:	4682      	mov	sl, r0
 80057aa:	400b      	ands	r3, r1
 80057ac:	468b      	mov	fp, r1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f47f ae00 	bne.w	80053b4 <_strtod_l+0x44c>
 80057b4:	2322      	movs	r3, #34	@ 0x22
 80057b6:	9a05      	ldr	r2, [sp, #20]
 80057b8:	6013      	str	r3, [r2, #0]
 80057ba:	e5fb      	b.n	80053b4 <_strtod_l+0x44c>
 80057bc:	08007060 	.word	0x08007060
 80057c0:	fffffc02 	.word	0xfffffc02
 80057c4:	39500000 	.word	0x39500000
 80057c8:	7ff00000 	.word	0x7ff00000
 80057cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80057d0:	d165      	bne.n	800589e <_strtod_l+0x936>
 80057d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80057d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80057d8:	b35a      	cbz	r2, 8005832 <_strtod_l+0x8ca>
 80057da:	4a99      	ldr	r2, [pc, #612]	@ (8005a40 <_strtod_l+0xad8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d12b      	bne.n	8005838 <_strtod_l+0x8d0>
 80057e0:	9b08      	ldr	r3, [sp, #32]
 80057e2:	4651      	mov	r1, sl
 80057e4:	b303      	cbz	r3, 8005828 <_strtod_l+0x8c0>
 80057e6:	465a      	mov	r2, fp
 80057e8:	4b96      	ldr	r3, [pc, #600]	@ (8005a44 <_strtod_l+0xadc>)
 80057ea:	4013      	ands	r3, r2
 80057ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80057f0:	f04f 32ff 	mov.w	r2, #4294967295
 80057f4:	d81b      	bhi.n	800582e <_strtod_l+0x8c6>
 80057f6:	0d1b      	lsrs	r3, r3, #20
 80057f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	4299      	cmp	r1, r3
 8005802:	d119      	bne.n	8005838 <_strtod_l+0x8d0>
 8005804:	4b90      	ldr	r3, [pc, #576]	@ (8005a48 <_strtod_l+0xae0>)
 8005806:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005808:	429a      	cmp	r2, r3
 800580a:	d102      	bne.n	8005812 <_strtod_l+0x8aa>
 800580c:	3101      	adds	r1, #1
 800580e:	f43f adc6 	beq.w	800539e <_strtod_l+0x436>
 8005812:	f04f 0a00 	mov.w	sl, #0
 8005816:	4b8b      	ldr	r3, [pc, #556]	@ (8005a44 <_strtod_l+0xadc>)
 8005818:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800581a:	401a      	ands	r2, r3
 800581c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005820:	9b08      	ldr	r3, [sp, #32]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1b9      	bne.n	800579a <_strtod_l+0x832>
 8005826:	e5c5      	b.n	80053b4 <_strtod_l+0x44c>
 8005828:	f04f 33ff 	mov.w	r3, #4294967295
 800582c:	e7e8      	b.n	8005800 <_strtod_l+0x898>
 800582e:	4613      	mov	r3, r2
 8005830:	e7e6      	b.n	8005800 <_strtod_l+0x898>
 8005832:	ea53 030a 	orrs.w	r3, r3, sl
 8005836:	d0a2      	beq.n	800577e <_strtod_l+0x816>
 8005838:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800583a:	b1db      	cbz	r3, 8005874 <_strtod_l+0x90c>
 800583c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800583e:	4213      	tst	r3, r2
 8005840:	d0ee      	beq.n	8005820 <_strtod_l+0x8b8>
 8005842:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005844:	4650      	mov	r0, sl
 8005846:	4659      	mov	r1, fp
 8005848:	9a08      	ldr	r2, [sp, #32]
 800584a:	b1bb      	cbz	r3, 800587c <_strtod_l+0x914>
 800584c:	f7ff fb68 	bl	8004f20 <sulp>
 8005850:	4602      	mov	r2, r0
 8005852:	460b      	mov	r3, r1
 8005854:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005858:	f7fa fc88 	bl	800016c <__adddf3>
 800585c:	4682      	mov	sl, r0
 800585e:	468b      	mov	fp, r1
 8005860:	e7de      	b.n	8005820 <_strtod_l+0x8b8>
 8005862:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005866:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800586a:	f04f 3aff 	mov.w	sl, #4294967295
 800586e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005872:	e7d5      	b.n	8005820 <_strtod_l+0x8b8>
 8005874:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005876:	ea13 0f0a 	tst.w	r3, sl
 800587a:	e7e1      	b.n	8005840 <_strtod_l+0x8d8>
 800587c:	f7ff fb50 	bl	8004f20 <sulp>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005888:	f7fa fc6e 	bl	8000168 <__aeabi_dsub>
 800588c:	2200      	movs	r2, #0
 800588e:	2300      	movs	r3, #0
 8005890:	4682      	mov	sl, r0
 8005892:	468b      	mov	fp, r1
 8005894:	f7fb f888 	bl	80009a8 <__aeabi_dcmpeq>
 8005898:	2800      	cmp	r0, #0
 800589a:	d0c1      	beq.n	8005820 <_strtod_l+0x8b8>
 800589c:	e615      	b.n	80054ca <_strtod_l+0x562>
 800589e:	4641      	mov	r1, r8
 80058a0:	4620      	mov	r0, r4
 80058a2:	f7ff fac9 	bl	8004e38 <__ratio>
 80058a6:	2200      	movs	r2, #0
 80058a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80058ac:	4606      	mov	r6, r0
 80058ae:	460f      	mov	r7, r1
 80058b0:	f7fb f88e 	bl	80009d0 <__aeabi_dcmple>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	d06d      	beq.n	8005994 <_strtod_l+0xa2c>
 80058b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d178      	bne.n	80059b0 <_strtod_l+0xa48>
 80058be:	f1ba 0f00 	cmp.w	sl, #0
 80058c2:	d156      	bne.n	8005972 <_strtod_l+0xa0a>
 80058c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d158      	bne.n	8005980 <_strtod_l+0xa18>
 80058ce:	2200      	movs	r2, #0
 80058d0:	4630      	mov	r0, r6
 80058d2:	4639      	mov	r1, r7
 80058d4:	4b5d      	ldr	r3, [pc, #372]	@ (8005a4c <_strtod_l+0xae4>)
 80058d6:	f7fb f871 	bl	80009bc <__aeabi_dcmplt>
 80058da:	2800      	cmp	r0, #0
 80058dc:	d157      	bne.n	800598e <_strtod_l+0xa26>
 80058de:	4630      	mov	r0, r6
 80058e0:	4639      	mov	r1, r7
 80058e2:	2200      	movs	r2, #0
 80058e4:	4b5a      	ldr	r3, [pc, #360]	@ (8005a50 <_strtod_l+0xae8>)
 80058e6:	f7fa fdf7 	bl	80004d8 <__aeabi_dmul>
 80058ea:	4606      	mov	r6, r0
 80058ec:	460f      	mov	r7, r1
 80058ee:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80058f2:	9606      	str	r6, [sp, #24]
 80058f4:	9307      	str	r3, [sp, #28]
 80058f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058fa:	4d52      	ldr	r5, [pc, #328]	@ (8005a44 <_strtod_l+0xadc>)
 80058fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005900:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005902:	401d      	ands	r5, r3
 8005904:	4b53      	ldr	r3, [pc, #332]	@ (8005a54 <_strtod_l+0xaec>)
 8005906:	429d      	cmp	r5, r3
 8005908:	f040 80aa 	bne.w	8005a60 <_strtod_l+0xaf8>
 800590c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800590e:	4650      	mov	r0, sl
 8005910:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005914:	4659      	mov	r1, fp
 8005916:	f7ff f9cf 	bl	8004cb8 <__ulp>
 800591a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800591e:	f7fa fddb 	bl	80004d8 <__aeabi_dmul>
 8005922:	4652      	mov	r2, sl
 8005924:	465b      	mov	r3, fp
 8005926:	f7fa fc21 	bl	800016c <__adddf3>
 800592a:	460b      	mov	r3, r1
 800592c:	4945      	ldr	r1, [pc, #276]	@ (8005a44 <_strtod_l+0xadc>)
 800592e:	4a4a      	ldr	r2, [pc, #296]	@ (8005a58 <_strtod_l+0xaf0>)
 8005930:	4019      	ands	r1, r3
 8005932:	4291      	cmp	r1, r2
 8005934:	4682      	mov	sl, r0
 8005936:	d942      	bls.n	80059be <_strtod_l+0xa56>
 8005938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800593a:	4b43      	ldr	r3, [pc, #268]	@ (8005a48 <_strtod_l+0xae0>)
 800593c:	429a      	cmp	r2, r3
 800593e:	d103      	bne.n	8005948 <_strtod_l+0x9e0>
 8005940:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005942:	3301      	adds	r3, #1
 8005944:	f43f ad2b 	beq.w	800539e <_strtod_l+0x436>
 8005948:	f04f 3aff 	mov.w	sl, #4294967295
 800594c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8005a48 <_strtod_l+0xae0>
 8005950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005952:	9805      	ldr	r0, [sp, #20]
 8005954:	f7fe fe7e 	bl	8004654 <_Bfree>
 8005958:	4649      	mov	r1, r9
 800595a:	9805      	ldr	r0, [sp, #20]
 800595c:	f7fe fe7a 	bl	8004654 <_Bfree>
 8005960:	4641      	mov	r1, r8
 8005962:	9805      	ldr	r0, [sp, #20]
 8005964:	f7fe fe76 	bl	8004654 <_Bfree>
 8005968:	4621      	mov	r1, r4
 800596a:	9805      	ldr	r0, [sp, #20]
 800596c:	f7fe fe72 	bl	8004654 <_Bfree>
 8005970:	e618      	b.n	80055a4 <_strtod_l+0x63c>
 8005972:	f1ba 0f01 	cmp.w	sl, #1
 8005976:	d103      	bne.n	8005980 <_strtod_l+0xa18>
 8005978:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800597a:	2b00      	cmp	r3, #0
 800597c:	f43f ada5 	beq.w	80054ca <_strtod_l+0x562>
 8005980:	2200      	movs	r2, #0
 8005982:	4b36      	ldr	r3, [pc, #216]	@ (8005a5c <_strtod_l+0xaf4>)
 8005984:	2600      	movs	r6, #0
 8005986:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800598a:	4f30      	ldr	r7, [pc, #192]	@ (8005a4c <_strtod_l+0xae4>)
 800598c:	e7b3      	b.n	80058f6 <_strtod_l+0x98e>
 800598e:	2600      	movs	r6, #0
 8005990:	4f2f      	ldr	r7, [pc, #188]	@ (8005a50 <_strtod_l+0xae8>)
 8005992:	e7ac      	b.n	80058ee <_strtod_l+0x986>
 8005994:	4630      	mov	r0, r6
 8005996:	4639      	mov	r1, r7
 8005998:	4b2d      	ldr	r3, [pc, #180]	@ (8005a50 <_strtod_l+0xae8>)
 800599a:	2200      	movs	r2, #0
 800599c:	f7fa fd9c 	bl	80004d8 <__aeabi_dmul>
 80059a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059a2:	4606      	mov	r6, r0
 80059a4:	460f      	mov	r7, r1
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d0a1      	beq.n	80058ee <_strtod_l+0x986>
 80059aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80059ae:	e7a2      	b.n	80058f6 <_strtod_l+0x98e>
 80059b0:	2200      	movs	r2, #0
 80059b2:	4b26      	ldr	r3, [pc, #152]	@ (8005a4c <_strtod_l+0xae4>)
 80059b4:	4616      	mov	r6, r2
 80059b6:	461f      	mov	r7, r3
 80059b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80059bc:	e79b      	b.n	80058f6 <_strtod_l+0x98e>
 80059be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80059c2:	9b08      	ldr	r3, [sp, #32]
 80059c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1c1      	bne.n	8005950 <_strtod_l+0x9e8>
 80059cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80059d0:	0d1b      	lsrs	r3, r3, #20
 80059d2:	051b      	lsls	r3, r3, #20
 80059d4:	429d      	cmp	r5, r3
 80059d6:	d1bb      	bne.n	8005950 <_strtod_l+0x9e8>
 80059d8:	4630      	mov	r0, r6
 80059da:	4639      	mov	r1, r7
 80059dc:	f7fb f8c4 	bl	8000b68 <__aeabi_d2lz>
 80059e0:	f7fa fd4c 	bl	800047c <__aeabi_l2d>
 80059e4:	4602      	mov	r2, r0
 80059e6:	460b      	mov	r3, r1
 80059e8:	4630      	mov	r0, r6
 80059ea:	4639      	mov	r1, r7
 80059ec:	f7fa fbbc 	bl	8000168 <__aeabi_dsub>
 80059f0:	460b      	mov	r3, r1
 80059f2:	4602      	mov	r2, r0
 80059f4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80059f8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80059fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059fe:	ea46 060a 	orr.w	r6, r6, sl
 8005a02:	431e      	orrs	r6, r3
 8005a04:	d069      	beq.n	8005ada <_strtod_l+0xb72>
 8005a06:	a30a      	add	r3, pc, #40	@ (adr r3, 8005a30 <_strtod_l+0xac8>)
 8005a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0c:	f7fa ffd6 	bl	80009bc <__aeabi_dcmplt>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	f47f accf 	bne.w	80053b4 <_strtod_l+0x44c>
 8005a16:	a308      	add	r3, pc, #32	@ (adr r3, 8005a38 <_strtod_l+0xad0>)
 8005a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a20:	f7fa ffea 	bl	80009f8 <__aeabi_dcmpgt>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d093      	beq.n	8005950 <_strtod_l+0x9e8>
 8005a28:	e4c4      	b.n	80053b4 <_strtod_l+0x44c>
 8005a2a:	bf00      	nop
 8005a2c:	f3af 8000 	nop.w
 8005a30:	94a03595 	.word	0x94a03595
 8005a34:	3fdfffff 	.word	0x3fdfffff
 8005a38:	35afe535 	.word	0x35afe535
 8005a3c:	3fe00000 	.word	0x3fe00000
 8005a40:	000fffff 	.word	0x000fffff
 8005a44:	7ff00000 	.word	0x7ff00000
 8005a48:	7fefffff 	.word	0x7fefffff
 8005a4c:	3ff00000 	.word	0x3ff00000
 8005a50:	3fe00000 	.word	0x3fe00000
 8005a54:	7fe00000 	.word	0x7fe00000
 8005a58:	7c9fffff 	.word	0x7c9fffff
 8005a5c:	bff00000 	.word	0xbff00000
 8005a60:	9b08      	ldr	r3, [sp, #32]
 8005a62:	b323      	cbz	r3, 8005aae <_strtod_l+0xb46>
 8005a64:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005a68:	d821      	bhi.n	8005aae <_strtod_l+0xb46>
 8005a6a:	a327      	add	r3, pc, #156	@ (adr r3, 8005b08 <_strtod_l+0xba0>)
 8005a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a70:	4630      	mov	r0, r6
 8005a72:	4639      	mov	r1, r7
 8005a74:	f7fa ffac 	bl	80009d0 <__aeabi_dcmple>
 8005a78:	b1a0      	cbz	r0, 8005aa4 <_strtod_l+0xb3c>
 8005a7a:	4639      	mov	r1, r7
 8005a7c:	4630      	mov	r0, r6
 8005a7e:	f7fb f803 	bl	8000a88 <__aeabi_d2uiz>
 8005a82:	2801      	cmp	r0, #1
 8005a84:	bf38      	it	cc
 8005a86:	2001      	movcc	r0, #1
 8005a88:	f7fa fcac 	bl	80003e4 <__aeabi_ui2d>
 8005a8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a8e:	4606      	mov	r6, r0
 8005a90:	460f      	mov	r7, r1
 8005a92:	b9fb      	cbnz	r3, 8005ad4 <_strtod_l+0xb6c>
 8005a94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005a98:	9014      	str	r0, [sp, #80]	@ 0x50
 8005a9a:	9315      	str	r3, [sp, #84]	@ 0x54
 8005a9c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8005aa0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005aa4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005aa6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005aaa:	1b5b      	subs	r3, r3, r5
 8005aac:	9311      	str	r3, [sp, #68]	@ 0x44
 8005aae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ab2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005ab6:	f7ff f8ff 	bl	8004cb8 <__ulp>
 8005aba:	4602      	mov	r2, r0
 8005abc:	460b      	mov	r3, r1
 8005abe:	4650      	mov	r0, sl
 8005ac0:	4659      	mov	r1, fp
 8005ac2:	f7fa fd09 	bl	80004d8 <__aeabi_dmul>
 8005ac6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005aca:	f7fa fb4f 	bl	800016c <__adddf3>
 8005ace:	4682      	mov	sl, r0
 8005ad0:	468b      	mov	fp, r1
 8005ad2:	e776      	b.n	80059c2 <_strtod_l+0xa5a>
 8005ad4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005ad8:	e7e0      	b.n	8005a9c <_strtod_l+0xb34>
 8005ada:	a30d      	add	r3, pc, #52	@ (adr r3, 8005b10 <_strtod_l+0xba8>)
 8005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae0:	f7fa ff6c 	bl	80009bc <__aeabi_dcmplt>
 8005ae4:	e79e      	b.n	8005a24 <_strtod_l+0xabc>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005aea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005aec:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005aee:	6013      	str	r3, [r2, #0]
 8005af0:	f7ff ba77 	b.w	8004fe2 <_strtod_l+0x7a>
 8005af4:	2a65      	cmp	r2, #101	@ 0x65
 8005af6:	f43f ab6e 	beq.w	80051d6 <_strtod_l+0x26e>
 8005afa:	2a45      	cmp	r2, #69	@ 0x45
 8005afc:	f43f ab6b 	beq.w	80051d6 <_strtod_l+0x26e>
 8005b00:	2301      	movs	r3, #1
 8005b02:	f7ff bba6 	b.w	8005252 <_strtod_l+0x2ea>
 8005b06:	bf00      	nop
 8005b08:	ffc00000 	.word	0xffc00000
 8005b0c:	41dfffff 	.word	0x41dfffff
 8005b10:	94a03595 	.word	0x94a03595
 8005b14:	3fcfffff 	.word	0x3fcfffff

08005b18 <_strtod_r>:
 8005b18:	4b01      	ldr	r3, [pc, #4]	@ (8005b20 <_strtod_r+0x8>)
 8005b1a:	f7ff ba25 	b.w	8004f68 <_strtod_l>
 8005b1e:	bf00      	nop
 8005b20:	20000068 	.word	0x20000068

08005b24 <_strtol_l.constprop.0>:
 8005b24:	2b24      	cmp	r3, #36	@ 0x24
 8005b26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b2a:	4686      	mov	lr, r0
 8005b2c:	4690      	mov	r8, r2
 8005b2e:	d801      	bhi.n	8005b34 <_strtol_l.constprop.0+0x10>
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d106      	bne.n	8005b42 <_strtol_l.constprop.0+0x1e>
 8005b34:	f7fd fdc0 	bl	80036b8 <__errno>
 8005b38:	2316      	movs	r3, #22
 8005b3a:	6003      	str	r3, [r0, #0]
 8005b3c:	2000      	movs	r0, #0
 8005b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b42:	460d      	mov	r5, r1
 8005b44:	4833      	ldr	r0, [pc, #204]	@ (8005c14 <_strtol_l.constprop.0+0xf0>)
 8005b46:	462a      	mov	r2, r5
 8005b48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b4c:	5d06      	ldrb	r6, [r0, r4]
 8005b4e:	f016 0608 	ands.w	r6, r6, #8
 8005b52:	d1f8      	bne.n	8005b46 <_strtol_l.constprop.0+0x22>
 8005b54:	2c2d      	cmp	r4, #45	@ 0x2d
 8005b56:	d12d      	bne.n	8005bb4 <_strtol_l.constprop.0+0x90>
 8005b58:	2601      	movs	r6, #1
 8005b5a:	782c      	ldrb	r4, [r5, #0]
 8005b5c:	1c95      	adds	r5, r2, #2
 8005b5e:	f033 0210 	bics.w	r2, r3, #16
 8005b62:	d109      	bne.n	8005b78 <_strtol_l.constprop.0+0x54>
 8005b64:	2c30      	cmp	r4, #48	@ 0x30
 8005b66:	d12a      	bne.n	8005bbe <_strtol_l.constprop.0+0x9a>
 8005b68:	782a      	ldrb	r2, [r5, #0]
 8005b6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005b6e:	2a58      	cmp	r2, #88	@ 0x58
 8005b70:	d125      	bne.n	8005bbe <_strtol_l.constprop.0+0x9a>
 8005b72:	2310      	movs	r3, #16
 8005b74:	786c      	ldrb	r4, [r5, #1]
 8005b76:	3502      	adds	r5, #2
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005b7e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005b82:	fbbc f9f3 	udiv	r9, ip, r3
 8005b86:	4610      	mov	r0, r2
 8005b88:	fb03 ca19 	mls	sl, r3, r9, ip
 8005b8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005b90:	2f09      	cmp	r7, #9
 8005b92:	d81b      	bhi.n	8005bcc <_strtol_l.constprop.0+0xa8>
 8005b94:	463c      	mov	r4, r7
 8005b96:	42a3      	cmp	r3, r4
 8005b98:	dd27      	ble.n	8005bea <_strtol_l.constprop.0+0xc6>
 8005b9a:	1c57      	adds	r7, r2, #1
 8005b9c:	d007      	beq.n	8005bae <_strtol_l.constprop.0+0x8a>
 8005b9e:	4581      	cmp	r9, r0
 8005ba0:	d320      	bcc.n	8005be4 <_strtol_l.constprop.0+0xc0>
 8005ba2:	d101      	bne.n	8005ba8 <_strtol_l.constprop.0+0x84>
 8005ba4:	45a2      	cmp	sl, r4
 8005ba6:	db1d      	blt.n	8005be4 <_strtol_l.constprop.0+0xc0>
 8005ba8:	2201      	movs	r2, #1
 8005baa:	fb00 4003 	mla	r0, r0, r3, r4
 8005bae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005bb2:	e7eb      	b.n	8005b8c <_strtol_l.constprop.0+0x68>
 8005bb4:	2c2b      	cmp	r4, #43	@ 0x2b
 8005bb6:	bf04      	itt	eq
 8005bb8:	782c      	ldrbeq	r4, [r5, #0]
 8005bba:	1c95      	addeq	r5, r2, #2
 8005bbc:	e7cf      	b.n	8005b5e <_strtol_l.constprop.0+0x3a>
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1da      	bne.n	8005b78 <_strtol_l.constprop.0+0x54>
 8005bc2:	2c30      	cmp	r4, #48	@ 0x30
 8005bc4:	bf0c      	ite	eq
 8005bc6:	2308      	moveq	r3, #8
 8005bc8:	230a      	movne	r3, #10
 8005bca:	e7d5      	b.n	8005b78 <_strtol_l.constprop.0+0x54>
 8005bcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005bd0:	2f19      	cmp	r7, #25
 8005bd2:	d801      	bhi.n	8005bd8 <_strtol_l.constprop.0+0xb4>
 8005bd4:	3c37      	subs	r4, #55	@ 0x37
 8005bd6:	e7de      	b.n	8005b96 <_strtol_l.constprop.0+0x72>
 8005bd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005bdc:	2f19      	cmp	r7, #25
 8005bde:	d804      	bhi.n	8005bea <_strtol_l.constprop.0+0xc6>
 8005be0:	3c57      	subs	r4, #87	@ 0x57
 8005be2:	e7d8      	b.n	8005b96 <_strtol_l.constprop.0+0x72>
 8005be4:	f04f 32ff 	mov.w	r2, #4294967295
 8005be8:	e7e1      	b.n	8005bae <_strtol_l.constprop.0+0x8a>
 8005bea:	1c53      	adds	r3, r2, #1
 8005bec:	d108      	bne.n	8005c00 <_strtol_l.constprop.0+0xdc>
 8005bee:	2322      	movs	r3, #34	@ 0x22
 8005bf0:	4660      	mov	r0, ip
 8005bf2:	f8ce 3000 	str.w	r3, [lr]
 8005bf6:	f1b8 0f00 	cmp.w	r8, #0
 8005bfa:	d0a0      	beq.n	8005b3e <_strtol_l.constprop.0+0x1a>
 8005bfc:	1e69      	subs	r1, r5, #1
 8005bfe:	e006      	b.n	8005c0e <_strtol_l.constprop.0+0xea>
 8005c00:	b106      	cbz	r6, 8005c04 <_strtol_l.constprop.0+0xe0>
 8005c02:	4240      	negs	r0, r0
 8005c04:	f1b8 0f00 	cmp.w	r8, #0
 8005c08:	d099      	beq.n	8005b3e <_strtol_l.constprop.0+0x1a>
 8005c0a:	2a00      	cmp	r2, #0
 8005c0c:	d1f6      	bne.n	8005bfc <_strtol_l.constprop.0+0xd8>
 8005c0e:	f8c8 1000 	str.w	r1, [r8]
 8005c12:	e794      	b.n	8005b3e <_strtol_l.constprop.0+0x1a>
 8005c14:	08007089 	.word	0x08007089

08005c18 <_strtol_r>:
 8005c18:	f7ff bf84 	b.w	8005b24 <_strtol_l.constprop.0>

08005c1c <__ssputs_r>:
 8005c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c20:	461f      	mov	r7, r3
 8005c22:	688e      	ldr	r6, [r1, #8]
 8005c24:	4682      	mov	sl, r0
 8005c26:	42be      	cmp	r6, r7
 8005c28:	460c      	mov	r4, r1
 8005c2a:	4690      	mov	r8, r2
 8005c2c:	680b      	ldr	r3, [r1, #0]
 8005c2e:	d82d      	bhi.n	8005c8c <__ssputs_r+0x70>
 8005c30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005c38:	d026      	beq.n	8005c88 <__ssputs_r+0x6c>
 8005c3a:	6965      	ldr	r5, [r4, #20]
 8005c3c:	6909      	ldr	r1, [r1, #16]
 8005c3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c42:	eba3 0901 	sub.w	r9, r3, r1
 8005c46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c4a:	1c7b      	adds	r3, r7, #1
 8005c4c:	444b      	add	r3, r9
 8005c4e:	106d      	asrs	r5, r5, #1
 8005c50:	429d      	cmp	r5, r3
 8005c52:	bf38      	it	cc
 8005c54:	461d      	movcc	r5, r3
 8005c56:	0553      	lsls	r3, r2, #21
 8005c58:	d527      	bpl.n	8005caa <__ssputs_r+0x8e>
 8005c5a:	4629      	mov	r1, r5
 8005c5c:	f7fe fc2e 	bl	80044bc <_malloc_r>
 8005c60:	4606      	mov	r6, r0
 8005c62:	b360      	cbz	r0, 8005cbe <__ssputs_r+0xa2>
 8005c64:	464a      	mov	r2, r9
 8005c66:	6921      	ldr	r1, [r4, #16]
 8005c68:	f000 fa14 	bl	8006094 <memcpy>
 8005c6c:	89a3      	ldrh	r3, [r4, #12]
 8005c6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005c72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c76:	81a3      	strh	r3, [r4, #12]
 8005c78:	6126      	str	r6, [r4, #16]
 8005c7a:	444e      	add	r6, r9
 8005c7c:	6026      	str	r6, [r4, #0]
 8005c7e:	463e      	mov	r6, r7
 8005c80:	6165      	str	r5, [r4, #20]
 8005c82:	eba5 0509 	sub.w	r5, r5, r9
 8005c86:	60a5      	str	r5, [r4, #8]
 8005c88:	42be      	cmp	r6, r7
 8005c8a:	d900      	bls.n	8005c8e <__ssputs_r+0x72>
 8005c8c:	463e      	mov	r6, r7
 8005c8e:	4632      	mov	r2, r6
 8005c90:	4641      	mov	r1, r8
 8005c92:	6820      	ldr	r0, [r4, #0]
 8005c94:	f000 f9c2 	bl	800601c <memmove>
 8005c98:	2000      	movs	r0, #0
 8005c9a:	68a3      	ldr	r3, [r4, #8]
 8005c9c:	1b9b      	subs	r3, r3, r6
 8005c9e:	60a3      	str	r3, [r4, #8]
 8005ca0:	6823      	ldr	r3, [r4, #0]
 8005ca2:	4433      	add	r3, r6
 8005ca4:	6023      	str	r3, [r4, #0]
 8005ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005caa:	462a      	mov	r2, r5
 8005cac:	f000 fd83 	bl	80067b6 <_realloc_r>
 8005cb0:	4606      	mov	r6, r0
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	d1e0      	bne.n	8005c78 <__ssputs_r+0x5c>
 8005cb6:	4650      	mov	r0, sl
 8005cb8:	6921      	ldr	r1, [r4, #16]
 8005cba:	f7fe fb8d 	bl	80043d8 <_free_r>
 8005cbe:	230c      	movs	r3, #12
 8005cc0:	f8ca 3000 	str.w	r3, [sl]
 8005cc4:	89a3      	ldrh	r3, [r4, #12]
 8005cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005cca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cce:	81a3      	strh	r3, [r4, #12]
 8005cd0:	e7e9      	b.n	8005ca6 <__ssputs_r+0x8a>
	...

08005cd4 <_svfiprintf_r>:
 8005cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd8:	4698      	mov	r8, r3
 8005cda:	898b      	ldrh	r3, [r1, #12]
 8005cdc:	4607      	mov	r7, r0
 8005cde:	061b      	lsls	r3, r3, #24
 8005ce0:	460d      	mov	r5, r1
 8005ce2:	4614      	mov	r4, r2
 8005ce4:	b09d      	sub	sp, #116	@ 0x74
 8005ce6:	d510      	bpl.n	8005d0a <_svfiprintf_r+0x36>
 8005ce8:	690b      	ldr	r3, [r1, #16]
 8005cea:	b973      	cbnz	r3, 8005d0a <_svfiprintf_r+0x36>
 8005cec:	2140      	movs	r1, #64	@ 0x40
 8005cee:	f7fe fbe5 	bl	80044bc <_malloc_r>
 8005cf2:	6028      	str	r0, [r5, #0]
 8005cf4:	6128      	str	r0, [r5, #16]
 8005cf6:	b930      	cbnz	r0, 8005d06 <_svfiprintf_r+0x32>
 8005cf8:	230c      	movs	r3, #12
 8005cfa:	603b      	str	r3, [r7, #0]
 8005cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8005d00:	b01d      	add	sp, #116	@ 0x74
 8005d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d06:	2340      	movs	r3, #64	@ 0x40
 8005d08:	616b      	str	r3, [r5, #20]
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d0e:	2320      	movs	r3, #32
 8005d10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d14:	2330      	movs	r3, #48	@ 0x30
 8005d16:	f04f 0901 	mov.w	r9, #1
 8005d1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d1e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005eb8 <_svfiprintf_r+0x1e4>
 8005d22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d26:	4623      	mov	r3, r4
 8005d28:	469a      	mov	sl, r3
 8005d2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d2e:	b10a      	cbz	r2, 8005d34 <_svfiprintf_r+0x60>
 8005d30:	2a25      	cmp	r2, #37	@ 0x25
 8005d32:	d1f9      	bne.n	8005d28 <_svfiprintf_r+0x54>
 8005d34:	ebba 0b04 	subs.w	fp, sl, r4
 8005d38:	d00b      	beq.n	8005d52 <_svfiprintf_r+0x7e>
 8005d3a:	465b      	mov	r3, fp
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	4629      	mov	r1, r5
 8005d40:	4638      	mov	r0, r7
 8005d42:	f7ff ff6b 	bl	8005c1c <__ssputs_r>
 8005d46:	3001      	adds	r0, #1
 8005d48:	f000 80a7 	beq.w	8005e9a <_svfiprintf_r+0x1c6>
 8005d4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d4e:	445a      	add	r2, fp
 8005d50:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d52:	f89a 3000 	ldrb.w	r3, [sl]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 809f 	beq.w	8005e9a <_svfiprintf_r+0x1c6>
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d66:	f10a 0a01 	add.w	sl, sl, #1
 8005d6a:	9304      	str	r3, [sp, #16]
 8005d6c:	9307      	str	r3, [sp, #28]
 8005d6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d72:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d74:	4654      	mov	r4, sl
 8005d76:	2205      	movs	r2, #5
 8005d78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d7c:	484e      	ldr	r0, [pc, #312]	@ (8005eb8 <_svfiprintf_r+0x1e4>)
 8005d7e:	f7fd fcc8 	bl	8003712 <memchr>
 8005d82:	9a04      	ldr	r2, [sp, #16]
 8005d84:	b9d8      	cbnz	r0, 8005dbe <_svfiprintf_r+0xea>
 8005d86:	06d0      	lsls	r0, r2, #27
 8005d88:	bf44      	itt	mi
 8005d8a:	2320      	movmi	r3, #32
 8005d8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d90:	0711      	lsls	r1, r2, #28
 8005d92:	bf44      	itt	mi
 8005d94:	232b      	movmi	r3, #43	@ 0x2b
 8005d96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d9a:	f89a 3000 	ldrb.w	r3, [sl]
 8005d9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005da0:	d015      	beq.n	8005dce <_svfiprintf_r+0xfa>
 8005da2:	4654      	mov	r4, sl
 8005da4:	2000      	movs	r0, #0
 8005da6:	f04f 0c0a 	mov.w	ip, #10
 8005daa:	9a07      	ldr	r2, [sp, #28]
 8005dac:	4621      	mov	r1, r4
 8005dae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005db2:	3b30      	subs	r3, #48	@ 0x30
 8005db4:	2b09      	cmp	r3, #9
 8005db6:	d94b      	bls.n	8005e50 <_svfiprintf_r+0x17c>
 8005db8:	b1b0      	cbz	r0, 8005de8 <_svfiprintf_r+0x114>
 8005dba:	9207      	str	r2, [sp, #28]
 8005dbc:	e014      	b.n	8005de8 <_svfiprintf_r+0x114>
 8005dbe:	eba0 0308 	sub.w	r3, r0, r8
 8005dc2:	fa09 f303 	lsl.w	r3, r9, r3
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	46a2      	mov	sl, r4
 8005dca:	9304      	str	r3, [sp, #16]
 8005dcc:	e7d2      	b.n	8005d74 <_svfiprintf_r+0xa0>
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	1d19      	adds	r1, r3, #4
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	9103      	str	r1, [sp, #12]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	bfbb      	ittet	lt
 8005dda:	425b      	neglt	r3, r3
 8005ddc:	f042 0202 	orrlt.w	r2, r2, #2
 8005de0:	9307      	strge	r3, [sp, #28]
 8005de2:	9307      	strlt	r3, [sp, #28]
 8005de4:	bfb8      	it	lt
 8005de6:	9204      	strlt	r2, [sp, #16]
 8005de8:	7823      	ldrb	r3, [r4, #0]
 8005dea:	2b2e      	cmp	r3, #46	@ 0x2e
 8005dec:	d10a      	bne.n	8005e04 <_svfiprintf_r+0x130>
 8005dee:	7863      	ldrb	r3, [r4, #1]
 8005df0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005df2:	d132      	bne.n	8005e5a <_svfiprintf_r+0x186>
 8005df4:	9b03      	ldr	r3, [sp, #12]
 8005df6:	3402      	adds	r4, #2
 8005df8:	1d1a      	adds	r2, r3, #4
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	9203      	str	r2, [sp, #12]
 8005dfe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e02:	9305      	str	r3, [sp, #20]
 8005e04:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005ebc <_svfiprintf_r+0x1e8>
 8005e08:	2203      	movs	r2, #3
 8005e0a:	4650      	mov	r0, sl
 8005e0c:	7821      	ldrb	r1, [r4, #0]
 8005e0e:	f7fd fc80 	bl	8003712 <memchr>
 8005e12:	b138      	cbz	r0, 8005e24 <_svfiprintf_r+0x150>
 8005e14:	2240      	movs	r2, #64	@ 0x40
 8005e16:	9b04      	ldr	r3, [sp, #16]
 8005e18:	eba0 000a 	sub.w	r0, r0, sl
 8005e1c:	4082      	lsls	r2, r0
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	3401      	adds	r4, #1
 8005e22:	9304      	str	r3, [sp, #16]
 8005e24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e28:	2206      	movs	r2, #6
 8005e2a:	4825      	ldr	r0, [pc, #148]	@ (8005ec0 <_svfiprintf_r+0x1ec>)
 8005e2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e30:	f7fd fc6f 	bl	8003712 <memchr>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d036      	beq.n	8005ea6 <_svfiprintf_r+0x1d2>
 8005e38:	4b22      	ldr	r3, [pc, #136]	@ (8005ec4 <_svfiprintf_r+0x1f0>)
 8005e3a:	bb1b      	cbnz	r3, 8005e84 <_svfiprintf_r+0x1b0>
 8005e3c:	9b03      	ldr	r3, [sp, #12]
 8005e3e:	3307      	adds	r3, #7
 8005e40:	f023 0307 	bic.w	r3, r3, #7
 8005e44:	3308      	adds	r3, #8
 8005e46:	9303      	str	r3, [sp, #12]
 8005e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e4a:	4433      	add	r3, r6
 8005e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e4e:	e76a      	b.n	8005d26 <_svfiprintf_r+0x52>
 8005e50:	460c      	mov	r4, r1
 8005e52:	2001      	movs	r0, #1
 8005e54:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e58:	e7a8      	b.n	8005dac <_svfiprintf_r+0xd8>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	f04f 0c0a 	mov.w	ip, #10
 8005e60:	4619      	mov	r1, r3
 8005e62:	3401      	adds	r4, #1
 8005e64:	9305      	str	r3, [sp, #20]
 8005e66:	4620      	mov	r0, r4
 8005e68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e6c:	3a30      	subs	r2, #48	@ 0x30
 8005e6e:	2a09      	cmp	r2, #9
 8005e70:	d903      	bls.n	8005e7a <_svfiprintf_r+0x1a6>
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d0c6      	beq.n	8005e04 <_svfiprintf_r+0x130>
 8005e76:	9105      	str	r1, [sp, #20]
 8005e78:	e7c4      	b.n	8005e04 <_svfiprintf_r+0x130>
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e82:	e7f0      	b.n	8005e66 <_svfiprintf_r+0x192>
 8005e84:	ab03      	add	r3, sp, #12
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	462a      	mov	r2, r5
 8005e8a:	4638      	mov	r0, r7
 8005e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ec8 <_svfiprintf_r+0x1f4>)
 8005e8e:	a904      	add	r1, sp, #16
 8005e90:	f7fc fccc 	bl	800282c <_printf_float>
 8005e94:	1c42      	adds	r2, r0, #1
 8005e96:	4606      	mov	r6, r0
 8005e98:	d1d6      	bne.n	8005e48 <_svfiprintf_r+0x174>
 8005e9a:	89ab      	ldrh	r3, [r5, #12]
 8005e9c:	065b      	lsls	r3, r3, #25
 8005e9e:	f53f af2d 	bmi.w	8005cfc <_svfiprintf_r+0x28>
 8005ea2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ea4:	e72c      	b.n	8005d00 <_svfiprintf_r+0x2c>
 8005ea6:	ab03      	add	r3, sp, #12
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	462a      	mov	r2, r5
 8005eac:	4638      	mov	r0, r7
 8005eae:	4b06      	ldr	r3, [pc, #24]	@ (8005ec8 <_svfiprintf_r+0x1f4>)
 8005eb0:	a904      	add	r1, sp, #16
 8005eb2:	f7fc ff59 	bl	8002d68 <_printf_i>
 8005eb6:	e7ed      	b.n	8005e94 <_svfiprintf_r+0x1c0>
 8005eb8:	08007189 	.word	0x08007189
 8005ebc:	0800718f 	.word	0x0800718f
 8005ec0:	08007193 	.word	0x08007193
 8005ec4:	0800282d 	.word	0x0800282d
 8005ec8:	08005c1d 	.word	0x08005c1d

08005ecc <__sflush_r>:
 8005ecc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ed2:	0716      	lsls	r6, r2, #28
 8005ed4:	4605      	mov	r5, r0
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	d454      	bmi.n	8005f84 <__sflush_r+0xb8>
 8005eda:	684b      	ldr	r3, [r1, #4]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	dc02      	bgt.n	8005ee6 <__sflush_r+0x1a>
 8005ee0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	dd48      	ble.n	8005f78 <__sflush_r+0xac>
 8005ee6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ee8:	2e00      	cmp	r6, #0
 8005eea:	d045      	beq.n	8005f78 <__sflush_r+0xac>
 8005eec:	2300      	movs	r3, #0
 8005eee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005ef2:	682f      	ldr	r7, [r5, #0]
 8005ef4:	6a21      	ldr	r1, [r4, #32]
 8005ef6:	602b      	str	r3, [r5, #0]
 8005ef8:	d030      	beq.n	8005f5c <__sflush_r+0x90>
 8005efa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005efc:	89a3      	ldrh	r3, [r4, #12]
 8005efe:	0759      	lsls	r1, r3, #29
 8005f00:	d505      	bpl.n	8005f0e <__sflush_r+0x42>
 8005f02:	6863      	ldr	r3, [r4, #4]
 8005f04:	1ad2      	subs	r2, r2, r3
 8005f06:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005f08:	b10b      	cbz	r3, 8005f0e <__sflush_r+0x42>
 8005f0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f0c:	1ad2      	subs	r2, r2, r3
 8005f0e:	2300      	movs	r3, #0
 8005f10:	4628      	mov	r0, r5
 8005f12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f14:	6a21      	ldr	r1, [r4, #32]
 8005f16:	47b0      	blx	r6
 8005f18:	1c43      	adds	r3, r0, #1
 8005f1a:	89a3      	ldrh	r3, [r4, #12]
 8005f1c:	d106      	bne.n	8005f2c <__sflush_r+0x60>
 8005f1e:	6829      	ldr	r1, [r5, #0]
 8005f20:	291d      	cmp	r1, #29
 8005f22:	d82b      	bhi.n	8005f7c <__sflush_r+0xb0>
 8005f24:	4a28      	ldr	r2, [pc, #160]	@ (8005fc8 <__sflush_r+0xfc>)
 8005f26:	410a      	asrs	r2, r1
 8005f28:	07d6      	lsls	r6, r2, #31
 8005f2a:	d427      	bmi.n	8005f7c <__sflush_r+0xb0>
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	6062      	str	r2, [r4, #4]
 8005f30:	6922      	ldr	r2, [r4, #16]
 8005f32:	04d9      	lsls	r1, r3, #19
 8005f34:	6022      	str	r2, [r4, #0]
 8005f36:	d504      	bpl.n	8005f42 <__sflush_r+0x76>
 8005f38:	1c42      	adds	r2, r0, #1
 8005f3a:	d101      	bne.n	8005f40 <__sflush_r+0x74>
 8005f3c:	682b      	ldr	r3, [r5, #0]
 8005f3e:	b903      	cbnz	r3, 8005f42 <__sflush_r+0x76>
 8005f40:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f44:	602f      	str	r7, [r5, #0]
 8005f46:	b1b9      	cbz	r1, 8005f78 <__sflush_r+0xac>
 8005f48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f4c:	4299      	cmp	r1, r3
 8005f4e:	d002      	beq.n	8005f56 <__sflush_r+0x8a>
 8005f50:	4628      	mov	r0, r5
 8005f52:	f7fe fa41 	bl	80043d8 <_free_r>
 8005f56:	2300      	movs	r3, #0
 8005f58:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f5a:	e00d      	b.n	8005f78 <__sflush_r+0xac>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	4628      	mov	r0, r5
 8005f60:	47b0      	blx	r6
 8005f62:	4602      	mov	r2, r0
 8005f64:	1c50      	adds	r0, r2, #1
 8005f66:	d1c9      	bne.n	8005efc <__sflush_r+0x30>
 8005f68:	682b      	ldr	r3, [r5, #0]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d0c6      	beq.n	8005efc <__sflush_r+0x30>
 8005f6e:	2b1d      	cmp	r3, #29
 8005f70:	d001      	beq.n	8005f76 <__sflush_r+0xaa>
 8005f72:	2b16      	cmp	r3, #22
 8005f74:	d11d      	bne.n	8005fb2 <__sflush_r+0xe6>
 8005f76:	602f      	str	r7, [r5, #0]
 8005f78:	2000      	movs	r0, #0
 8005f7a:	e021      	b.n	8005fc0 <__sflush_r+0xf4>
 8005f7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f80:	b21b      	sxth	r3, r3
 8005f82:	e01a      	b.n	8005fba <__sflush_r+0xee>
 8005f84:	690f      	ldr	r7, [r1, #16]
 8005f86:	2f00      	cmp	r7, #0
 8005f88:	d0f6      	beq.n	8005f78 <__sflush_r+0xac>
 8005f8a:	0793      	lsls	r3, r2, #30
 8005f8c:	bf18      	it	ne
 8005f8e:	2300      	movne	r3, #0
 8005f90:	680e      	ldr	r6, [r1, #0]
 8005f92:	bf08      	it	eq
 8005f94:	694b      	ldreq	r3, [r1, #20]
 8005f96:	1bf6      	subs	r6, r6, r7
 8005f98:	600f      	str	r7, [r1, #0]
 8005f9a:	608b      	str	r3, [r1, #8]
 8005f9c:	2e00      	cmp	r6, #0
 8005f9e:	ddeb      	ble.n	8005f78 <__sflush_r+0xac>
 8005fa0:	4633      	mov	r3, r6
 8005fa2:	463a      	mov	r2, r7
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	6a21      	ldr	r1, [r4, #32]
 8005fa8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005fac:	47e0      	blx	ip
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	dc07      	bgt.n	8005fc2 <__sflush_r+0xf6>
 8005fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fba:	f04f 30ff 	mov.w	r0, #4294967295
 8005fbe:	81a3      	strh	r3, [r4, #12]
 8005fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc2:	4407      	add	r7, r0
 8005fc4:	1a36      	subs	r6, r6, r0
 8005fc6:	e7e9      	b.n	8005f9c <__sflush_r+0xd0>
 8005fc8:	dfbffffe 	.word	0xdfbffffe

08005fcc <_fflush_r>:
 8005fcc:	b538      	push	{r3, r4, r5, lr}
 8005fce:	690b      	ldr	r3, [r1, #16]
 8005fd0:	4605      	mov	r5, r0
 8005fd2:	460c      	mov	r4, r1
 8005fd4:	b913      	cbnz	r3, 8005fdc <_fflush_r+0x10>
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	4628      	mov	r0, r5
 8005fda:	bd38      	pop	{r3, r4, r5, pc}
 8005fdc:	b118      	cbz	r0, 8005fe6 <_fflush_r+0x1a>
 8005fde:	6a03      	ldr	r3, [r0, #32]
 8005fe0:	b90b      	cbnz	r3, 8005fe6 <_fflush_r+0x1a>
 8005fe2:	f7fd fa7d 	bl	80034e0 <__sinit>
 8005fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d0f3      	beq.n	8005fd6 <_fflush_r+0xa>
 8005fee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ff0:	07d0      	lsls	r0, r2, #31
 8005ff2:	d404      	bmi.n	8005ffe <_fflush_r+0x32>
 8005ff4:	0599      	lsls	r1, r3, #22
 8005ff6:	d402      	bmi.n	8005ffe <_fflush_r+0x32>
 8005ff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ffa:	f7fd fb88 	bl	800370e <__retarget_lock_acquire_recursive>
 8005ffe:	4628      	mov	r0, r5
 8006000:	4621      	mov	r1, r4
 8006002:	f7ff ff63 	bl	8005ecc <__sflush_r>
 8006006:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006008:	4605      	mov	r5, r0
 800600a:	07da      	lsls	r2, r3, #31
 800600c:	d4e4      	bmi.n	8005fd8 <_fflush_r+0xc>
 800600e:	89a3      	ldrh	r3, [r4, #12]
 8006010:	059b      	lsls	r3, r3, #22
 8006012:	d4e1      	bmi.n	8005fd8 <_fflush_r+0xc>
 8006014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006016:	f7fd fb7b 	bl	8003710 <__retarget_lock_release_recursive>
 800601a:	e7dd      	b.n	8005fd8 <_fflush_r+0xc>

0800601c <memmove>:
 800601c:	4288      	cmp	r0, r1
 800601e:	b510      	push	{r4, lr}
 8006020:	eb01 0402 	add.w	r4, r1, r2
 8006024:	d902      	bls.n	800602c <memmove+0x10>
 8006026:	4284      	cmp	r4, r0
 8006028:	4623      	mov	r3, r4
 800602a:	d807      	bhi.n	800603c <memmove+0x20>
 800602c:	1e43      	subs	r3, r0, #1
 800602e:	42a1      	cmp	r1, r4
 8006030:	d008      	beq.n	8006044 <memmove+0x28>
 8006032:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006036:	f803 2f01 	strb.w	r2, [r3, #1]!
 800603a:	e7f8      	b.n	800602e <memmove+0x12>
 800603c:	4601      	mov	r1, r0
 800603e:	4402      	add	r2, r0
 8006040:	428a      	cmp	r2, r1
 8006042:	d100      	bne.n	8006046 <memmove+0x2a>
 8006044:	bd10      	pop	{r4, pc}
 8006046:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800604a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800604e:	e7f7      	b.n	8006040 <memmove+0x24>

08006050 <strncmp>:
 8006050:	b510      	push	{r4, lr}
 8006052:	b16a      	cbz	r2, 8006070 <strncmp+0x20>
 8006054:	3901      	subs	r1, #1
 8006056:	1884      	adds	r4, r0, r2
 8006058:	f810 2b01 	ldrb.w	r2, [r0], #1
 800605c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006060:	429a      	cmp	r2, r3
 8006062:	d103      	bne.n	800606c <strncmp+0x1c>
 8006064:	42a0      	cmp	r0, r4
 8006066:	d001      	beq.n	800606c <strncmp+0x1c>
 8006068:	2a00      	cmp	r2, #0
 800606a:	d1f5      	bne.n	8006058 <strncmp+0x8>
 800606c:	1ad0      	subs	r0, r2, r3
 800606e:	bd10      	pop	{r4, pc}
 8006070:	4610      	mov	r0, r2
 8006072:	e7fc      	b.n	800606e <strncmp+0x1e>

08006074 <_sbrk_r>:
 8006074:	b538      	push	{r3, r4, r5, lr}
 8006076:	2300      	movs	r3, #0
 8006078:	4d05      	ldr	r5, [pc, #20]	@ (8006090 <_sbrk_r+0x1c>)
 800607a:	4604      	mov	r4, r0
 800607c:	4608      	mov	r0, r1
 800607e:	602b      	str	r3, [r5, #0]
 8006080:	f7fb f9d6 	bl	8001430 <_sbrk>
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	d102      	bne.n	800608e <_sbrk_r+0x1a>
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	b103      	cbz	r3, 800608e <_sbrk_r+0x1a>
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	bd38      	pop	{r3, r4, r5, pc}
 8006090:	200003f0 	.word	0x200003f0

08006094 <memcpy>:
 8006094:	440a      	add	r2, r1
 8006096:	4291      	cmp	r1, r2
 8006098:	f100 33ff 	add.w	r3, r0, #4294967295
 800609c:	d100      	bne.n	80060a0 <memcpy+0xc>
 800609e:	4770      	bx	lr
 80060a0:	b510      	push	{r4, lr}
 80060a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060a6:	4291      	cmp	r1, r2
 80060a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060ac:	d1f9      	bne.n	80060a2 <memcpy+0xe>
 80060ae:	bd10      	pop	{r4, pc}

080060b0 <nan>:
 80060b0:	2000      	movs	r0, #0
 80060b2:	4901      	ldr	r1, [pc, #4]	@ (80060b8 <nan+0x8>)
 80060b4:	4770      	bx	lr
 80060b6:	bf00      	nop
 80060b8:	7ff80000 	.word	0x7ff80000

080060bc <__assert_func>:
 80060bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80060be:	4614      	mov	r4, r2
 80060c0:	461a      	mov	r2, r3
 80060c2:	4b09      	ldr	r3, [pc, #36]	@ (80060e8 <__assert_func+0x2c>)
 80060c4:	4605      	mov	r5, r0
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68d8      	ldr	r0, [r3, #12]
 80060ca:	b954      	cbnz	r4, 80060e2 <__assert_func+0x26>
 80060cc:	4b07      	ldr	r3, [pc, #28]	@ (80060ec <__assert_func+0x30>)
 80060ce:	461c      	mov	r4, r3
 80060d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80060d4:	9100      	str	r1, [sp, #0]
 80060d6:	462b      	mov	r3, r5
 80060d8:	4905      	ldr	r1, [pc, #20]	@ (80060f0 <__assert_func+0x34>)
 80060da:	f000 fba7 	bl	800682c <fiprintf>
 80060de:	f000 fbb7 	bl	8006850 <abort>
 80060e2:	4b04      	ldr	r3, [pc, #16]	@ (80060f4 <__assert_func+0x38>)
 80060e4:	e7f4      	b.n	80060d0 <__assert_func+0x14>
 80060e6:	bf00      	nop
 80060e8:	20000018 	.word	0x20000018
 80060ec:	080071dd 	.word	0x080071dd
 80060f0:	080071af 	.word	0x080071af
 80060f4:	080071a2 	.word	0x080071a2

080060f8 <_calloc_r>:
 80060f8:	b570      	push	{r4, r5, r6, lr}
 80060fa:	fba1 5402 	umull	r5, r4, r1, r2
 80060fe:	b93c      	cbnz	r4, 8006110 <_calloc_r+0x18>
 8006100:	4629      	mov	r1, r5
 8006102:	f7fe f9db 	bl	80044bc <_malloc_r>
 8006106:	4606      	mov	r6, r0
 8006108:	b928      	cbnz	r0, 8006116 <_calloc_r+0x1e>
 800610a:	2600      	movs	r6, #0
 800610c:	4630      	mov	r0, r6
 800610e:	bd70      	pop	{r4, r5, r6, pc}
 8006110:	220c      	movs	r2, #12
 8006112:	6002      	str	r2, [r0, #0]
 8006114:	e7f9      	b.n	800610a <_calloc_r+0x12>
 8006116:	462a      	mov	r2, r5
 8006118:	4621      	mov	r1, r4
 800611a:	f7fd fa7a 	bl	8003612 <memset>
 800611e:	e7f5      	b.n	800610c <_calloc_r+0x14>

08006120 <rshift>:
 8006120:	6903      	ldr	r3, [r0, #16]
 8006122:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006126:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800612a:	f100 0414 	add.w	r4, r0, #20
 800612e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006132:	dd46      	ble.n	80061c2 <rshift+0xa2>
 8006134:	f011 011f 	ands.w	r1, r1, #31
 8006138:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800613c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006140:	d10c      	bne.n	800615c <rshift+0x3c>
 8006142:	4629      	mov	r1, r5
 8006144:	f100 0710 	add.w	r7, r0, #16
 8006148:	42b1      	cmp	r1, r6
 800614a:	d335      	bcc.n	80061b8 <rshift+0x98>
 800614c:	1a9b      	subs	r3, r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	1eea      	subs	r2, r5, #3
 8006152:	4296      	cmp	r6, r2
 8006154:	bf38      	it	cc
 8006156:	2300      	movcc	r3, #0
 8006158:	4423      	add	r3, r4
 800615a:	e015      	b.n	8006188 <rshift+0x68>
 800615c:	46a1      	mov	r9, r4
 800615e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006162:	f1c1 0820 	rsb	r8, r1, #32
 8006166:	40cf      	lsrs	r7, r1
 8006168:	f105 0e04 	add.w	lr, r5, #4
 800616c:	4576      	cmp	r6, lr
 800616e:	46f4      	mov	ip, lr
 8006170:	d816      	bhi.n	80061a0 <rshift+0x80>
 8006172:	1a9a      	subs	r2, r3, r2
 8006174:	0092      	lsls	r2, r2, #2
 8006176:	3a04      	subs	r2, #4
 8006178:	3501      	adds	r5, #1
 800617a:	42ae      	cmp	r6, r5
 800617c:	bf38      	it	cc
 800617e:	2200      	movcc	r2, #0
 8006180:	18a3      	adds	r3, r4, r2
 8006182:	50a7      	str	r7, [r4, r2]
 8006184:	b107      	cbz	r7, 8006188 <rshift+0x68>
 8006186:	3304      	adds	r3, #4
 8006188:	42a3      	cmp	r3, r4
 800618a:	eba3 0204 	sub.w	r2, r3, r4
 800618e:	bf08      	it	eq
 8006190:	2300      	moveq	r3, #0
 8006192:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006196:	6102      	str	r2, [r0, #16]
 8006198:	bf08      	it	eq
 800619a:	6143      	streq	r3, [r0, #20]
 800619c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80061a0:	f8dc c000 	ldr.w	ip, [ip]
 80061a4:	fa0c fc08 	lsl.w	ip, ip, r8
 80061a8:	ea4c 0707 	orr.w	r7, ip, r7
 80061ac:	f849 7b04 	str.w	r7, [r9], #4
 80061b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80061b4:	40cf      	lsrs	r7, r1
 80061b6:	e7d9      	b.n	800616c <rshift+0x4c>
 80061b8:	f851 cb04 	ldr.w	ip, [r1], #4
 80061bc:	f847 cf04 	str.w	ip, [r7, #4]!
 80061c0:	e7c2      	b.n	8006148 <rshift+0x28>
 80061c2:	4623      	mov	r3, r4
 80061c4:	e7e0      	b.n	8006188 <rshift+0x68>

080061c6 <__hexdig_fun>:
 80061c6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80061ca:	2b09      	cmp	r3, #9
 80061cc:	d802      	bhi.n	80061d4 <__hexdig_fun+0xe>
 80061ce:	3820      	subs	r0, #32
 80061d0:	b2c0      	uxtb	r0, r0
 80061d2:	4770      	bx	lr
 80061d4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80061d8:	2b05      	cmp	r3, #5
 80061da:	d801      	bhi.n	80061e0 <__hexdig_fun+0x1a>
 80061dc:	3847      	subs	r0, #71	@ 0x47
 80061de:	e7f7      	b.n	80061d0 <__hexdig_fun+0xa>
 80061e0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80061e4:	2b05      	cmp	r3, #5
 80061e6:	d801      	bhi.n	80061ec <__hexdig_fun+0x26>
 80061e8:	3827      	subs	r0, #39	@ 0x27
 80061ea:	e7f1      	b.n	80061d0 <__hexdig_fun+0xa>
 80061ec:	2000      	movs	r0, #0
 80061ee:	4770      	bx	lr

080061f0 <__gethex>:
 80061f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f4:	468a      	mov	sl, r1
 80061f6:	4690      	mov	r8, r2
 80061f8:	b085      	sub	sp, #20
 80061fa:	9302      	str	r3, [sp, #8]
 80061fc:	680b      	ldr	r3, [r1, #0]
 80061fe:	9001      	str	r0, [sp, #4]
 8006200:	1c9c      	adds	r4, r3, #2
 8006202:	46a1      	mov	r9, r4
 8006204:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006208:	2830      	cmp	r0, #48	@ 0x30
 800620a:	d0fa      	beq.n	8006202 <__gethex+0x12>
 800620c:	eba9 0303 	sub.w	r3, r9, r3
 8006210:	f1a3 0b02 	sub.w	fp, r3, #2
 8006214:	f7ff ffd7 	bl	80061c6 <__hexdig_fun>
 8006218:	4605      	mov	r5, r0
 800621a:	2800      	cmp	r0, #0
 800621c:	d168      	bne.n	80062f0 <__gethex+0x100>
 800621e:	2201      	movs	r2, #1
 8006220:	4648      	mov	r0, r9
 8006222:	499f      	ldr	r1, [pc, #636]	@ (80064a0 <__gethex+0x2b0>)
 8006224:	f7ff ff14 	bl	8006050 <strncmp>
 8006228:	4607      	mov	r7, r0
 800622a:	2800      	cmp	r0, #0
 800622c:	d167      	bne.n	80062fe <__gethex+0x10e>
 800622e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006232:	4626      	mov	r6, r4
 8006234:	f7ff ffc7 	bl	80061c6 <__hexdig_fun>
 8006238:	2800      	cmp	r0, #0
 800623a:	d062      	beq.n	8006302 <__gethex+0x112>
 800623c:	4623      	mov	r3, r4
 800623e:	7818      	ldrb	r0, [r3, #0]
 8006240:	4699      	mov	r9, r3
 8006242:	2830      	cmp	r0, #48	@ 0x30
 8006244:	f103 0301 	add.w	r3, r3, #1
 8006248:	d0f9      	beq.n	800623e <__gethex+0x4e>
 800624a:	f7ff ffbc 	bl	80061c6 <__hexdig_fun>
 800624e:	fab0 f580 	clz	r5, r0
 8006252:	f04f 0b01 	mov.w	fp, #1
 8006256:	096d      	lsrs	r5, r5, #5
 8006258:	464a      	mov	r2, r9
 800625a:	4616      	mov	r6, r2
 800625c:	7830      	ldrb	r0, [r6, #0]
 800625e:	3201      	adds	r2, #1
 8006260:	f7ff ffb1 	bl	80061c6 <__hexdig_fun>
 8006264:	2800      	cmp	r0, #0
 8006266:	d1f8      	bne.n	800625a <__gethex+0x6a>
 8006268:	2201      	movs	r2, #1
 800626a:	4630      	mov	r0, r6
 800626c:	498c      	ldr	r1, [pc, #560]	@ (80064a0 <__gethex+0x2b0>)
 800626e:	f7ff feef 	bl	8006050 <strncmp>
 8006272:	2800      	cmp	r0, #0
 8006274:	d13f      	bne.n	80062f6 <__gethex+0x106>
 8006276:	b944      	cbnz	r4, 800628a <__gethex+0x9a>
 8006278:	1c74      	adds	r4, r6, #1
 800627a:	4622      	mov	r2, r4
 800627c:	4616      	mov	r6, r2
 800627e:	7830      	ldrb	r0, [r6, #0]
 8006280:	3201      	adds	r2, #1
 8006282:	f7ff ffa0 	bl	80061c6 <__hexdig_fun>
 8006286:	2800      	cmp	r0, #0
 8006288:	d1f8      	bne.n	800627c <__gethex+0x8c>
 800628a:	1ba4      	subs	r4, r4, r6
 800628c:	00a7      	lsls	r7, r4, #2
 800628e:	7833      	ldrb	r3, [r6, #0]
 8006290:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006294:	2b50      	cmp	r3, #80	@ 0x50
 8006296:	d13e      	bne.n	8006316 <__gethex+0x126>
 8006298:	7873      	ldrb	r3, [r6, #1]
 800629a:	2b2b      	cmp	r3, #43	@ 0x2b
 800629c:	d033      	beq.n	8006306 <__gethex+0x116>
 800629e:	2b2d      	cmp	r3, #45	@ 0x2d
 80062a0:	d034      	beq.n	800630c <__gethex+0x11c>
 80062a2:	2400      	movs	r4, #0
 80062a4:	1c71      	adds	r1, r6, #1
 80062a6:	7808      	ldrb	r0, [r1, #0]
 80062a8:	f7ff ff8d 	bl	80061c6 <__hexdig_fun>
 80062ac:	1e43      	subs	r3, r0, #1
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	2b18      	cmp	r3, #24
 80062b2:	d830      	bhi.n	8006316 <__gethex+0x126>
 80062b4:	f1a0 0210 	sub.w	r2, r0, #16
 80062b8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80062bc:	f7ff ff83 	bl	80061c6 <__hexdig_fun>
 80062c0:	f100 3cff 	add.w	ip, r0, #4294967295
 80062c4:	fa5f fc8c 	uxtb.w	ip, ip
 80062c8:	f1bc 0f18 	cmp.w	ip, #24
 80062cc:	f04f 030a 	mov.w	r3, #10
 80062d0:	d91e      	bls.n	8006310 <__gethex+0x120>
 80062d2:	b104      	cbz	r4, 80062d6 <__gethex+0xe6>
 80062d4:	4252      	negs	r2, r2
 80062d6:	4417      	add	r7, r2
 80062d8:	f8ca 1000 	str.w	r1, [sl]
 80062dc:	b1ed      	cbz	r5, 800631a <__gethex+0x12a>
 80062de:	f1bb 0f00 	cmp.w	fp, #0
 80062e2:	bf0c      	ite	eq
 80062e4:	2506      	moveq	r5, #6
 80062e6:	2500      	movne	r5, #0
 80062e8:	4628      	mov	r0, r5
 80062ea:	b005      	add	sp, #20
 80062ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f0:	2500      	movs	r5, #0
 80062f2:	462c      	mov	r4, r5
 80062f4:	e7b0      	b.n	8006258 <__gethex+0x68>
 80062f6:	2c00      	cmp	r4, #0
 80062f8:	d1c7      	bne.n	800628a <__gethex+0x9a>
 80062fa:	4627      	mov	r7, r4
 80062fc:	e7c7      	b.n	800628e <__gethex+0x9e>
 80062fe:	464e      	mov	r6, r9
 8006300:	462f      	mov	r7, r5
 8006302:	2501      	movs	r5, #1
 8006304:	e7c3      	b.n	800628e <__gethex+0x9e>
 8006306:	2400      	movs	r4, #0
 8006308:	1cb1      	adds	r1, r6, #2
 800630a:	e7cc      	b.n	80062a6 <__gethex+0xb6>
 800630c:	2401      	movs	r4, #1
 800630e:	e7fb      	b.n	8006308 <__gethex+0x118>
 8006310:	fb03 0002 	mla	r0, r3, r2, r0
 8006314:	e7ce      	b.n	80062b4 <__gethex+0xc4>
 8006316:	4631      	mov	r1, r6
 8006318:	e7de      	b.n	80062d8 <__gethex+0xe8>
 800631a:	4629      	mov	r1, r5
 800631c:	eba6 0309 	sub.w	r3, r6, r9
 8006320:	3b01      	subs	r3, #1
 8006322:	2b07      	cmp	r3, #7
 8006324:	dc0a      	bgt.n	800633c <__gethex+0x14c>
 8006326:	9801      	ldr	r0, [sp, #4]
 8006328:	f7fe f954 	bl	80045d4 <_Balloc>
 800632c:	4604      	mov	r4, r0
 800632e:	b940      	cbnz	r0, 8006342 <__gethex+0x152>
 8006330:	4602      	mov	r2, r0
 8006332:	21e4      	movs	r1, #228	@ 0xe4
 8006334:	4b5b      	ldr	r3, [pc, #364]	@ (80064a4 <__gethex+0x2b4>)
 8006336:	485c      	ldr	r0, [pc, #368]	@ (80064a8 <__gethex+0x2b8>)
 8006338:	f7ff fec0 	bl	80060bc <__assert_func>
 800633c:	3101      	adds	r1, #1
 800633e:	105b      	asrs	r3, r3, #1
 8006340:	e7ef      	b.n	8006322 <__gethex+0x132>
 8006342:	2300      	movs	r3, #0
 8006344:	f100 0a14 	add.w	sl, r0, #20
 8006348:	4655      	mov	r5, sl
 800634a:	469b      	mov	fp, r3
 800634c:	45b1      	cmp	r9, r6
 800634e:	d337      	bcc.n	80063c0 <__gethex+0x1d0>
 8006350:	f845 bb04 	str.w	fp, [r5], #4
 8006354:	eba5 050a 	sub.w	r5, r5, sl
 8006358:	10ad      	asrs	r5, r5, #2
 800635a:	6125      	str	r5, [r4, #16]
 800635c:	4658      	mov	r0, fp
 800635e:	f7fe fa2b 	bl	80047b8 <__hi0bits>
 8006362:	016d      	lsls	r5, r5, #5
 8006364:	f8d8 6000 	ldr.w	r6, [r8]
 8006368:	1a2d      	subs	r5, r5, r0
 800636a:	42b5      	cmp	r5, r6
 800636c:	dd54      	ble.n	8006418 <__gethex+0x228>
 800636e:	1bad      	subs	r5, r5, r6
 8006370:	4629      	mov	r1, r5
 8006372:	4620      	mov	r0, r4
 8006374:	f7fe fdb3 	bl	8004ede <__any_on>
 8006378:	4681      	mov	r9, r0
 800637a:	b178      	cbz	r0, 800639c <__gethex+0x1ac>
 800637c:	f04f 0901 	mov.w	r9, #1
 8006380:	1e6b      	subs	r3, r5, #1
 8006382:	1159      	asrs	r1, r3, #5
 8006384:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006388:	f003 021f 	and.w	r2, r3, #31
 800638c:	fa09 f202 	lsl.w	r2, r9, r2
 8006390:	420a      	tst	r2, r1
 8006392:	d003      	beq.n	800639c <__gethex+0x1ac>
 8006394:	454b      	cmp	r3, r9
 8006396:	dc36      	bgt.n	8006406 <__gethex+0x216>
 8006398:	f04f 0902 	mov.w	r9, #2
 800639c:	4629      	mov	r1, r5
 800639e:	4620      	mov	r0, r4
 80063a0:	f7ff febe 	bl	8006120 <rshift>
 80063a4:	442f      	add	r7, r5
 80063a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80063aa:	42bb      	cmp	r3, r7
 80063ac:	da42      	bge.n	8006434 <__gethex+0x244>
 80063ae:	4621      	mov	r1, r4
 80063b0:	9801      	ldr	r0, [sp, #4]
 80063b2:	f7fe f94f 	bl	8004654 <_Bfree>
 80063b6:	2300      	movs	r3, #0
 80063b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80063ba:	25a3      	movs	r5, #163	@ 0xa3
 80063bc:	6013      	str	r3, [r2, #0]
 80063be:	e793      	b.n	80062e8 <__gethex+0xf8>
 80063c0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80063c4:	2a2e      	cmp	r2, #46	@ 0x2e
 80063c6:	d012      	beq.n	80063ee <__gethex+0x1fe>
 80063c8:	2b20      	cmp	r3, #32
 80063ca:	d104      	bne.n	80063d6 <__gethex+0x1e6>
 80063cc:	f845 bb04 	str.w	fp, [r5], #4
 80063d0:	f04f 0b00 	mov.w	fp, #0
 80063d4:	465b      	mov	r3, fp
 80063d6:	7830      	ldrb	r0, [r6, #0]
 80063d8:	9303      	str	r3, [sp, #12]
 80063da:	f7ff fef4 	bl	80061c6 <__hexdig_fun>
 80063de:	9b03      	ldr	r3, [sp, #12]
 80063e0:	f000 000f 	and.w	r0, r0, #15
 80063e4:	4098      	lsls	r0, r3
 80063e6:	ea4b 0b00 	orr.w	fp, fp, r0
 80063ea:	3304      	adds	r3, #4
 80063ec:	e7ae      	b.n	800634c <__gethex+0x15c>
 80063ee:	45b1      	cmp	r9, r6
 80063f0:	d8ea      	bhi.n	80063c8 <__gethex+0x1d8>
 80063f2:	2201      	movs	r2, #1
 80063f4:	4630      	mov	r0, r6
 80063f6:	492a      	ldr	r1, [pc, #168]	@ (80064a0 <__gethex+0x2b0>)
 80063f8:	9303      	str	r3, [sp, #12]
 80063fa:	f7ff fe29 	bl	8006050 <strncmp>
 80063fe:	9b03      	ldr	r3, [sp, #12]
 8006400:	2800      	cmp	r0, #0
 8006402:	d1e1      	bne.n	80063c8 <__gethex+0x1d8>
 8006404:	e7a2      	b.n	800634c <__gethex+0x15c>
 8006406:	4620      	mov	r0, r4
 8006408:	1ea9      	subs	r1, r5, #2
 800640a:	f7fe fd68 	bl	8004ede <__any_on>
 800640e:	2800      	cmp	r0, #0
 8006410:	d0c2      	beq.n	8006398 <__gethex+0x1a8>
 8006412:	f04f 0903 	mov.w	r9, #3
 8006416:	e7c1      	b.n	800639c <__gethex+0x1ac>
 8006418:	da09      	bge.n	800642e <__gethex+0x23e>
 800641a:	1b75      	subs	r5, r6, r5
 800641c:	4621      	mov	r1, r4
 800641e:	462a      	mov	r2, r5
 8006420:	9801      	ldr	r0, [sp, #4]
 8006422:	f7fe fb2d 	bl	8004a80 <__lshift>
 8006426:	4604      	mov	r4, r0
 8006428:	1b7f      	subs	r7, r7, r5
 800642a:	f100 0a14 	add.w	sl, r0, #20
 800642e:	f04f 0900 	mov.w	r9, #0
 8006432:	e7b8      	b.n	80063a6 <__gethex+0x1b6>
 8006434:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006438:	42bd      	cmp	r5, r7
 800643a:	dd6f      	ble.n	800651c <__gethex+0x32c>
 800643c:	1bed      	subs	r5, r5, r7
 800643e:	42ae      	cmp	r6, r5
 8006440:	dc34      	bgt.n	80064ac <__gethex+0x2bc>
 8006442:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006446:	2b02      	cmp	r3, #2
 8006448:	d022      	beq.n	8006490 <__gethex+0x2a0>
 800644a:	2b03      	cmp	r3, #3
 800644c:	d024      	beq.n	8006498 <__gethex+0x2a8>
 800644e:	2b01      	cmp	r3, #1
 8006450:	d115      	bne.n	800647e <__gethex+0x28e>
 8006452:	42ae      	cmp	r6, r5
 8006454:	d113      	bne.n	800647e <__gethex+0x28e>
 8006456:	2e01      	cmp	r6, #1
 8006458:	d10b      	bne.n	8006472 <__gethex+0x282>
 800645a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800645e:	9a02      	ldr	r2, [sp, #8]
 8006460:	2562      	movs	r5, #98	@ 0x62
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	2301      	movs	r3, #1
 8006466:	6123      	str	r3, [r4, #16]
 8006468:	f8ca 3000 	str.w	r3, [sl]
 800646c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800646e:	601c      	str	r4, [r3, #0]
 8006470:	e73a      	b.n	80062e8 <__gethex+0xf8>
 8006472:	4620      	mov	r0, r4
 8006474:	1e71      	subs	r1, r6, #1
 8006476:	f7fe fd32 	bl	8004ede <__any_on>
 800647a:	2800      	cmp	r0, #0
 800647c:	d1ed      	bne.n	800645a <__gethex+0x26a>
 800647e:	4621      	mov	r1, r4
 8006480:	9801      	ldr	r0, [sp, #4]
 8006482:	f7fe f8e7 	bl	8004654 <_Bfree>
 8006486:	2300      	movs	r3, #0
 8006488:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800648a:	2550      	movs	r5, #80	@ 0x50
 800648c:	6013      	str	r3, [r2, #0]
 800648e:	e72b      	b.n	80062e8 <__gethex+0xf8>
 8006490:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f3      	bne.n	800647e <__gethex+0x28e>
 8006496:	e7e0      	b.n	800645a <__gethex+0x26a>
 8006498:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1dd      	bne.n	800645a <__gethex+0x26a>
 800649e:	e7ee      	b.n	800647e <__gethex+0x28e>
 80064a0:	08007030 	.word	0x08007030
 80064a4:	08006ec3 	.word	0x08006ec3
 80064a8:	080071de 	.word	0x080071de
 80064ac:	1e6f      	subs	r7, r5, #1
 80064ae:	f1b9 0f00 	cmp.w	r9, #0
 80064b2:	d130      	bne.n	8006516 <__gethex+0x326>
 80064b4:	b127      	cbz	r7, 80064c0 <__gethex+0x2d0>
 80064b6:	4639      	mov	r1, r7
 80064b8:	4620      	mov	r0, r4
 80064ba:	f7fe fd10 	bl	8004ede <__any_on>
 80064be:	4681      	mov	r9, r0
 80064c0:	2301      	movs	r3, #1
 80064c2:	4629      	mov	r1, r5
 80064c4:	1b76      	subs	r6, r6, r5
 80064c6:	2502      	movs	r5, #2
 80064c8:	117a      	asrs	r2, r7, #5
 80064ca:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80064ce:	f007 071f 	and.w	r7, r7, #31
 80064d2:	40bb      	lsls	r3, r7
 80064d4:	4213      	tst	r3, r2
 80064d6:	4620      	mov	r0, r4
 80064d8:	bf18      	it	ne
 80064da:	f049 0902 	orrne.w	r9, r9, #2
 80064de:	f7ff fe1f 	bl	8006120 <rshift>
 80064e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80064e6:	f1b9 0f00 	cmp.w	r9, #0
 80064ea:	d047      	beq.n	800657c <__gethex+0x38c>
 80064ec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d015      	beq.n	8006520 <__gethex+0x330>
 80064f4:	2b03      	cmp	r3, #3
 80064f6:	d017      	beq.n	8006528 <__gethex+0x338>
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d109      	bne.n	8006510 <__gethex+0x320>
 80064fc:	f019 0f02 	tst.w	r9, #2
 8006500:	d006      	beq.n	8006510 <__gethex+0x320>
 8006502:	f8da 3000 	ldr.w	r3, [sl]
 8006506:	ea49 0903 	orr.w	r9, r9, r3
 800650a:	f019 0f01 	tst.w	r9, #1
 800650e:	d10e      	bne.n	800652e <__gethex+0x33e>
 8006510:	f045 0510 	orr.w	r5, r5, #16
 8006514:	e032      	b.n	800657c <__gethex+0x38c>
 8006516:	f04f 0901 	mov.w	r9, #1
 800651a:	e7d1      	b.n	80064c0 <__gethex+0x2d0>
 800651c:	2501      	movs	r5, #1
 800651e:	e7e2      	b.n	80064e6 <__gethex+0x2f6>
 8006520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006522:	f1c3 0301 	rsb	r3, r3, #1
 8006526:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0f0      	beq.n	8006510 <__gethex+0x320>
 800652e:	f04f 0c00 	mov.w	ip, #0
 8006532:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006536:	f104 0314 	add.w	r3, r4, #20
 800653a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800653e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006542:	4618      	mov	r0, r3
 8006544:	f853 2b04 	ldr.w	r2, [r3], #4
 8006548:	f1b2 3fff 	cmp.w	r2, #4294967295
 800654c:	d01b      	beq.n	8006586 <__gethex+0x396>
 800654e:	3201      	adds	r2, #1
 8006550:	6002      	str	r2, [r0, #0]
 8006552:	2d02      	cmp	r5, #2
 8006554:	f104 0314 	add.w	r3, r4, #20
 8006558:	d13c      	bne.n	80065d4 <__gethex+0x3e4>
 800655a:	f8d8 2000 	ldr.w	r2, [r8]
 800655e:	3a01      	subs	r2, #1
 8006560:	42b2      	cmp	r2, r6
 8006562:	d109      	bne.n	8006578 <__gethex+0x388>
 8006564:	2201      	movs	r2, #1
 8006566:	1171      	asrs	r1, r6, #5
 8006568:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800656c:	f006 061f 	and.w	r6, r6, #31
 8006570:	fa02 f606 	lsl.w	r6, r2, r6
 8006574:	421e      	tst	r6, r3
 8006576:	d13a      	bne.n	80065ee <__gethex+0x3fe>
 8006578:	f045 0520 	orr.w	r5, r5, #32
 800657c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800657e:	601c      	str	r4, [r3, #0]
 8006580:	9b02      	ldr	r3, [sp, #8]
 8006582:	601f      	str	r7, [r3, #0]
 8006584:	e6b0      	b.n	80062e8 <__gethex+0xf8>
 8006586:	4299      	cmp	r1, r3
 8006588:	f843 cc04 	str.w	ip, [r3, #-4]
 800658c:	d8d9      	bhi.n	8006542 <__gethex+0x352>
 800658e:	68a3      	ldr	r3, [r4, #8]
 8006590:	459b      	cmp	fp, r3
 8006592:	db17      	blt.n	80065c4 <__gethex+0x3d4>
 8006594:	6861      	ldr	r1, [r4, #4]
 8006596:	9801      	ldr	r0, [sp, #4]
 8006598:	3101      	adds	r1, #1
 800659a:	f7fe f81b 	bl	80045d4 <_Balloc>
 800659e:	4681      	mov	r9, r0
 80065a0:	b918      	cbnz	r0, 80065aa <__gethex+0x3ba>
 80065a2:	4602      	mov	r2, r0
 80065a4:	2184      	movs	r1, #132	@ 0x84
 80065a6:	4b19      	ldr	r3, [pc, #100]	@ (800660c <__gethex+0x41c>)
 80065a8:	e6c5      	b.n	8006336 <__gethex+0x146>
 80065aa:	6922      	ldr	r2, [r4, #16]
 80065ac:	f104 010c 	add.w	r1, r4, #12
 80065b0:	3202      	adds	r2, #2
 80065b2:	0092      	lsls	r2, r2, #2
 80065b4:	300c      	adds	r0, #12
 80065b6:	f7ff fd6d 	bl	8006094 <memcpy>
 80065ba:	4621      	mov	r1, r4
 80065bc:	9801      	ldr	r0, [sp, #4]
 80065be:	f7fe f849 	bl	8004654 <_Bfree>
 80065c2:	464c      	mov	r4, r9
 80065c4:	6923      	ldr	r3, [r4, #16]
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	6122      	str	r2, [r4, #16]
 80065ca:	2201      	movs	r2, #1
 80065cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80065d0:	615a      	str	r2, [r3, #20]
 80065d2:	e7be      	b.n	8006552 <__gethex+0x362>
 80065d4:	6922      	ldr	r2, [r4, #16]
 80065d6:	455a      	cmp	r2, fp
 80065d8:	dd0b      	ble.n	80065f2 <__gethex+0x402>
 80065da:	2101      	movs	r1, #1
 80065dc:	4620      	mov	r0, r4
 80065de:	f7ff fd9f 	bl	8006120 <rshift>
 80065e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065e6:	3701      	adds	r7, #1
 80065e8:	42bb      	cmp	r3, r7
 80065ea:	f6ff aee0 	blt.w	80063ae <__gethex+0x1be>
 80065ee:	2501      	movs	r5, #1
 80065f0:	e7c2      	b.n	8006578 <__gethex+0x388>
 80065f2:	f016 061f 	ands.w	r6, r6, #31
 80065f6:	d0fa      	beq.n	80065ee <__gethex+0x3fe>
 80065f8:	4453      	add	r3, sl
 80065fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80065fe:	f7fe f8db 	bl	80047b8 <__hi0bits>
 8006602:	f1c6 0620 	rsb	r6, r6, #32
 8006606:	42b0      	cmp	r0, r6
 8006608:	dbe7      	blt.n	80065da <__gethex+0x3ea>
 800660a:	e7f0      	b.n	80065ee <__gethex+0x3fe>
 800660c:	08006ec3 	.word	0x08006ec3

08006610 <L_shift>:
 8006610:	f1c2 0208 	rsb	r2, r2, #8
 8006614:	0092      	lsls	r2, r2, #2
 8006616:	b570      	push	{r4, r5, r6, lr}
 8006618:	f1c2 0620 	rsb	r6, r2, #32
 800661c:	6843      	ldr	r3, [r0, #4]
 800661e:	6804      	ldr	r4, [r0, #0]
 8006620:	fa03 f506 	lsl.w	r5, r3, r6
 8006624:	432c      	orrs	r4, r5
 8006626:	40d3      	lsrs	r3, r2
 8006628:	6004      	str	r4, [r0, #0]
 800662a:	f840 3f04 	str.w	r3, [r0, #4]!
 800662e:	4288      	cmp	r0, r1
 8006630:	d3f4      	bcc.n	800661c <L_shift+0xc>
 8006632:	bd70      	pop	{r4, r5, r6, pc}

08006634 <__match>:
 8006634:	b530      	push	{r4, r5, lr}
 8006636:	6803      	ldr	r3, [r0, #0]
 8006638:	3301      	adds	r3, #1
 800663a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800663e:	b914      	cbnz	r4, 8006646 <__match+0x12>
 8006640:	6003      	str	r3, [r0, #0]
 8006642:	2001      	movs	r0, #1
 8006644:	bd30      	pop	{r4, r5, pc}
 8006646:	f813 2b01 	ldrb.w	r2, [r3], #1
 800664a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800664e:	2d19      	cmp	r5, #25
 8006650:	bf98      	it	ls
 8006652:	3220      	addls	r2, #32
 8006654:	42a2      	cmp	r2, r4
 8006656:	d0f0      	beq.n	800663a <__match+0x6>
 8006658:	2000      	movs	r0, #0
 800665a:	e7f3      	b.n	8006644 <__match+0x10>

0800665c <__hexnan>:
 800665c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006660:	2500      	movs	r5, #0
 8006662:	680b      	ldr	r3, [r1, #0]
 8006664:	4682      	mov	sl, r0
 8006666:	115e      	asrs	r6, r3, #5
 8006668:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800666c:	f013 031f 	ands.w	r3, r3, #31
 8006670:	bf18      	it	ne
 8006672:	3604      	addne	r6, #4
 8006674:	1f37      	subs	r7, r6, #4
 8006676:	4690      	mov	r8, r2
 8006678:	46b9      	mov	r9, r7
 800667a:	463c      	mov	r4, r7
 800667c:	46ab      	mov	fp, r5
 800667e:	b087      	sub	sp, #28
 8006680:	6801      	ldr	r1, [r0, #0]
 8006682:	9301      	str	r3, [sp, #4]
 8006684:	f846 5c04 	str.w	r5, [r6, #-4]
 8006688:	9502      	str	r5, [sp, #8]
 800668a:	784a      	ldrb	r2, [r1, #1]
 800668c:	1c4b      	adds	r3, r1, #1
 800668e:	9303      	str	r3, [sp, #12]
 8006690:	b342      	cbz	r2, 80066e4 <__hexnan+0x88>
 8006692:	4610      	mov	r0, r2
 8006694:	9105      	str	r1, [sp, #20]
 8006696:	9204      	str	r2, [sp, #16]
 8006698:	f7ff fd95 	bl	80061c6 <__hexdig_fun>
 800669c:	2800      	cmp	r0, #0
 800669e:	d151      	bne.n	8006744 <__hexnan+0xe8>
 80066a0:	9a04      	ldr	r2, [sp, #16]
 80066a2:	9905      	ldr	r1, [sp, #20]
 80066a4:	2a20      	cmp	r2, #32
 80066a6:	d818      	bhi.n	80066da <__hexnan+0x7e>
 80066a8:	9b02      	ldr	r3, [sp, #8]
 80066aa:	459b      	cmp	fp, r3
 80066ac:	dd13      	ble.n	80066d6 <__hexnan+0x7a>
 80066ae:	454c      	cmp	r4, r9
 80066b0:	d206      	bcs.n	80066c0 <__hexnan+0x64>
 80066b2:	2d07      	cmp	r5, #7
 80066b4:	dc04      	bgt.n	80066c0 <__hexnan+0x64>
 80066b6:	462a      	mov	r2, r5
 80066b8:	4649      	mov	r1, r9
 80066ba:	4620      	mov	r0, r4
 80066bc:	f7ff ffa8 	bl	8006610 <L_shift>
 80066c0:	4544      	cmp	r4, r8
 80066c2:	d952      	bls.n	800676a <__hexnan+0x10e>
 80066c4:	2300      	movs	r3, #0
 80066c6:	f1a4 0904 	sub.w	r9, r4, #4
 80066ca:	f844 3c04 	str.w	r3, [r4, #-4]
 80066ce:	461d      	mov	r5, r3
 80066d0:	464c      	mov	r4, r9
 80066d2:	f8cd b008 	str.w	fp, [sp, #8]
 80066d6:	9903      	ldr	r1, [sp, #12]
 80066d8:	e7d7      	b.n	800668a <__hexnan+0x2e>
 80066da:	2a29      	cmp	r2, #41	@ 0x29
 80066dc:	d157      	bne.n	800678e <__hexnan+0x132>
 80066de:	3102      	adds	r1, #2
 80066e0:	f8ca 1000 	str.w	r1, [sl]
 80066e4:	f1bb 0f00 	cmp.w	fp, #0
 80066e8:	d051      	beq.n	800678e <__hexnan+0x132>
 80066ea:	454c      	cmp	r4, r9
 80066ec:	d206      	bcs.n	80066fc <__hexnan+0xa0>
 80066ee:	2d07      	cmp	r5, #7
 80066f0:	dc04      	bgt.n	80066fc <__hexnan+0xa0>
 80066f2:	462a      	mov	r2, r5
 80066f4:	4649      	mov	r1, r9
 80066f6:	4620      	mov	r0, r4
 80066f8:	f7ff ff8a 	bl	8006610 <L_shift>
 80066fc:	4544      	cmp	r4, r8
 80066fe:	d936      	bls.n	800676e <__hexnan+0x112>
 8006700:	4623      	mov	r3, r4
 8006702:	f1a8 0204 	sub.w	r2, r8, #4
 8006706:	f853 1b04 	ldr.w	r1, [r3], #4
 800670a:	429f      	cmp	r7, r3
 800670c:	f842 1f04 	str.w	r1, [r2, #4]!
 8006710:	d2f9      	bcs.n	8006706 <__hexnan+0xaa>
 8006712:	1b3b      	subs	r3, r7, r4
 8006714:	f023 0303 	bic.w	r3, r3, #3
 8006718:	3304      	adds	r3, #4
 800671a:	3401      	adds	r4, #1
 800671c:	3e03      	subs	r6, #3
 800671e:	42b4      	cmp	r4, r6
 8006720:	bf88      	it	hi
 8006722:	2304      	movhi	r3, #4
 8006724:	2200      	movs	r2, #0
 8006726:	4443      	add	r3, r8
 8006728:	f843 2b04 	str.w	r2, [r3], #4
 800672c:	429f      	cmp	r7, r3
 800672e:	d2fb      	bcs.n	8006728 <__hexnan+0xcc>
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	b91b      	cbnz	r3, 800673c <__hexnan+0xe0>
 8006734:	4547      	cmp	r7, r8
 8006736:	d128      	bne.n	800678a <__hexnan+0x12e>
 8006738:	2301      	movs	r3, #1
 800673a:	603b      	str	r3, [r7, #0]
 800673c:	2005      	movs	r0, #5
 800673e:	b007      	add	sp, #28
 8006740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006744:	3501      	adds	r5, #1
 8006746:	2d08      	cmp	r5, #8
 8006748:	f10b 0b01 	add.w	fp, fp, #1
 800674c:	dd06      	ble.n	800675c <__hexnan+0x100>
 800674e:	4544      	cmp	r4, r8
 8006750:	d9c1      	bls.n	80066d6 <__hexnan+0x7a>
 8006752:	2300      	movs	r3, #0
 8006754:	2501      	movs	r5, #1
 8006756:	f844 3c04 	str.w	r3, [r4, #-4]
 800675a:	3c04      	subs	r4, #4
 800675c:	6822      	ldr	r2, [r4, #0]
 800675e:	f000 000f 	and.w	r0, r0, #15
 8006762:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006766:	6020      	str	r0, [r4, #0]
 8006768:	e7b5      	b.n	80066d6 <__hexnan+0x7a>
 800676a:	2508      	movs	r5, #8
 800676c:	e7b3      	b.n	80066d6 <__hexnan+0x7a>
 800676e:	9b01      	ldr	r3, [sp, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d0dd      	beq.n	8006730 <__hexnan+0xd4>
 8006774:	f04f 32ff 	mov.w	r2, #4294967295
 8006778:	f1c3 0320 	rsb	r3, r3, #32
 800677c:	40da      	lsrs	r2, r3
 800677e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006782:	4013      	ands	r3, r2
 8006784:	f846 3c04 	str.w	r3, [r6, #-4]
 8006788:	e7d2      	b.n	8006730 <__hexnan+0xd4>
 800678a:	3f04      	subs	r7, #4
 800678c:	e7d0      	b.n	8006730 <__hexnan+0xd4>
 800678e:	2004      	movs	r0, #4
 8006790:	e7d5      	b.n	800673e <__hexnan+0xe2>

08006792 <__ascii_mbtowc>:
 8006792:	b082      	sub	sp, #8
 8006794:	b901      	cbnz	r1, 8006798 <__ascii_mbtowc+0x6>
 8006796:	a901      	add	r1, sp, #4
 8006798:	b142      	cbz	r2, 80067ac <__ascii_mbtowc+0x1a>
 800679a:	b14b      	cbz	r3, 80067b0 <__ascii_mbtowc+0x1e>
 800679c:	7813      	ldrb	r3, [r2, #0]
 800679e:	600b      	str	r3, [r1, #0]
 80067a0:	7812      	ldrb	r2, [r2, #0]
 80067a2:	1e10      	subs	r0, r2, #0
 80067a4:	bf18      	it	ne
 80067a6:	2001      	movne	r0, #1
 80067a8:	b002      	add	sp, #8
 80067aa:	4770      	bx	lr
 80067ac:	4610      	mov	r0, r2
 80067ae:	e7fb      	b.n	80067a8 <__ascii_mbtowc+0x16>
 80067b0:	f06f 0001 	mvn.w	r0, #1
 80067b4:	e7f8      	b.n	80067a8 <__ascii_mbtowc+0x16>

080067b6 <_realloc_r>:
 80067b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ba:	4680      	mov	r8, r0
 80067bc:	4615      	mov	r5, r2
 80067be:	460c      	mov	r4, r1
 80067c0:	b921      	cbnz	r1, 80067cc <_realloc_r+0x16>
 80067c2:	4611      	mov	r1, r2
 80067c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067c8:	f7fd be78 	b.w	80044bc <_malloc_r>
 80067cc:	b92a      	cbnz	r2, 80067da <_realloc_r+0x24>
 80067ce:	f7fd fe03 	bl	80043d8 <_free_r>
 80067d2:	2400      	movs	r4, #0
 80067d4:	4620      	mov	r0, r4
 80067d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067da:	f000 f840 	bl	800685e <_malloc_usable_size_r>
 80067de:	4285      	cmp	r5, r0
 80067e0:	4606      	mov	r6, r0
 80067e2:	d802      	bhi.n	80067ea <_realloc_r+0x34>
 80067e4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80067e8:	d8f4      	bhi.n	80067d4 <_realloc_r+0x1e>
 80067ea:	4629      	mov	r1, r5
 80067ec:	4640      	mov	r0, r8
 80067ee:	f7fd fe65 	bl	80044bc <_malloc_r>
 80067f2:	4607      	mov	r7, r0
 80067f4:	2800      	cmp	r0, #0
 80067f6:	d0ec      	beq.n	80067d2 <_realloc_r+0x1c>
 80067f8:	42b5      	cmp	r5, r6
 80067fa:	462a      	mov	r2, r5
 80067fc:	4621      	mov	r1, r4
 80067fe:	bf28      	it	cs
 8006800:	4632      	movcs	r2, r6
 8006802:	f7ff fc47 	bl	8006094 <memcpy>
 8006806:	4621      	mov	r1, r4
 8006808:	4640      	mov	r0, r8
 800680a:	f7fd fde5 	bl	80043d8 <_free_r>
 800680e:	463c      	mov	r4, r7
 8006810:	e7e0      	b.n	80067d4 <_realloc_r+0x1e>

08006812 <__ascii_wctomb>:
 8006812:	4603      	mov	r3, r0
 8006814:	4608      	mov	r0, r1
 8006816:	b141      	cbz	r1, 800682a <__ascii_wctomb+0x18>
 8006818:	2aff      	cmp	r2, #255	@ 0xff
 800681a:	d904      	bls.n	8006826 <__ascii_wctomb+0x14>
 800681c:	228a      	movs	r2, #138	@ 0x8a
 800681e:	f04f 30ff 	mov.w	r0, #4294967295
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	4770      	bx	lr
 8006826:	2001      	movs	r0, #1
 8006828:	700a      	strb	r2, [r1, #0]
 800682a:	4770      	bx	lr

0800682c <fiprintf>:
 800682c:	b40e      	push	{r1, r2, r3}
 800682e:	b503      	push	{r0, r1, lr}
 8006830:	4601      	mov	r1, r0
 8006832:	ab03      	add	r3, sp, #12
 8006834:	4805      	ldr	r0, [pc, #20]	@ (800684c <fiprintf+0x20>)
 8006836:	f853 2b04 	ldr.w	r2, [r3], #4
 800683a:	6800      	ldr	r0, [r0, #0]
 800683c:	9301      	str	r3, [sp, #4]
 800683e:	f000 f83d 	bl	80068bc <_vfiprintf_r>
 8006842:	b002      	add	sp, #8
 8006844:	f85d eb04 	ldr.w	lr, [sp], #4
 8006848:	b003      	add	sp, #12
 800684a:	4770      	bx	lr
 800684c:	20000018 	.word	0x20000018

08006850 <abort>:
 8006850:	2006      	movs	r0, #6
 8006852:	b508      	push	{r3, lr}
 8006854:	f000 fa06 	bl	8006c64 <raise>
 8006858:	2001      	movs	r0, #1
 800685a:	f7fa fd74 	bl	8001346 <_exit>

0800685e <_malloc_usable_size_r>:
 800685e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006862:	1f18      	subs	r0, r3, #4
 8006864:	2b00      	cmp	r3, #0
 8006866:	bfbc      	itt	lt
 8006868:	580b      	ldrlt	r3, [r1, r0]
 800686a:	18c0      	addlt	r0, r0, r3
 800686c:	4770      	bx	lr

0800686e <__sfputc_r>:
 800686e:	6893      	ldr	r3, [r2, #8]
 8006870:	b410      	push	{r4}
 8006872:	3b01      	subs	r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	6093      	str	r3, [r2, #8]
 8006878:	da07      	bge.n	800688a <__sfputc_r+0x1c>
 800687a:	6994      	ldr	r4, [r2, #24]
 800687c:	42a3      	cmp	r3, r4
 800687e:	db01      	blt.n	8006884 <__sfputc_r+0x16>
 8006880:	290a      	cmp	r1, #10
 8006882:	d102      	bne.n	800688a <__sfputc_r+0x1c>
 8006884:	bc10      	pop	{r4}
 8006886:	f000 b931 	b.w	8006aec <__swbuf_r>
 800688a:	6813      	ldr	r3, [r2, #0]
 800688c:	1c58      	adds	r0, r3, #1
 800688e:	6010      	str	r0, [r2, #0]
 8006890:	7019      	strb	r1, [r3, #0]
 8006892:	4608      	mov	r0, r1
 8006894:	bc10      	pop	{r4}
 8006896:	4770      	bx	lr

08006898 <__sfputs_r>:
 8006898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689a:	4606      	mov	r6, r0
 800689c:	460f      	mov	r7, r1
 800689e:	4614      	mov	r4, r2
 80068a0:	18d5      	adds	r5, r2, r3
 80068a2:	42ac      	cmp	r4, r5
 80068a4:	d101      	bne.n	80068aa <__sfputs_r+0x12>
 80068a6:	2000      	movs	r0, #0
 80068a8:	e007      	b.n	80068ba <__sfputs_r+0x22>
 80068aa:	463a      	mov	r2, r7
 80068ac:	4630      	mov	r0, r6
 80068ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068b2:	f7ff ffdc 	bl	800686e <__sfputc_r>
 80068b6:	1c43      	adds	r3, r0, #1
 80068b8:	d1f3      	bne.n	80068a2 <__sfputs_r+0xa>
 80068ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080068bc <_vfiprintf_r>:
 80068bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c0:	460d      	mov	r5, r1
 80068c2:	4614      	mov	r4, r2
 80068c4:	4698      	mov	r8, r3
 80068c6:	4606      	mov	r6, r0
 80068c8:	b09d      	sub	sp, #116	@ 0x74
 80068ca:	b118      	cbz	r0, 80068d4 <_vfiprintf_r+0x18>
 80068cc:	6a03      	ldr	r3, [r0, #32]
 80068ce:	b90b      	cbnz	r3, 80068d4 <_vfiprintf_r+0x18>
 80068d0:	f7fc fe06 	bl	80034e0 <__sinit>
 80068d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068d6:	07d9      	lsls	r1, r3, #31
 80068d8:	d405      	bmi.n	80068e6 <_vfiprintf_r+0x2a>
 80068da:	89ab      	ldrh	r3, [r5, #12]
 80068dc:	059a      	lsls	r2, r3, #22
 80068de:	d402      	bmi.n	80068e6 <_vfiprintf_r+0x2a>
 80068e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068e2:	f7fc ff14 	bl	800370e <__retarget_lock_acquire_recursive>
 80068e6:	89ab      	ldrh	r3, [r5, #12]
 80068e8:	071b      	lsls	r3, r3, #28
 80068ea:	d501      	bpl.n	80068f0 <_vfiprintf_r+0x34>
 80068ec:	692b      	ldr	r3, [r5, #16]
 80068ee:	b99b      	cbnz	r3, 8006918 <_vfiprintf_r+0x5c>
 80068f0:	4629      	mov	r1, r5
 80068f2:	4630      	mov	r0, r6
 80068f4:	f000 f938 	bl	8006b68 <__swsetup_r>
 80068f8:	b170      	cbz	r0, 8006918 <_vfiprintf_r+0x5c>
 80068fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068fc:	07dc      	lsls	r4, r3, #31
 80068fe:	d504      	bpl.n	800690a <_vfiprintf_r+0x4e>
 8006900:	f04f 30ff 	mov.w	r0, #4294967295
 8006904:	b01d      	add	sp, #116	@ 0x74
 8006906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800690a:	89ab      	ldrh	r3, [r5, #12]
 800690c:	0598      	lsls	r0, r3, #22
 800690e:	d4f7      	bmi.n	8006900 <_vfiprintf_r+0x44>
 8006910:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006912:	f7fc fefd 	bl	8003710 <__retarget_lock_release_recursive>
 8006916:	e7f3      	b.n	8006900 <_vfiprintf_r+0x44>
 8006918:	2300      	movs	r3, #0
 800691a:	9309      	str	r3, [sp, #36]	@ 0x24
 800691c:	2320      	movs	r3, #32
 800691e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006922:	2330      	movs	r3, #48	@ 0x30
 8006924:	f04f 0901 	mov.w	r9, #1
 8006928:	f8cd 800c 	str.w	r8, [sp, #12]
 800692c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006ad8 <_vfiprintf_r+0x21c>
 8006930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006934:	4623      	mov	r3, r4
 8006936:	469a      	mov	sl, r3
 8006938:	f813 2b01 	ldrb.w	r2, [r3], #1
 800693c:	b10a      	cbz	r2, 8006942 <_vfiprintf_r+0x86>
 800693e:	2a25      	cmp	r2, #37	@ 0x25
 8006940:	d1f9      	bne.n	8006936 <_vfiprintf_r+0x7a>
 8006942:	ebba 0b04 	subs.w	fp, sl, r4
 8006946:	d00b      	beq.n	8006960 <_vfiprintf_r+0xa4>
 8006948:	465b      	mov	r3, fp
 800694a:	4622      	mov	r2, r4
 800694c:	4629      	mov	r1, r5
 800694e:	4630      	mov	r0, r6
 8006950:	f7ff ffa2 	bl	8006898 <__sfputs_r>
 8006954:	3001      	adds	r0, #1
 8006956:	f000 80a7 	beq.w	8006aa8 <_vfiprintf_r+0x1ec>
 800695a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800695c:	445a      	add	r2, fp
 800695e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006960:	f89a 3000 	ldrb.w	r3, [sl]
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 809f 	beq.w	8006aa8 <_vfiprintf_r+0x1ec>
 800696a:	2300      	movs	r3, #0
 800696c:	f04f 32ff 	mov.w	r2, #4294967295
 8006970:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006974:	f10a 0a01 	add.w	sl, sl, #1
 8006978:	9304      	str	r3, [sp, #16]
 800697a:	9307      	str	r3, [sp, #28]
 800697c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006980:	931a      	str	r3, [sp, #104]	@ 0x68
 8006982:	4654      	mov	r4, sl
 8006984:	2205      	movs	r2, #5
 8006986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800698a:	4853      	ldr	r0, [pc, #332]	@ (8006ad8 <_vfiprintf_r+0x21c>)
 800698c:	f7fc fec1 	bl	8003712 <memchr>
 8006990:	9a04      	ldr	r2, [sp, #16]
 8006992:	b9d8      	cbnz	r0, 80069cc <_vfiprintf_r+0x110>
 8006994:	06d1      	lsls	r1, r2, #27
 8006996:	bf44      	itt	mi
 8006998:	2320      	movmi	r3, #32
 800699a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800699e:	0713      	lsls	r3, r2, #28
 80069a0:	bf44      	itt	mi
 80069a2:	232b      	movmi	r3, #43	@ 0x2b
 80069a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80069a8:	f89a 3000 	ldrb.w	r3, [sl]
 80069ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80069ae:	d015      	beq.n	80069dc <_vfiprintf_r+0x120>
 80069b0:	4654      	mov	r4, sl
 80069b2:	2000      	movs	r0, #0
 80069b4:	f04f 0c0a 	mov.w	ip, #10
 80069b8:	9a07      	ldr	r2, [sp, #28]
 80069ba:	4621      	mov	r1, r4
 80069bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069c0:	3b30      	subs	r3, #48	@ 0x30
 80069c2:	2b09      	cmp	r3, #9
 80069c4:	d94b      	bls.n	8006a5e <_vfiprintf_r+0x1a2>
 80069c6:	b1b0      	cbz	r0, 80069f6 <_vfiprintf_r+0x13a>
 80069c8:	9207      	str	r2, [sp, #28]
 80069ca:	e014      	b.n	80069f6 <_vfiprintf_r+0x13a>
 80069cc:	eba0 0308 	sub.w	r3, r0, r8
 80069d0:	fa09 f303 	lsl.w	r3, r9, r3
 80069d4:	4313      	orrs	r3, r2
 80069d6:	46a2      	mov	sl, r4
 80069d8:	9304      	str	r3, [sp, #16]
 80069da:	e7d2      	b.n	8006982 <_vfiprintf_r+0xc6>
 80069dc:	9b03      	ldr	r3, [sp, #12]
 80069de:	1d19      	adds	r1, r3, #4
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	9103      	str	r1, [sp, #12]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	bfbb      	ittet	lt
 80069e8:	425b      	neglt	r3, r3
 80069ea:	f042 0202 	orrlt.w	r2, r2, #2
 80069ee:	9307      	strge	r3, [sp, #28]
 80069f0:	9307      	strlt	r3, [sp, #28]
 80069f2:	bfb8      	it	lt
 80069f4:	9204      	strlt	r2, [sp, #16]
 80069f6:	7823      	ldrb	r3, [r4, #0]
 80069f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80069fa:	d10a      	bne.n	8006a12 <_vfiprintf_r+0x156>
 80069fc:	7863      	ldrb	r3, [r4, #1]
 80069fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a00:	d132      	bne.n	8006a68 <_vfiprintf_r+0x1ac>
 8006a02:	9b03      	ldr	r3, [sp, #12]
 8006a04:	3402      	adds	r4, #2
 8006a06:	1d1a      	adds	r2, r3, #4
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	9203      	str	r2, [sp, #12]
 8006a0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a10:	9305      	str	r3, [sp, #20]
 8006a12:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006adc <_vfiprintf_r+0x220>
 8006a16:	2203      	movs	r2, #3
 8006a18:	4650      	mov	r0, sl
 8006a1a:	7821      	ldrb	r1, [r4, #0]
 8006a1c:	f7fc fe79 	bl	8003712 <memchr>
 8006a20:	b138      	cbz	r0, 8006a32 <_vfiprintf_r+0x176>
 8006a22:	2240      	movs	r2, #64	@ 0x40
 8006a24:	9b04      	ldr	r3, [sp, #16]
 8006a26:	eba0 000a 	sub.w	r0, r0, sl
 8006a2a:	4082      	lsls	r2, r0
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	3401      	adds	r4, #1
 8006a30:	9304      	str	r3, [sp, #16]
 8006a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a36:	2206      	movs	r2, #6
 8006a38:	4829      	ldr	r0, [pc, #164]	@ (8006ae0 <_vfiprintf_r+0x224>)
 8006a3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a3e:	f7fc fe68 	bl	8003712 <memchr>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d03f      	beq.n	8006ac6 <_vfiprintf_r+0x20a>
 8006a46:	4b27      	ldr	r3, [pc, #156]	@ (8006ae4 <_vfiprintf_r+0x228>)
 8006a48:	bb1b      	cbnz	r3, 8006a92 <_vfiprintf_r+0x1d6>
 8006a4a:	9b03      	ldr	r3, [sp, #12]
 8006a4c:	3307      	adds	r3, #7
 8006a4e:	f023 0307 	bic.w	r3, r3, #7
 8006a52:	3308      	adds	r3, #8
 8006a54:	9303      	str	r3, [sp, #12]
 8006a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a58:	443b      	add	r3, r7
 8006a5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a5c:	e76a      	b.n	8006934 <_vfiprintf_r+0x78>
 8006a5e:	460c      	mov	r4, r1
 8006a60:	2001      	movs	r0, #1
 8006a62:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a66:	e7a8      	b.n	80069ba <_vfiprintf_r+0xfe>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	f04f 0c0a 	mov.w	ip, #10
 8006a6e:	4619      	mov	r1, r3
 8006a70:	3401      	adds	r4, #1
 8006a72:	9305      	str	r3, [sp, #20]
 8006a74:	4620      	mov	r0, r4
 8006a76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a7a:	3a30      	subs	r2, #48	@ 0x30
 8006a7c:	2a09      	cmp	r2, #9
 8006a7e:	d903      	bls.n	8006a88 <_vfiprintf_r+0x1cc>
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d0c6      	beq.n	8006a12 <_vfiprintf_r+0x156>
 8006a84:	9105      	str	r1, [sp, #20]
 8006a86:	e7c4      	b.n	8006a12 <_vfiprintf_r+0x156>
 8006a88:	4604      	mov	r4, r0
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a90:	e7f0      	b.n	8006a74 <_vfiprintf_r+0x1b8>
 8006a92:	ab03      	add	r3, sp, #12
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	462a      	mov	r2, r5
 8006a98:	4630      	mov	r0, r6
 8006a9a:	4b13      	ldr	r3, [pc, #76]	@ (8006ae8 <_vfiprintf_r+0x22c>)
 8006a9c:	a904      	add	r1, sp, #16
 8006a9e:	f7fb fec5 	bl	800282c <_printf_float>
 8006aa2:	4607      	mov	r7, r0
 8006aa4:	1c78      	adds	r0, r7, #1
 8006aa6:	d1d6      	bne.n	8006a56 <_vfiprintf_r+0x19a>
 8006aa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006aaa:	07d9      	lsls	r1, r3, #31
 8006aac:	d405      	bmi.n	8006aba <_vfiprintf_r+0x1fe>
 8006aae:	89ab      	ldrh	r3, [r5, #12]
 8006ab0:	059a      	lsls	r2, r3, #22
 8006ab2:	d402      	bmi.n	8006aba <_vfiprintf_r+0x1fe>
 8006ab4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ab6:	f7fc fe2b 	bl	8003710 <__retarget_lock_release_recursive>
 8006aba:	89ab      	ldrh	r3, [r5, #12]
 8006abc:	065b      	lsls	r3, r3, #25
 8006abe:	f53f af1f 	bmi.w	8006900 <_vfiprintf_r+0x44>
 8006ac2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ac4:	e71e      	b.n	8006904 <_vfiprintf_r+0x48>
 8006ac6:	ab03      	add	r3, sp, #12
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	462a      	mov	r2, r5
 8006acc:	4630      	mov	r0, r6
 8006ace:	4b06      	ldr	r3, [pc, #24]	@ (8006ae8 <_vfiprintf_r+0x22c>)
 8006ad0:	a904      	add	r1, sp, #16
 8006ad2:	f7fc f949 	bl	8002d68 <_printf_i>
 8006ad6:	e7e4      	b.n	8006aa2 <_vfiprintf_r+0x1e6>
 8006ad8:	08007189 	.word	0x08007189
 8006adc:	0800718f 	.word	0x0800718f
 8006ae0:	08007193 	.word	0x08007193
 8006ae4:	0800282d 	.word	0x0800282d
 8006ae8:	08006899 	.word	0x08006899

08006aec <__swbuf_r>:
 8006aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aee:	460e      	mov	r6, r1
 8006af0:	4614      	mov	r4, r2
 8006af2:	4605      	mov	r5, r0
 8006af4:	b118      	cbz	r0, 8006afe <__swbuf_r+0x12>
 8006af6:	6a03      	ldr	r3, [r0, #32]
 8006af8:	b90b      	cbnz	r3, 8006afe <__swbuf_r+0x12>
 8006afa:	f7fc fcf1 	bl	80034e0 <__sinit>
 8006afe:	69a3      	ldr	r3, [r4, #24]
 8006b00:	60a3      	str	r3, [r4, #8]
 8006b02:	89a3      	ldrh	r3, [r4, #12]
 8006b04:	071a      	lsls	r2, r3, #28
 8006b06:	d501      	bpl.n	8006b0c <__swbuf_r+0x20>
 8006b08:	6923      	ldr	r3, [r4, #16]
 8006b0a:	b943      	cbnz	r3, 8006b1e <__swbuf_r+0x32>
 8006b0c:	4621      	mov	r1, r4
 8006b0e:	4628      	mov	r0, r5
 8006b10:	f000 f82a 	bl	8006b68 <__swsetup_r>
 8006b14:	b118      	cbz	r0, 8006b1e <__swbuf_r+0x32>
 8006b16:	f04f 37ff 	mov.w	r7, #4294967295
 8006b1a:	4638      	mov	r0, r7
 8006b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	6922      	ldr	r2, [r4, #16]
 8006b22:	b2f6      	uxtb	r6, r6
 8006b24:	1a98      	subs	r0, r3, r2
 8006b26:	6963      	ldr	r3, [r4, #20]
 8006b28:	4637      	mov	r7, r6
 8006b2a:	4283      	cmp	r3, r0
 8006b2c:	dc05      	bgt.n	8006b3a <__swbuf_r+0x4e>
 8006b2e:	4621      	mov	r1, r4
 8006b30:	4628      	mov	r0, r5
 8006b32:	f7ff fa4b 	bl	8005fcc <_fflush_r>
 8006b36:	2800      	cmp	r0, #0
 8006b38:	d1ed      	bne.n	8006b16 <__swbuf_r+0x2a>
 8006b3a:	68a3      	ldr	r3, [r4, #8]
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	60a3      	str	r3, [r4, #8]
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	1c5a      	adds	r2, r3, #1
 8006b44:	6022      	str	r2, [r4, #0]
 8006b46:	701e      	strb	r6, [r3, #0]
 8006b48:	6962      	ldr	r2, [r4, #20]
 8006b4a:	1c43      	adds	r3, r0, #1
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d004      	beq.n	8006b5a <__swbuf_r+0x6e>
 8006b50:	89a3      	ldrh	r3, [r4, #12]
 8006b52:	07db      	lsls	r3, r3, #31
 8006b54:	d5e1      	bpl.n	8006b1a <__swbuf_r+0x2e>
 8006b56:	2e0a      	cmp	r6, #10
 8006b58:	d1df      	bne.n	8006b1a <__swbuf_r+0x2e>
 8006b5a:	4621      	mov	r1, r4
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	f7ff fa35 	bl	8005fcc <_fflush_r>
 8006b62:	2800      	cmp	r0, #0
 8006b64:	d0d9      	beq.n	8006b1a <__swbuf_r+0x2e>
 8006b66:	e7d6      	b.n	8006b16 <__swbuf_r+0x2a>

08006b68 <__swsetup_r>:
 8006b68:	b538      	push	{r3, r4, r5, lr}
 8006b6a:	4b29      	ldr	r3, [pc, #164]	@ (8006c10 <__swsetup_r+0xa8>)
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	6818      	ldr	r0, [r3, #0]
 8006b70:	460c      	mov	r4, r1
 8006b72:	b118      	cbz	r0, 8006b7c <__swsetup_r+0x14>
 8006b74:	6a03      	ldr	r3, [r0, #32]
 8006b76:	b90b      	cbnz	r3, 8006b7c <__swsetup_r+0x14>
 8006b78:	f7fc fcb2 	bl	80034e0 <__sinit>
 8006b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b80:	0719      	lsls	r1, r3, #28
 8006b82:	d422      	bmi.n	8006bca <__swsetup_r+0x62>
 8006b84:	06da      	lsls	r2, r3, #27
 8006b86:	d407      	bmi.n	8006b98 <__swsetup_r+0x30>
 8006b88:	2209      	movs	r2, #9
 8006b8a:	602a      	str	r2, [r5, #0]
 8006b8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b90:	f04f 30ff 	mov.w	r0, #4294967295
 8006b94:	81a3      	strh	r3, [r4, #12]
 8006b96:	e033      	b.n	8006c00 <__swsetup_r+0x98>
 8006b98:	0758      	lsls	r0, r3, #29
 8006b9a:	d512      	bpl.n	8006bc2 <__swsetup_r+0x5a>
 8006b9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b9e:	b141      	cbz	r1, 8006bb2 <__swsetup_r+0x4a>
 8006ba0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ba4:	4299      	cmp	r1, r3
 8006ba6:	d002      	beq.n	8006bae <__swsetup_r+0x46>
 8006ba8:	4628      	mov	r0, r5
 8006baa:	f7fd fc15 	bl	80043d8 <_free_r>
 8006bae:	2300      	movs	r3, #0
 8006bb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bb2:	89a3      	ldrh	r3, [r4, #12]
 8006bb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006bb8:	81a3      	strh	r3, [r4, #12]
 8006bba:	2300      	movs	r3, #0
 8006bbc:	6063      	str	r3, [r4, #4]
 8006bbe:	6923      	ldr	r3, [r4, #16]
 8006bc0:	6023      	str	r3, [r4, #0]
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	f043 0308 	orr.w	r3, r3, #8
 8006bc8:	81a3      	strh	r3, [r4, #12]
 8006bca:	6923      	ldr	r3, [r4, #16]
 8006bcc:	b94b      	cbnz	r3, 8006be2 <__swsetup_r+0x7a>
 8006bce:	89a3      	ldrh	r3, [r4, #12]
 8006bd0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006bd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bd8:	d003      	beq.n	8006be2 <__swsetup_r+0x7a>
 8006bda:	4621      	mov	r1, r4
 8006bdc:	4628      	mov	r0, r5
 8006bde:	f000 f882 	bl	8006ce6 <__smakebuf_r>
 8006be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006be6:	f013 0201 	ands.w	r2, r3, #1
 8006bea:	d00a      	beq.n	8006c02 <__swsetup_r+0x9a>
 8006bec:	2200      	movs	r2, #0
 8006bee:	60a2      	str	r2, [r4, #8]
 8006bf0:	6962      	ldr	r2, [r4, #20]
 8006bf2:	4252      	negs	r2, r2
 8006bf4:	61a2      	str	r2, [r4, #24]
 8006bf6:	6922      	ldr	r2, [r4, #16]
 8006bf8:	b942      	cbnz	r2, 8006c0c <__swsetup_r+0xa4>
 8006bfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006bfe:	d1c5      	bne.n	8006b8c <__swsetup_r+0x24>
 8006c00:	bd38      	pop	{r3, r4, r5, pc}
 8006c02:	0799      	lsls	r1, r3, #30
 8006c04:	bf58      	it	pl
 8006c06:	6962      	ldrpl	r2, [r4, #20]
 8006c08:	60a2      	str	r2, [r4, #8]
 8006c0a:	e7f4      	b.n	8006bf6 <__swsetup_r+0x8e>
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	e7f7      	b.n	8006c00 <__swsetup_r+0x98>
 8006c10:	20000018 	.word	0x20000018

08006c14 <_raise_r>:
 8006c14:	291f      	cmp	r1, #31
 8006c16:	b538      	push	{r3, r4, r5, lr}
 8006c18:	4605      	mov	r5, r0
 8006c1a:	460c      	mov	r4, r1
 8006c1c:	d904      	bls.n	8006c28 <_raise_r+0x14>
 8006c1e:	2316      	movs	r3, #22
 8006c20:	6003      	str	r3, [r0, #0]
 8006c22:	f04f 30ff 	mov.w	r0, #4294967295
 8006c26:	bd38      	pop	{r3, r4, r5, pc}
 8006c28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006c2a:	b112      	cbz	r2, 8006c32 <_raise_r+0x1e>
 8006c2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c30:	b94b      	cbnz	r3, 8006c46 <_raise_r+0x32>
 8006c32:	4628      	mov	r0, r5
 8006c34:	f000 f830 	bl	8006c98 <_getpid_r>
 8006c38:	4622      	mov	r2, r4
 8006c3a:	4601      	mov	r1, r0
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c42:	f000 b817 	b.w	8006c74 <_kill_r>
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d00a      	beq.n	8006c60 <_raise_r+0x4c>
 8006c4a:	1c59      	adds	r1, r3, #1
 8006c4c:	d103      	bne.n	8006c56 <_raise_r+0x42>
 8006c4e:	2316      	movs	r3, #22
 8006c50:	6003      	str	r3, [r0, #0]
 8006c52:	2001      	movs	r0, #1
 8006c54:	e7e7      	b.n	8006c26 <_raise_r+0x12>
 8006c56:	2100      	movs	r1, #0
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006c5e:	4798      	blx	r3
 8006c60:	2000      	movs	r0, #0
 8006c62:	e7e0      	b.n	8006c26 <_raise_r+0x12>

08006c64 <raise>:
 8006c64:	4b02      	ldr	r3, [pc, #8]	@ (8006c70 <raise+0xc>)
 8006c66:	4601      	mov	r1, r0
 8006c68:	6818      	ldr	r0, [r3, #0]
 8006c6a:	f7ff bfd3 	b.w	8006c14 <_raise_r>
 8006c6e:	bf00      	nop
 8006c70:	20000018 	.word	0x20000018

08006c74 <_kill_r>:
 8006c74:	b538      	push	{r3, r4, r5, lr}
 8006c76:	2300      	movs	r3, #0
 8006c78:	4d06      	ldr	r5, [pc, #24]	@ (8006c94 <_kill_r+0x20>)
 8006c7a:	4604      	mov	r4, r0
 8006c7c:	4608      	mov	r0, r1
 8006c7e:	4611      	mov	r1, r2
 8006c80:	602b      	str	r3, [r5, #0]
 8006c82:	f7fa fb50 	bl	8001326 <_kill>
 8006c86:	1c43      	adds	r3, r0, #1
 8006c88:	d102      	bne.n	8006c90 <_kill_r+0x1c>
 8006c8a:	682b      	ldr	r3, [r5, #0]
 8006c8c:	b103      	cbz	r3, 8006c90 <_kill_r+0x1c>
 8006c8e:	6023      	str	r3, [r4, #0]
 8006c90:	bd38      	pop	{r3, r4, r5, pc}
 8006c92:	bf00      	nop
 8006c94:	200003f0 	.word	0x200003f0

08006c98 <_getpid_r>:
 8006c98:	f7fa bb3e 	b.w	8001318 <_getpid>

08006c9c <__swhatbuf_r>:
 8006c9c:	b570      	push	{r4, r5, r6, lr}
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ca4:	4615      	mov	r5, r2
 8006ca6:	2900      	cmp	r1, #0
 8006ca8:	461e      	mov	r6, r3
 8006caa:	b096      	sub	sp, #88	@ 0x58
 8006cac:	da0c      	bge.n	8006cc8 <__swhatbuf_r+0x2c>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006cb6:	bf14      	ite	ne
 8006cb8:	2340      	movne	r3, #64	@ 0x40
 8006cba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006cbe:	2000      	movs	r0, #0
 8006cc0:	6031      	str	r1, [r6, #0]
 8006cc2:	602b      	str	r3, [r5, #0]
 8006cc4:	b016      	add	sp, #88	@ 0x58
 8006cc6:	bd70      	pop	{r4, r5, r6, pc}
 8006cc8:	466a      	mov	r2, sp
 8006cca:	f000 f849 	bl	8006d60 <_fstat_r>
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	dbed      	blt.n	8006cae <__swhatbuf_r+0x12>
 8006cd2:	9901      	ldr	r1, [sp, #4]
 8006cd4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006cd8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006cdc:	4259      	negs	r1, r3
 8006cde:	4159      	adcs	r1, r3
 8006ce0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ce4:	e7eb      	b.n	8006cbe <__swhatbuf_r+0x22>

08006ce6 <__smakebuf_r>:
 8006ce6:	898b      	ldrh	r3, [r1, #12]
 8006ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cea:	079d      	lsls	r5, r3, #30
 8006cec:	4606      	mov	r6, r0
 8006cee:	460c      	mov	r4, r1
 8006cf0:	d507      	bpl.n	8006d02 <__smakebuf_r+0x1c>
 8006cf2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006cf6:	6023      	str	r3, [r4, #0]
 8006cf8:	6123      	str	r3, [r4, #16]
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	6163      	str	r3, [r4, #20]
 8006cfe:	b003      	add	sp, #12
 8006d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d02:	466a      	mov	r2, sp
 8006d04:	ab01      	add	r3, sp, #4
 8006d06:	f7ff ffc9 	bl	8006c9c <__swhatbuf_r>
 8006d0a:	9f00      	ldr	r7, [sp, #0]
 8006d0c:	4605      	mov	r5, r0
 8006d0e:	4639      	mov	r1, r7
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7fd fbd3 	bl	80044bc <_malloc_r>
 8006d16:	b948      	cbnz	r0, 8006d2c <__smakebuf_r+0x46>
 8006d18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d1c:	059a      	lsls	r2, r3, #22
 8006d1e:	d4ee      	bmi.n	8006cfe <__smakebuf_r+0x18>
 8006d20:	f023 0303 	bic.w	r3, r3, #3
 8006d24:	f043 0302 	orr.w	r3, r3, #2
 8006d28:	81a3      	strh	r3, [r4, #12]
 8006d2a:	e7e2      	b.n	8006cf2 <__smakebuf_r+0xc>
 8006d2c:	89a3      	ldrh	r3, [r4, #12]
 8006d2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d36:	81a3      	strh	r3, [r4, #12]
 8006d38:	9b01      	ldr	r3, [sp, #4]
 8006d3a:	6020      	str	r0, [r4, #0]
 8006d3c:	b15b      	cbz	r3, 8006d56 <__smakebuf_r+0x70>
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d44:	f000 f81e 	bl	8006d84 <_isatty_r>
 8006d48:	b128      	cbz	r0, 8006d56 <__smakebuf_r+0x70>
 8006d4a:	89a3      	ldrh	r3, [r4, #12]
 8006d4c:	f023 0303 	bic.w	r3, r3, #3
 8006d50:	f043 0301 	orr.w	r3, r3, #1
 8006d54:	81a3      	strh	r3, [r4, #12]
 8006d56:	89a3      	ldrh	r3, [r4, #12]
 8006d58:	431d      	orrs	r5, r3
 8006d5a:	81a5      	strh	r5, [r4, #12]
 8006d5c:	e7cf      	b.n	8006cfe <__smakebuf_r+0x18>
	...

08006d60 <_fstat_r>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	2300      	movs	r3, #0
 8006d64:	4d06      	ldr	r5, [pc, #24]	@ (8006d80 <_fstat_r+0x20>)
 8006d66:	4604      	mov	r4, r0
 8006d68:	4608      	mov	r0, r1
 8006d6a:	4611      	mov	r1, r2
 8006d6c:	602b      	str	r3, [r5, #0]
 8006d6e:	f7fa fb39 	bl	80013e4 <_fstat>
 8006d72:	1c43      	adds	r3, r0, #1
 8006d74:	d102      	bne.n	8006d7c <_fstat_r+0x1c>
 8006d76:	682b      	ldr	r3, [r5, #0]
 8006d78:	b103      	cbz	r3, 8006d7c <_fstat_r+0x1c>
 8006d7a:	6023      	str	r3, [r4, #0]
 8006d7c:	bd38      	pop	{r3, r4, r5, pc}
 8006d7e:	bf00      	nop
 8006d80:	200003f0 	.word	0x200003f0

08006d84 <_isatty_r>:
 8006d84:	b538      	push	{r3, r4, r5, lr}
 8006d86:	2300      	movs	r3, #0
 8006d88:	4d05      	ldr	r5, [pc, #20]	@ (8006da0 <_isatty_r+0x1c>)
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	4608      	mov	r0, r1
 8006d8e:	602b      	str	r3, [r5, #0]
 8006d90:	f7fa fb37 	bl	8001402 <_isatty>
 8006d94:	1c43      	adds	r3, r0, #1
 8006d96:	d102      	bne.n	8006d9e <_isatty_r+0x1a>
 8006d98:	682b      	ldr	r3, [r5, #0]
 8006d9a:	b103      	cbz	r3, 8006d9e <_isatty_r+0x1a>
 8006d9c:	6023      	str	r3, [r4, #0]
 8006d9e:	bd38      	pop	{r3, r4, r5, pc}
 8006da0:	200003f0 	.word	0x200003f0

08006da4 <_init>:
 8006da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006da6:	bf00      	nop
 8006da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006daa:	bc08      	pop	{r3}
 8006dac:	469e      	mov	lr, r3
 8006dae:	4770      	bx	lr

08006db0 <_fini>:
 8006db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006db2:	bf00      	nop
 8006db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006db6:	bc08      	pop	{r3}
 8006db8:	469e      	mov	lr, r3
 8006dba:	4770      	bx	lr
