-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Tue Jul 16 12:29:23 2024
-- Host        : Thorntanker running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ zynq_bd_C2C2_PHY_0_sim_netlist.vhdl
-- Design      : zynq_bd_C2C2_PHY_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-fbvb900-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair127";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair128";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair129";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair130";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair131";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair131";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33 is
  port (
    drprst_in_sync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \timeout_cntr_reg[0]\ : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33 is
  signal \^drprst_in_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[2]_i_1\ : label is "soft_lutpair75";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_1\ : label is "soft_lutpair75";
begin
  drprst_in_sync <= \^drprst_in_sync\;
\addr_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => drpen_in(0),
      O => i_in_out_reg_0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^drprst_in_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \timeout_cntr_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 is
  port (
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00303232"
    )
        port map (
      I0 => Q(0),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(1),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[14]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gte4_drp_arb is
  port (
    \gen_gtwizard_gthe4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : out STD_LOGIC;
    \drp_state_reg[1]_0\ : out STD_LOGIC;
    \gt0_drpaddr[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    cal_on_tx_drpwe_out : in STD_LOGIC;
    cal_on_tx_drpen_out : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_i_reg[7]_0\ : in STD_LOGIC;
    \addr_i_reg[6]_0\ : in STD_LOGIC;
    \addr_i_reg[5]_0\ : in STD_LOGIC;
    \addr_i_reg[3]_0\ : in STD_LOGIC;
    \addr_i_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_i_reg[15]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gte4_drp_arb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[9]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DO_USR_O[15]_i_1_n_0\ : STD_LOGIC;
  signal \DO_USR_O[47]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal daddr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal di : STD_LOGIC;
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_reg_n_0_[9]\ : STD_LOGIC;
  signal do_r : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_i_4_n_0 : STD_LOGIC;
  signal done_i_5_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \en[0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]__0_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \we[0]_i_1_n_0\ : STD_LOGIC;
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[0]\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DEN_O_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair81";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \drp_state[6]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \en[0]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \idx[0]__0_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \idx[1]__0_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \timeout_cntr[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair86";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
  drprdy_out(0) <= \^drprdy_out\(0);
\DADDR_O[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[5]\,
      O => \DADDR_O[9]_i_1_n_0\
    );
\DADDR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(0),
      Q => \DADDR_O_reg[9]_0\(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(1),
      Q => \DADDR_O_reg[9]_0\(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(2),
      Q => \DADDR_O_reg[9]_0\(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(3),
      Q => \DADDR_O_reg[9]_0\(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(4),
      Q => \DADDR_O_reg[9]_0\(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(5),
      Q => \DADDR_O_reg[9]_0\(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(6),
      Q => \DADDR_O_reg[9]_0\(6),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(7),
      Q => \DADDR_O_reg[9]_0\(7),
      R => drprst_in_sync
    );
\DADDR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(8),
      Q => \DADDR_O_reg[9]_0\(8),
      R => drprst_in_sync
    );
\DADDR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(9),
      Q => \DADDR_O_reg[9]_0\(9),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => \gen_gtwizard_gthe4.drpen_ch_int\,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[0]\,
      Q => \DI_O_reg[15]_0\(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[10]\,
      Q => \DI_O_reg[15]_0\(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[11]\,
      Q => \DI_O_reg[15]_0\(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[12]\,
      Q => \DI_O_reg[15]_0\(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[13]\,
      Q => \DI_O_reg[15]_0\(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[14]\,
      Q => \DI_O_reg[15]_0\(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[15]\,
      Q => \DI_O_reg[15]_0\(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[1]\,
      Q => \DI_O_reg[15]_0\(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[2]\,
      Q => \DI_O_reg[15]_0\(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[3]\,
      Q => \DI_O_reg[15]_0\(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[4]\,
      Q => \DI_O_reg[15]_0\(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[5]\,
      Q => \DI_O_reg[15]_0\(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[6]\,
      Q => \DI_O_reg[15]_0\(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[7]\,
      Q => \DI_O_reg[15]_0\(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[8]\,
      Q => \DI_O_reg[15]_0\(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[9]\,
      Q => \DI_O_reg[15]_0\(9),
      R => drprst_in_sync
    );
\DO_USR_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => idx(0),
      I5 => idx(1),
      O => \DO_USR_O[15]_i_1_n_0\
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => idx(1),
      I5 => idx(0),
      O => \DO_USR_O[47]_i_1_n_0\
    );
\DO_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DO_USR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(16),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(17),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(18),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(19),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(20),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(21),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(22),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(23),
      R => drprst_in_sync
    );
\DO_USR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(24),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(25),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(26),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(27),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(28),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(29),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(30),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(31),
      R => drprst_in_sync
    );
\DO_USR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DRDY_USR_O[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000020"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => \idx[0]__0_i_2_n_0\,
      I3 => arb_state(1),
      I4 => arb_state(0),
      I5 => \^drprdy_out\(0),
      O => \DRDY_USR_O[0]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \DRDY_USR_O[2]_i_2_n_0\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[0]_i_1_n_0\,
      Q => \^drprdy_out\(0),
      R => drprst_in_sync
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => \gen_gtwizard_gthe4.drpwe_ch_int\,
      R => drprst_in_sync
    );
\addr_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => drpaddr_in(3),
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(4),
      I3 => drpaddr_in(0),
      I4 => drpaddr_in(6),
      I5 => drpaddr_in(5),
      O => \gt0_drpaddr[6]\
    );
\addr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[0]_0\,
      Q => addr_i(0),
      R => drprst_in_sync
    );
\addr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(0),
      Q => addr_i(1),
      R => '0'
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(1),
      Q => addr_i(2),
      R => '0'
    );
\addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[3]_0\,
      Q => addr_i(3),
      R => drprst_in_sync
    );
\addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(2),
      Q => addr_i(4),
      R => drprst_in_sync
    );
\addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[5]_0\,
      Q => addr_i(5),
      R => drprst_in_sync
    );
\addr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[6]_0\,
      Q => addr_i(6),
      R => drprst_in_sync
    );
\addr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[7]_0\,
      Q => addr_i(7),
      R => drprst_in_sync
    );
\addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(5),
      Q => addr_i(8),
      R => drprst_in_sync
    );
\addr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(6),
      Q => addr_i(9),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE9"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      O => p_0_in(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000038"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      I5 => done_reg_n_0,
      O => p_0_in(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => done_reg_n_0,
      I3 => arb_state(0),
      I4 => arb_state(1),
      O => p_0_in(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020102"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \arb_state[3]_i_2_n_0\,
      O => p_0_in(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => en(0),
      I3 => idx(0),
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => arb_state(0),
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => arb_state(1),
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => arb_state(2),
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => arb_state(3),
      R => drprst_in_sync
    );
\daddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(0),
      O => daddr0(0)
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(1),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(0),
      I1 => addr_i(2),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(22),
      O => daddr0(2)
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(1),
      I1 => addr_i(3),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(23),
      O => daddr0(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(2),
      I1 => addr_i(4),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(24),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => addr_i(5),
      I1 => addr_i(3),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(25),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(4),
      I1 => addr_i(6),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(26),
      O => daddr0(6)
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(5),
      I1 => addr_i(7),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(27),
      O => daddr0(7)
    );
\daddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(6),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(8),
      O => daddr0(8)
    );
\daddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      O => di
    );
\daddr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(7),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(9),
      O => daddr0(9)
    );
\daddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(0),
      Q => daddr(0),
      R => drprst_in_sync
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(1),
      Q => daddr(1),
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(2),
      Q => daddr(2),
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(3),
      Q => daddr(3),
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(4),
      Q => daddr(4),
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(5),
      Q => daddr(5),
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(6),
      Q => daddr(6),
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(7),
      Q => daddr(7),
      R => drprst_in_sync
    );
\daddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(8),
      Q => daddr(8),
      R => drprst_in_sync
    );
\daddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(9),
      Q => daddr(9),
      R => drprst_in_sync
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(0),
      Q => data_i(0),
      R => drprst_in_sync
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(10),
      Q => data_i(10),
      R => drprst_in_sync
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(11),
      Q => data_i(11),
      R => drprst_in_sync
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(12),
      Q => data_i(12),
      R => drprst_in_sync
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(13),
      Q => data_i(13),
      R => drprst_in_sync
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(14),
      Q => data_i(14),
      R => drprst_in_sync
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \data_i_reg[15]_0\,
      Q => data_i(15),
      R => drprst_in_sync
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(1),
      Q => data_i(1),
      R => drprst_in_sync
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(2),
      Q => data_i(2),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(3),
      Q => data_i(3),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(4),
      Q => data_i(4),
      R => drprst_in_sync
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(5),
      Q => data_i(5),
      R => drprst_in_sync
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(6),
      Q => data_i(6),
      R => drprst_in_sync
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(7),
      Q => data_i(7),
      R => drprst_in_sync
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(8),
      Q => data_i(8),
      R => drprst_in_sync
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(9),
      Q => data_i(9),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      I2 => idx(1),
      I3 => data_i(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(10),
      I1 => data_i(42),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(11),
      I1 => data_i(43),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(12),
      I1 => data_i(44),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(13),
      I1 => data_i(45),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(14),
      I1 => data_i(46),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => data_i(0),
      I1 => data_i(15),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(47),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(1),
      I1 => data_i(33),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(2),
      I1 => data_i(34),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(3),
      I1 => data_i(35),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(4),
      I1 => data_i(36),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(5),
      I1 => data_i(37),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(6),
      I1 => data_i(38),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(7),
      I1 => data_i(39),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(8),
      I1 => data_i(40),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(9),
      I1 => data_i(41),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[0]_i_1_n_0\,
      Q => \di_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[10]_i_1_n_0\,
      Q => \di_reg_n_0_[10]\,
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[11]_i_1_n_0\,
      Q => \di_reg_n_0_[11]\,
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[12]_i_1_n_0\,
      Q => \di_reg_n_0_[12]\,
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[13]_i_1_n_0\,
      Q => \di_reg_n_0_[13]\,
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[14]_i_1_n_0\,
      Q => \di_reg_n_0_[14]\,
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[15]_i_1_n_0\,
      Q => \di_reg_n_0_[15]\,
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[1]_i_1_n_0\,
      Q => \di_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[2]_i_1_n_0\,
      Q => \di_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[3]_i_1_n_0\,
      Q => \di_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[4]_i_1_n_0\,
      Q => \di_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[5]_i_1_n_0\,
      Q => \di_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[6]_i_1_n_0\,
      Q => \di_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[7]_i_1_n_0\,
      Q => \di_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[8]_i_1_n_0\,
      Q => \di_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[9]_i_1_n_0\,
      Q => \di_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => done_i_2_n_0,
      I3 => done_i_3_n_0,
      I4 => done_i_4_n_0,
      I5 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \timeout_cntr[7]_i_4_n_0\,
      I4 => \gen_gtwizard_gthe4.drprdy_int\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000338"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => done_i_3_n_0
    );
done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => done_i_5_n_0,
      I1 => \drp_state[4]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state[6]_i_2_n_0\,
      O => done_i_4_n_0
    );
done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => done_i_5_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEA"
    )
        port map (
      I0 => \drp_state[0]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[6]\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCDFFFFCC33CCCC"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => wr_reg_n_0,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => DEN_O_i_2_n_0,
      I5 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000130"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => rd_reg_n_0,
      I4 => wr_reg_n_0,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300010000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state[5]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[6]_i_3_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => do_r
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.drprdy_int\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[1]\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => do_r,
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(0)
    );
\en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => \en[0]_i_2_n_0\
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => \en[2]_i_2_n_0\
    );
\en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \en[0]_i_2_n_0\,
      Q => en(0),
      R => drprst_in_sync
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => CEB2
    );
\idx[0]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]__0_i_2_n_0\
    );
\idx[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => B(1)
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]__0_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(1),
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFB0000"
    )
        port map (
      I0 => idx(0),
      I1 => \we_reg_n_0_[0]\,
      I2 => idx(1),
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[5]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78787800"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => DEN_O_i_2_n_0,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr[5]_i_2_n_0\,
      I3 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6C6C6C00"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr[7]_i_4_n_0\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => \drp_state_reg[1]_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[5]\,
      I1 => \timeout_cntr_reg_n_0_[4]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => \we[0]_i_1_n_0\
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpwe_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => \we[2]_i_1_n_0\
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \we[0]_i_1_n_0\,
      Q => \we_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => rd
    );
wr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => idx(0),
      I1 => \we_reg_n_0_[0]\,
      I2 => idx(1),
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => wr
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => wr,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_6 <= \xlnx_opt__2\;
  lopt_7 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => \^lopt_2\,
      CESYNC => \xlnx_opt__2\,
      CLK => \^rxoutclk_out\(0),
      CLR => \^lopt_3\,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0269",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"1001",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"1010",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0323",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15 downto 0) => dmonitorout_out(15 downto 0),
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => \gen_gtwizard_gthe4.drpen_ch_int\,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => \gen_gtwizard_gthe4.drpwe_ch_int\,
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\,
      RXCLKCORCNT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\,
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL0(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301\,
      RXCTRL1(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302\,
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL2(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354\,
      RXCTRL3(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355\,
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => rxdatavalid_out(0),
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1 downto 0) => rxheader_out(1 downto 0),
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => rxheadervalid_out(0),
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1) => RXRATE(0),
      RXPD(0) => RXRATE(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(4 downto 0),
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 2) => B"0000",
      TXHEADER(1 downto 0) => txheader_in(1 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : out STD_LOGIC;
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxpmareset_in(0),
      O => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 is
  signal rst_in0_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 is
  signal p_0_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 is
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => rst_in_meta,
      R => '0'
    );
rst_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      Q => in0,
      R => '0'
    );
rst_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      Q => rst_in_sync1,
      R => '0'
    );
rst_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      Q => rst_in_sync2,
      R => '0'
    );
rst_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      Q => rst_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_BLOCK_SYNC_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_4_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_5_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_6_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal sh_valid_r_i_2_n_0 : STD_LOGIC;
  signal \slip_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[9]\ : STD_LOGIC;
  signal slip_done_i : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal slip_r_i_2_n_0 : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_5_n_0 : STD_LOGIC;
  signal sync_done_r_i_6_n_0 : STD_LOGIC;
  signal sync_done_r_i_7_n_0 : STD_LOGIC;
  signal sync_done_r_i_8_n_0 : STD_LOGIC;
  signal sync_done_r_i_9_n_0 : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_7\ : STD_LOGIC;
  signal sync_header_count_i0_carry_n_0 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_1 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_2 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_3 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_4 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_5 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_6 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_7 : STD_LOGIC;
  signal \sync_header_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_5 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_6 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \begin_r_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of sync_done_r_i_6 : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sync_header_count_i0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sync_header_count_i0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \sync_header_count_i[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair18";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => p_1_in(1),
      I1 => system_reset_r2,
      I2 => \^blocksync_out_i\,
      I3 => sync_done_r,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \sh_count_equals_max_i__14\,
      I3 => p_1_in(3),
      I4 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I5 => RXGEARBOXSLIP_OUT_i_4_n_0,
      O => slip_pulse_i
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => p_1_in(1),
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => sync_done_r_i_9_n_0,
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(4),
      I3 => RXGEARBOXSLIP_OUT_i_5_n_0,
      I4 => \^blocksync_out_i\,
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4F4F4F4"
    )
        port map (
      I0 => slip_done_i,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => sync_done_r_i_9_n_0,
      I4 => RXGEARBOXSLIP_OUT_i_6_n_0,
      I5 => \^blocksync_out_i\,
      O => RXGEARBOXSLIP_OUT_i_4_n_0
    );
RXGEARBOXSLIP_OUT_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      O => RXGEARBOXSLIP_OUT_i_5_n_0
    );
RXGEARBOXSLIP_OUT_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(4),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(1),
      I4 => sync_header_invalid_count_i_reg(2),
      O => RXGEARBOXSLIP_OUT_i_6_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__0_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => RXGEARBOXSLIP_OUT_i_3_n_0,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => sync_done_r,
      I2 => slip_done_i,
      I3 => p_1_in(1),
      O => \begin_r_i_2__0_n_0\
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
sh_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sync_done_r,
      I1 => rxheadervalid_i,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      O => sh_valid_r_i_2_n_0
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^d\(0),
      Q => \slip_count_i_reg_n_0_[0]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[9]\,
      Q => \slip_count_i_reg_n_0_[10]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[10]\,
      Q => \slip_count_i_reg_n_0_[11]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[11]\,
      Q => \slip_count_i_reg_n_0_[12]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[12]\,
      Q => \slip_count_i_reg_n_0_[13]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[13]\,
      Q => \slip_count_i_reg_n_0_[14]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[14]\,
      Q => slip_done_i,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[0]\,
      Q => \slip_count_i_reg_n_0_[1]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[1]\,
      Q => \slip_count_i_reg_n_0_[2]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[2]\,
      Q => \slip_count_i_reg_n_0_[3]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[3]\,
      Q => \slip_count_i_reg_n_0_[4]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[4]\,
      Q => \slip_count_i_reg_n_0_[5]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[5]\,
      Q => \slip_count_i_reg_n_0_[6]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[6]\,
      Q => \slip_count_i_reg_n_0_[7]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[7]\,
      Q => \slip_count_i_reg_n_0_[8]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[8]\,
      Q => \slip_count_i_reg_n_0_[9]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
slip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \sh_count_equals_max_i__14\,
      I3 => p_1_in(3),
      I4 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I5 => RXGEARBOXSLIP_OUT_i_4_n_0,
      O => next_slip_c
    );
slip_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => slip_r_i_2_n_0
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
sync_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_count_equals_max_i__14\,
      I1 => sync_done_r_i_3_n_0,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync_done_r_i_5_n_0,
      I1 => sync_done_r_i_6_n_0,
      I2 => sync_done_r_i_7_n_0,
      I3 => sync_done_r_i_8_n_0,
      O => \sh_count_equals_max_i__14\
    );
sync_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_done_r_i_9_n_0,
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
sync_done_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => sync_done_r_i_5_n_0
    );
sync_done_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sync_header_count_i_reg(1),
      I1 => sync_header_count_i_reg(0),
      I2 => sync_header_count_i_reg(3),
      I3 => sync_header_count_i_reg(2),
      O => sync_done_r_i_6_n_0
    );
sync_done_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => sync_done_r_i_7_n_0
    );
sync_done_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sync_header_count_i_reg(15),
      I1 => sync_header_count_i_reg(14),
      I2 => sync_header_count_i_reg(12),
      I3 => sync_header_count_i_reg(13),
      O => sync_done_r_i_8_n_0
    );
sync_done_r_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(9),
      I4 => sync_header_invalid_count_i_reg(8),
      O => sync_done_r_i_9_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
sync_header_count_i0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i_reg(0),
      CI_TOP => '0',
      CO(7) => sync_header_count_i0_carry_n_0,
      CO(6) => sync_header_count_i0_carry_n_1,
      CO(5) => sync_header_count_i0_carry_n_2,
      CO(4) => sync_header_count_i0_carry_n_3,
      CO(3) => sync_header_count_i0_carry_n_4,
      CO(2) => sync_header_count_i0_carry_n_5,
      CO(1) => sync_header_count_i0_carry_n_6,
      CO(0) => sync_header_count_i0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__6\(8 downto 1),
      S(7 downto 0) => sync_header_count_i_reg(8 downto 1)
    );
\sync_header_count_i0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \sync_header_count_i0_carry__0_n_2\,
      CO(4) => \sync_header_count_i0_carry__0_n_3\,
      CO(3) => \sync_header_count_i0_carry__0_n_4\,
      CO(2) => \sync_header_count_i0_carry__0_n_5\,
      CO(1) => \sync_header_count_i0_carry__0_n_6\,
      CO(0) => \sync_header_count_i0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__6\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => sync_header_count_i_reg(15 downto 9)
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \p_0_in__6\(0)
    );
\sync_header_count_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => \sync_header_count_i[15]_i_1_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(0),
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(10),
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(11),
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(12),
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(13),
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(14),
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(15),
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(1),
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(2),
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(3),
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(4),
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(5),
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(6),
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(7),
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(8),
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(9),
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__7\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__7\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__7\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(2),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__7\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__7\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__7\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__7\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__7\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__7\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__7\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(2),
      I5 => sync_header_invalid_count_i_reg(4),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2222AAAA0020"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => \sh_count_equals_max_i__14\,
      I2 => p_1_in(2),
      I3 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I4 => test_sh_r_i_2_n_0,
      I5 => p_1_in(3),
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rxheadervalid_i,
      I1 => test_sh_r,
      I2 => begin_r,
      O => test_sh_r_i_2_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_BOND_GEN is
  port (
    gen_ch_bond_i : out STD_LOGIC;
    CLK : in STD_LOGIC;
    TXDATAVALID_IN : in STD_LOGIC;
    \free_count_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ch_bond_int_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_BOND_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_BOND_GEN is
  signal data_v_r : STD_LOGIC;
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal gen_ch_bond_int_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair14";
begin
data_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => TXDATAVALID_IN,
      Q => data_v_r,
      R => '0'
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => data_v_r,
      I1 => free_count_r_reg(0),
      I2 => \free_count_r[0]_i_3_n_0\,
      I3 => \free_count_r_reg[4]_0\(0),
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(2),
      I4 => free_count_r_reg(0),
      O => \p_0_in__3\(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      I3 => free_count_r_reg(1),
      O => \free_count_r[0]_i_3_n_0\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(3),
      I3 => free_count_r_reg(1),
      O => \p_0_in__3\(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      O => \p_0_in__3\(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      O => \p_0_in__3\(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => \p_0_in__3\(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(4),
      Q => free_count_r_reg(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(3),
      Q => free_count_r_reg(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(2),
      Q => free_count_r_reg(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(1),
      Q => free_count_r_reg(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(0),
      Q => free_count_r_reg(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(2),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(3),
      I4 => gen_ch_bond_int_reg_0,
      I5 => free_count_r_reg(0),
      O => gen_ch_bond_int_i_1_n_0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gen_ch_bond_int_i_1_n_0,
      Q => gen_ch_bond_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_ERR_DETECT is
  port (
    hard_err : out STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_ERR_DETECT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_ERR_DETECT is
begin
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => hard_err_i,
      Q => hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_INIT_SM is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wait_for_lane_up_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_1 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_2 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    CLK : in STD_LOGIC;
    wait_for_lane_up_r_reg_1 : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ch_bond_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_pe_data_v_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_INIT_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_INIT_SM is
  signal \^channel_up_rx_if_reg_0\ : STD_LOGIC;
  signal \^channel_up_tx_if_reg_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TX_DATA[55]_i_3_n_0\ : STD_LOGIC;
  signal any_idles_r : STD_LOGIC;
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal channel_up_c : STD_LOGIC;
  signal idle_xmit_cntr : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_wait_for_remote_c : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_2_n_0 : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal \^wait_for_lane_up_r_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wait_for_remote_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_D[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of RX_SRC_RDY_N_inv_i_1 : label is "soft_lutpair15";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_lanes_flop_0_i : label is "VCC:CE GND:R";
begin
  CHANNEL_UP_RX_IF_reg_0 <= \^channel_up_rx_if_reg_0\;
  CHANNEL_UP_TX_IF_reg_0 <= \^channel_up_tx_if_reg_0\;
  SR(0) <= \^sr\(0);
  wait_for_lane_up_r_reg_0(0) <= \^wait_for_lane_up_r_reg_0\(0);
CHANNEL_UP_RX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => remote_ready_r,
      Q => \^channel_up_rx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_3(0)
    );
CHANNEL_UP_TX_IF_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\(0),
      I1 => remote_ready_r,
      I2 => ready_r,
      I3 => wait_for_remote_r,
      I4 => \idle_xmit_cntr[0]_i_3_n_0\,
      O => channel_up_c
    );
CHANNEL_UP_TX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => channel_up_c,
      Q => \^channel_up_tx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_3(0)
    );
DO_CC_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      O => CHANNEL_UP_RX_IF_reg_1
    );
\RX_D[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => rx_pe_data_v_i,
      O => E(0)
    );
RX_SRC_RDY_N_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => rx_pe_data_v_i,
      I2 => \^sr\(0),
      O => CHANNEL_UP_RX_IF_reg_2
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000E000A"
    )
        port map (
      I0 => gen_ch_bond_i,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => gen_cc_i,
      I4 => Q(0),
      I5 => \TX_DATA[55]_i_3_n_0\,
      O => gen_cc_flop_0_i(0)
    );
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0E0A0A"
    )
        port map (
      I0 => gen_cc_i,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => gen_ch_bond_i,
      I4 => Q(1),
      I5 => \TX_DATA[55]_i_3_n_0\,
      O => gen_cc_flop_0_i(1)
    );
\TX_DATA[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\(0),
      I1 => tx_pe_data_v_i,
      O => \TX_DATA[55]_i_3_n_0\
    );
any_idles_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => RX_IDLE,
      Q => any_idles_r,
      R => '0'
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      O => R0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\idle_xmit_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8FF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => wait_for_remote_r,
      I2 => any_idles_r,
      I3 => \idle_xmit_cntr[0]_i_3_n_0\,
      I4 => \idle_xmit_cntr[0]_i_4_n_0\,
      O => idle_xmit_cntr
    );
\idle_xmit_cntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[0]_i_2_n_0\
    );
\idle_xmit_cntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[0]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[5]\,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_3_n_0\
    );
\idle_xmit_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[4]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => wait_for_remote_r,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_4_n_0\
    );
\idle_xmit_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[3]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[2]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[1]_i_1_n_0\
    );
\idle_xmit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[2]\,
      I1 => \idle_xmit_cntr_reg_n_0_[4]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[2]_i_1_n_0\
    );
\idle_xmit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA6A6A6A6A6A6A6A"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[0]\,
      I5 => \idle_xmit_cntr_reg_n_0_[1]\,
      O => \idle_xmit_cntr[3]_i_1_n_0\
    );
\idle_xmit_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555AAAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[3]\,
      I5 => \idle_xmit_cntr_reg_n_0_[4]\,
      O => \idle_xmit_cntr[4]_i_1_n_0\
    );
\idle_xmit_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[4]\,
      I5 => \idle_xmit_cntr_reg_n_0_[5]\,
      O => \idle_xmit_cntr[5]_i_1_n_0\
    );
\idle_xmit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[0]_i_2_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[0]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[1]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[1]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[2]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[2]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[3]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[3]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[4]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[4]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[5]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[5]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA0000AAAA0000"
    )
        port map (
      I0 => ready_r,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[1]\,
      I3 => ready_r_i_2_n_0,
      I4 => remote_ready_r,
      I5 => wait_for_remote_r,
      O => next_ready_c
    );
ready_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      O => ready_r_i_2_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r_reg_1
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => remote_ready_i,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_lanes_c,
      Q => \^sr\(0),
      R => '0'
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => wait_for_lane_up_r_reg_1,
      Q => \^wait_for_lane_up_r_reg_0\(0),
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF544"
    )
        port map (
      I0 => remote_ready_r,
      I1 => ready_r,
      I2 => \idle_xmit_cntr[0]_i_3_n_0\,
      I3 => wait_for_remote_r,
      I4 => \^wait_for_lane_up_r_reg_0\(0),
      O => next_wait_for_remote_c
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_wait_for_remote_c,
      Q => wait_for_remote_r,
      R => wait_for_lane_up_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_DESCRAMBLER_64B66B is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    valid_btf_detect_c : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CB_detect0 : out STD_LOGIC;
    \descrambler_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    CB_detect_dlyd0p5_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \unscrambled_data_i_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_DESCRAMBLER_64B66B;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_DESCRAMBLER_64B66B is
  signal CC_detect_dlyd1_i_2_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_3_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_4_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_5_n_0 : STD_LOGIC;
  signal CC_detect_pulse_r_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \^descrambler_reg[39]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  signal \wdth_conv_1stage[38]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \wdth_conv_1stage[38]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wdth_conv_1stage[38]_i_2\ : label is "soft_lutpair40";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \descrambler_reg[39]_0\(1 downto 0) <= \^descrambler_reg[39]_0\(1 downto 0);
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_4_n_0,
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => rxdatavalid_to_fifo_i,
      I5 => CC_detect_dlyd1_i_3_n_0,
      O => CB_detect0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_3_n_0,
      I2 => rxdatavalid_to_fifo_i,
      I3 => \^q\(22),
      I4 => \^q\(23),
      I5 => CC_detect_dlyd1_i_4_n_0,
      O => valid_btf_detect_c
    );
CC_detect_dlyd1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(26),
      I2 => \^q\(16),
      I3 => \^q\(20),
      I4 => CC_detect_dlyd1_i_5_n_0,
      O => CC_detect_dlyd1_i_2_n_0
    );
CC_detect_dlyd1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^q\(28),
      I1 => CB_detect_dlyd0p5_reg(1),
      I2 => \^q\(29),
      I3 => CB_detect_dlyd0p5_reg(0),
      O => CC_detect_dlyd1_i_3_n_0
    );
CC_detect_dlyd1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(30),
      I2 => \^q\(19),
      I3 => \^q\(21),
      O => CC_detect_dlyd1_i_4_n_0
    );
CC_detect_dlyd1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(25),
      I2 => \^q\(31),
      I3 => \^q\(17),
      O => CC_detect_dlyd1_i_5_n_0
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CC_detect_pulse_r_i_2_n_0,
      I1 => CC_detect_dlyd1_i_2_n_0,
      I2 => CC_detect_dlyd1,
      O => D(1)
    );
CC_detect_pulse_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => CC_detect_dlyd1_i_4_n_0,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => rxdatavalid_to_fifo_i,
      I4 => CC_detect_dlyd1_i_3_n_0,
      O => CC_detect_pulse_r_i_2_n_0
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler_reg[39]_0\(0),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler_reg[39]_0\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \^descrambler_reg[39]_0\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData(17)
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData(16)
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData(15)
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData(14)
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData(13)
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData(12)
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData(11)
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData(10)
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData(9)
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData(8)
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData(7)
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData(6)
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData(5)
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData(4)
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData(3)
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData(2)
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData(1)
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData(0)
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^q\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^q\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^q\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^q\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[13]_0\(0),
      Q => \^q\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(17),
      Q => \^q\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(16),
      Q => \^q\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(15),
      Q => \^q\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(14),
      Q => \^q\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(13),
      Q => \^q\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(12),
      Q => \^q\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^q\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(11),
      Q => \^q\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(10),
      Q => \^q\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(9),
      Q => \^q\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(8),
      Q => \^q\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(7),
      Q => \^q\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(6),
      Q => \^q\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(5),
      Q => \^q\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(4),
      Q => \^q\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(3),
      Q => \^q\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(2),
      Q => \^q\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^q\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(1),
      Q => \^q\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(0),
      Q => \^q\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^q\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^q\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^q\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^q\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^q\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^q\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^q\(9),
      R => \descrambler[57]_i_1_n_0\
    );
\wdth_conv_1stage[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => CB_detect_dlyd0p5,
      I1 => \wdth_conv_1stage[38]_i_2_n_0\,
      I2 => CC_detect_dlyd1_i_2_n_0,
      O => D(0)
    );
\wdth_conv_1stage[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => CC_detect_dlyd1_i_3_n_0,
      I1 => rxdatavalid_to_fifo_i,
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => CC_detect_dlyd1_i_4_n_0,
      O => \wdth_conv_1stage[38]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ERR_DETECT is
  port (
    hard_err_i : out STD_LOGIC;
    SOFT_ERR_reg_0 : out STD_LOGIC;
    SOFT_ERR_reg_1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ERR_DETECT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ERR_DETECT is
  signal soft_err_i : STD_LOGIC;
begin
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => hard_err_i,
      R => '0'
    );
SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => soft_err_i,
      R => '0'
    );
soft_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => soft_err_i,
      I1 => channel_up_tx_if,
      O => SOFT_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM_DATAPATH is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_SRC_RDY_N_reg_inv_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM_DATAPATH;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM_DATAPATH is
  attribute inverted : string;
  attribute inverted of RX_SRC_RDY_N_reg_inv : label is "yes";
begin
\RX_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(63),
      Q => m_axi_rx_tdata(0),
      R => SR(0)
    );
\RX_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(53),
      Q => m_axi_rx_tdata(10),
      R => SR(0)
    );
\RX_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(52),
      Q => m_axi_rx_tdata(11),
      R => SR(0)
    );
\RX_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(51),
      Q => m_axi_rx_tdata(12),
      R => SR(0)
    );
\RX_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(50),
      Q => m_axi_rx_tdata(13),
      R => SR(0)
    );
\RX_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(49),
      Q => m_axi_rx_tdata(14),
      R => SR(0)
    );
\RX_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(48),
      Q => m_axi_rx_tdata(15),
      R => SR(0)
    );
\RX_D_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(47),
      Q => m_axi_rx_tdata(16),
      R => SR(0)
    );
\RX_D_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(46),
      Q => m_axi_rx_tdata(17),
      R => SR(0)
    );
\RX_D_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(45),
      Q => m_axi_rx_tdata(18),
      R => SR(0)
    );
\RX_D_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(44),
      Q => m_axi_rx_tdata(19),
      R => SR(0)
    );
\RX_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(62),
      Q => m_axi_rx_tdata(1),
      R => SR(0)
    );
\RX_D_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(43),
      Q => m_axi_rx_tdata(20),
      R => SR(0)
    );
\RX_D_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(42),
      Q => m_axi_rx_tdata(21),
      R => SR(0)
    );
\RX_D_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(41),
      Q => m_axi_rx_tdata(22),
      R => SR(0)
    );
\RX_D_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(40),
      Q => m_axi_rx_tdata(23),
      R => SR(0)
    );
\RX_D_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(39),
      Q => m_axi_rx_tdata(24),
      R => SR(0)
    );
\RX_D_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(38),
      Q => m_axi_rx_tdata(25),
      R => SR(0)
    );
\RX_D_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(37),
      Q => m_axi_rx_tdata(26),
      R => SR(0)
    );
\RX_D_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(36),
      Q => m_axi_rx_tdata(27),
      R => SR(0)
    );
\RX_D_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(35),
      Q => m_axi_rx_tdata(28),
      R => SR(0)
    );
\RX_D_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(34),
      Q => m_axi_rx_tdata(29),
      R => SR(0)
    );
\RX_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(61),
      Q => m_axi_rx_tdata(2),
      R => SR(0)
    );
\RX_D_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(33),
      Q => m_axi_rx_tdata(30),
      R => SR(0)
    );
\RX_D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(32),
      Q => m_axi_rx_tdata(31),
      R => SR(0)
    );
\RX_D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(31),
      Q => m_axi_rx_tdata(32),
      R => SR(0)
    );
\RX_D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(30),
      Q => m_axi_rx_tdata(33),
      R => SR(0)
    );
\RX_D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(29),
      Q => m_axi_rx_tdata(34),
      R => SR(0)
    );
\RX_D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(28),
      Q => m_axi_rx_tdata(35),
      R => SR(0)
    );
\RX_D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(27),
      Q => m_axi_rx_tdata(36),
      R => SR(0)
    );
\RX_D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(26),
      Q => m_axi_rx_tdata(37),
      R => SR(0)
    );
\RX_D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(25),
      Q => m_axi_rx_tdata(38),
      R => SR(0)
    );
\RX_D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(24),
      Q => m_axi_rx_tdata(39),
      R => SR(0)
    );
\RX_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(60),
      Q => m_axi_rx_tdata(3),
      R => SR(0)
    );
\RX_D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(23),
      Q => m_axi_rx_tdata(40),
      R => SR(0)
    );
\RX_D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(22),
      Q => m_axi_rx_tdata(41),
      R => SR(0)
    );
\RX_D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(21),
      Q => m_axi_rx_tdata(42),
      R => SR(0)
    );
\RX_D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(20),
      Q => m_axi_rx_tdata(43),
      R => SR(0)
    );
\RX_D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(19),
      Q => m_axi_rx_tdata(44),
      R => SR(0)
    );
\RX_D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(18),
      Q => m_axi_rx_tdata(45),
      R => SR(0)
    );
\RX_D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(17),
      Q => m_axi_rx_tdata(46),
      R => SR(0)
    );
\RX_D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(16),
      Q => m_axi_rx_tdata(47),
      R => SR(0)
    );
\RX_D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(15),
      Q => m_axi_rx_tdata(48),
      R => SR(0)
    );
\RX_D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(14),
      Q => m_axi_rx_tdata(49),
      R => SR(0)
    );
\RX_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(59),
      Q => m_axi_rx_tdata(4),
      R => SR(0)
    );
\RX_D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(13),
      Q => m_axi_rx_tdata(50),
      R => SR(0)
    );
\RX_D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(12),
      Q => m_axi_rx_tdata(51),
      R => SR(0)
    );
\RX_D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(11),
      Q => m_axi_rx_tdata(52),
      R => SR(0)
    );
\RX_D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(10),
      Q => m_axi_rx_tdata(53),
      R => SR(0)
    );
\RX_D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(9),
      Q => m_axi_rx_tdata(54),
      R => SR(0)
    );
\RX_D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(8),
      Q => m_axi_rx_tdata(55),
      R => SR(0)
    );
\RX_D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(7),
      Q => m_axi_rx_tdata(56),
      R => SR(0)
    );
\RX_D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(6),
      Q => m_axi_rx_tdata(57),
      R => SR(0)
    );
\RX_D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(5),
      Q => m_axi_rx_tdata(58),
      R => SR(0)
    );
\RX_D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(4),
      Q => m_axi_rx_tdata(59),
      R => SR(0)
    );
\RX_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(58),
      Q => m_axi_rx_tdata(5),
      R => SR(0)
    );
\RX_D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(3),
      Q => m_axi_rx_tdata(60),
      R => SR(0)
    );
\RX_D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(2),
      Q => m_axi_rx_tdata(61),
      R => SR(0)
    );
\RX_D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(1),
      Q => m_axi_rx_tdata(62),
      R => SR(0)
    );
\RX_D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(0),
      Q => m_axi_rx_tdata(63),
      R => SR(0)
    );
\RX_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(57),
      Q => m_axi_rx_tdata(6),
      R => SR(0)
    );
\RX_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(56),
      Q => m_axi_rx_tdata(7),
      R => SR(0)
    );
\RX_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(55),
      Q => m_axi_rx_tdata(8),
      R => SR(0)
    );
\RX_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(54),
      Q => m_axi_rx_tdata(9),
      R => SR(0)
    );
RX_SRC_RDY_N_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => RX_SRC_RDY_N_reg_inv_0,
      Q => m_axi_rx_tvalid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SCRAMBLER_64B66B is
  port (
    \txseq_counter_i_reg[0]\ : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[24]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[63]_1\ : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SCRAMBLER_64B66B;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SCRAMBLER_64B66B is
  signal data_valid_i : STD_LOGIC;
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \^scrambler\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair70";
begin
  scrambler(11 downto 0) <= \^scrambler\(11 downto 0);
  \txseq_counter_i_reg[0]\ <= \^txseq_counter_i_reg[0]\;
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(52),
      I2 => \^scrambler\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(53),
      I2 => \^scrambler\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(54),
      I2 => \^scrambler\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(55),
      I2 => \^scrambler\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(56),
      I2 => \^scrambler\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(57),
      I2 => \^scrambler\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(0),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData040_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData044_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData048_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData052_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(1),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData080_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData084_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData088_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData092_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData096_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(2),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(3),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(4),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0232_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0236_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(5),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0240_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0244_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0248_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0252_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData024_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData028_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData032_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData036_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(9),
      R => '0'
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(43),
      I2 => p_193_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(44),
      I2 => p_197_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(45),
      I2 => p_201_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(46),
      I2 => p_205_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(47),
      I2 => p_209_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(48),
      I2 => p_213_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(49),
      I2 => p_217_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(50),
      I2 => p_221_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(51),
      I2 => p_225_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(6),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(52),
      I2 => p_229_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(7),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(53),
      I2 => p_233_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(14),
      I4 => \^scrambler\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(8),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(54),
      I2 => p_237_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(15),
      I4 => \^scrambler\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(9),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(55),
      I2 => p_241_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(16),
      I4 => \^scrambler\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(10),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(56),
      I2 => p_245_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(17),
      I4 => \^scrambler\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(11),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(57),
      I2 => p_249_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(18),
      I4 => \^scrambler\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(19),
      I2 => \^scrambler\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(0),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(1),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(2),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(3),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(4),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(5),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(6),
      I5 => \^txseq_counter_i_reg[0]\,
      O => data_valid_i
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^txseq_counter_i_reg[0]\
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(39),
      I2 => p_177_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(40),
      I2 => p_181_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(41),
      I2 => p_185_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(42),
      I2 => p_189_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \^scrambler\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \^scrambler\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \^scrambler\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \^scrambler\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \^scrambler\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \^scrambler\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \^scrambler\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \^scrambler\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \^scrambler\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \^scrambler\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \^scrambler\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \^scrambler\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_STANDARD_CC_MODULE is
  port (
    do_cc_r_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CLK : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    \count_16d_srl_r_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_STANDARD_CC_MODULE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_STANDARD_CC_MODULE is
  signal DO_CC0_n_0 : STD_LOGIC;
  signal DO_CC_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  Q <= \^q\;
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(3),
      I3 => p_1_in(4),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => DO_CC0_n_0
    );
DO_CC_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => DO_CC0_n_0,
      I1 => reset_r,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[14]\,
      I4 => \count_24d_srl_r_reg_n_0_[22]\,
      O => DO_CC_i_2_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DO_CC_i_2_n_0,
      Q => \^q\,
      R => SR
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg[0]_0\,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => SR
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => SR
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg[0]_0\,
      O => \count_16d_srl_r[0]_i_1_n_0\
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => SR
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_16d_srl_r_reg[0]_0\,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\,
      I1 => extend_cc_r,
      O => do_cc_r_reg0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SR,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_DEC is
  port (
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    remote_ready_i : out STD_LOGIC;
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_i : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \remote_rdy_cntr_reg[2]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_DEC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_DEC is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_5_n_0 : STD_LOGIC;
  signal RXDATAVALID_IN_REG : STD_LOGIC;
  signal RX_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal remote_rdy_cntr01_out : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal valid_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ILLEGAL_BTF_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of RX_NA_IDLE_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of remote_ready_r_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair3";
begin
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000EEEB0000"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => ILLEGAL_BTF_i_3_n_0,
      I5 => p_0_in(5),
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ILLEGAL_BTF_i_4_n_0,
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => ILLEGAL_BTF_i_5_n_0,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => \remote_rdy_cntr_reg[2]_0\,
      O => ILLEGAL_BTF_i_3_n_0
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      O => ILLEGAL_BTF_i_4_n_0
    );
ILLEGAL_BTF_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => ILLEGAL_BTF_i_5_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => SR(0)
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdatavalid_i,
      Q => RXDATAVALID_IN_REG,
      R => '0'
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(64),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(65),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => RX_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_idle_c
    );
RX_IDLE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      O => RX_IDLE_i_2_n_0
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rx_idle_c,
      Q => RX_IDLE,
      R => SR(0)
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE,
      R => SR(0)
    );
RX_PE_DATA_V_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(1),
      O => valid_d
    );
RX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => valid_d,
      Q => rx_pe_data_v_i,
      R => SR(0)
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => SR(0)
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => SR(0)
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => SR(0)
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => SR(0)
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => SR(0)
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => SR(0)
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => SR(0)
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => SR(0)
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => SR(0)
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => SR(0)
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => SR(0)
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => SR(0)
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => SR(0)
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => SR(0)
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => SR(0)
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => SR(0)
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => SR(0)
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => SR(0)
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => SR(0)
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => SR(0)
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => SR(0)
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => SR(0)
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => SR(0)
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => SR(0)
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => SR(0)
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => SR(0)
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => SR(0)
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => SR(0)
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => SR(0)
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => SR(0)
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => SR(0)
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => SR(0)
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => SR(0)
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => SR(0)
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => SR(0)
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => SR(0)
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => SR(0)
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => SR(0)
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => SR(0)
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => SR(0)
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => SR(0)
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => SR(0)
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(7),
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => SR(0)
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(6),
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => SR(0)
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => SR(0)
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(5),
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => SR(0)
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(4),
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => SR(0)
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(3),
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => SR(0)
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(2),
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => SR(0)
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(1),
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => SR(0)
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(0),
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => SR(0)
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(15),
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => SR(0)
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(14),
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => SR(0)
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(13),
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => SR(0)
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(12),
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => SR(0)
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => SR(0)
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(11),
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => SR(0)
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(10),
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => SR(0)
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(9),
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => SR(0)
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(8),
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => SR(0)
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => SR(0)
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => SR(0)
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => SR(0)
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => SR(0)
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_4_n_0\,
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(1),
      I4 => rx_na_idles_cntr_reg(4),
      I5 => \remote_rdy_cntr_reg[2]_0\,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => remote_ready_det,
      O => remote_rdy_cntr01_out
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => remote_rdy_cntr(1),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(0),
      O => \remote_rdy_cntr[0]_i_3_n_0\
    );
\remote_rdy_cntr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_4_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(1),
      O => \remote_rdy_cntr[1]_i_1_n_0\
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      O => \remote_rdy_cntr[2]_i_1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[0]_i_3_n_0\,
      Q => remote_rdy_cntr(0),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[1]_i_1_n_0\,
      Q => remote_rdy_cntr(1),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[2]_i_1_n_0\,
      Q => remote_rdy_cntr(2),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
remote_ready_det_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ILLEGAL_BTF_i_3_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => SR(0)
    );
remote_ready_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      O => remote_ready_i
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(1),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => \remote_rdy_cntr_reg[2]_0\,
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(3),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(0),
      I3 => rx_na_idles_cntr_reg(2),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_CONTROL_SM is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    gen_cc_flop_0_i_0 : out STD_LOGIC;
    TX_PE_DATA_V_reg : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tvalid_0 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_dst_rdy_n_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_CONTROL_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_CONTROL_SM is
  signal \^do_cc_r\ : STD_LOGIC;
  signal \^gen_cc_flop_0_i_0\ : STD_LOGIC;
  signal \^gen_cc_i\ : STD_LOGIC;
  signal tx_dst_rdy_n_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of TX_PE_DATA_V_i_1 : label is "soft_lutpair16";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of gen_cc_flop_0_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair16";
begin
  do_cc_r <= \^do_cc_r\;
  gen_cc_flop_0_i_0 <= \^gen_cc_flop_0_i_0\;
  gen_cc_i <= \^gen_cc_i\;
\TX_DATA[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_cc_i\,
      I1 => gen_ch_bond_i,
      O => \^gen_cc_flop_0_i_0\
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA8AAAAA"
    )
        port map (
      I0 => txdatavalid_symgen_i,
      I1 => \^gen_cc_flop_0_i_0\,
      I2 => \TX_DATA_reg[63]\,
      I3 => gen_na_idles_i,
      I4 => channel_up_tx_if,
      I5 => rst_pma_init_usrclk,
      O => TX_PE_DATA_V_reg
    );
TX_PE_DATA_V_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => tx_dst_rdy_n_i,
      O => s_axi_tx_tvalid_0
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cc_r_reg0,
      Q => \^do_cc_r\,
      R => '0'
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => extend_cc_r_reg_0,
      Q => extend_cc_r,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^do_cc_r\,
      Q => \^gen_cc_i\,
      R => R0
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_dst_rdy_n_i,
      O => s_axi_tx_tready
    );
tx_dst_rdy_n_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => tx_dst_rdy_n_r0,
      Q => tx_dst_rdy_n_i,
      S => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_DATAPATH is
  port (
    TX_PE_DATA_V_reg_0 : out STD_LOGIC;
    wait_for_lane_up_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    TX_PE_DATA_V_reg_1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_DATAPATH;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_DATAPATH is
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 50 to 51 );
  signal \^tx_pe_data_v_reg_0\ : STD_LOGIC;
begin
  TX_PE_DATA_V_reg_0 <= \^tx_pe_data_v_reg_0\;
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000D000D000D"
    )
        port map (
      I0 => \^tx_pe_data_v_reg_0\,
      I1 => gen_na_idles_i,
      I2 => \TX_DATA_reg[53]\,
      I3 => rst_pma_init_usrclk,
      I4 => channel_up_tx_if,
      I5 => TX_PE_DATA(51),
      O => wait_for_lane_up_r_reg(0)
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000322200002222"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \TX_DATA_reg[53]\,
      I2 => \^tx_pe_data_v_reg_0\,
      I3 => TX_PE_DATA(50),
      I4 => rst_pma_init_usrclk,
      I5 => channel_up_tx_if,
      O => wait_for_lane_up_r_reg(1)
    );
TX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => TX_PE_DATA_V_reg_1,
      Q => \^tx_pe_data_v_reg_0\,
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => Q(61),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => Q(51),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => Q(50),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => Q(49),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => Q(48),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => Q(47),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => Q(46),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => Q(45),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => Q(44),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => Q(43),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => Q(42),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => Q(60),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => Q(41),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => Q(40),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => Q(39),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => Q(38),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => Q(37),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => Q(36),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => Q(35),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => Q(34),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => Q(33),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => Q(32),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => Q(59),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => Q(22),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => Q(58),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => Q(57),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => TX_PE_DATA(50),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => TX_PE_DATA(51),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => Q(56),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => Q(55),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => Q(54),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => Q(53),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => Q(52),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync is
  port (
    \rxheader_from_gtx_i_reg[0]\ : out STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC;
    RX_NEG_OUT_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0;
RX_NEG_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxheadervalid_i,
      I3 => s_level_out_d2,
      I4 => RX_NEG_OUT_reg,
      O => \rxheader_from_gtx_i_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync_57 is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync_57 : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync_57 is
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
begin_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCA0A0"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => polarity_r,
      I2 => ready_r,
      I3 => align_r,
      I4 => reset_lanes_i,
      I5 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => begin_r_reg,
      O => begin_r_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
\ready_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888C88"
    )
        port map (
      I0 => ready_r_i_3_n_0,
      I1 => ready_r_reg,
      I2 => rx_lossofsync_i,
      I3 => ready_r,
      I4 => align_r,
      I5 => polarity_r,
      O => next_ready_c
    );
ready_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => align_r,
      I4 => ready_r,
      O => ready_r_i_3_n_0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => SR(0),
      I1 => rx_polarity_r_reg,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => SYSTEM_RESET_reg
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0\ is
  port (
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  gt_cplllock(0) <= s_level_out_d5;
  p_level_in_int <= cplllock_out(0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_rst_int_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hard_err_rst_int : in STD_LOGIC;
    hard_err_rst_int0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_1\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_1\ is
  signal hard_err_rst_int_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
\hard_err_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \hard_err_cntr_r_reg[0]\,
      I1 => \hard_err_cntr_r_reg[0]_0\,
      I2 => s_level_out_d5,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => E(0)
    );
hard_err_rst_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0002"
    )
        port map (
      I0 => hard_err_rst_int,
      I1 => Q(0),
      I2 => Q(1),
      I3 => hard_err_rst_int_i_2_n_0,
      I4 => hard_err_rst_int0,
      I5 => SR(0),
      O => hard_err_rst_int_reg
    );
hard_err_rst_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => Q(2),
      I2 => \hard_err_cntr_r_reg[0]_0\,
      O => hard_err_rst_int_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_2\ is
  port (
    rx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_2\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= \out\;
  rx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_3\ is
  port (
    tx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_3\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_3\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= \out\;
  tx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_43\ is
  port (
    \cb_bit_err_ext_cnt_reg[3]\ : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_cbcc_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_43\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_43\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => reset_cbcc_comb_reg(0),
      O => \cb_bit_err_ext_cnt_reg[3]\
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_50\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d5_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_50\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_50\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    gt_rxbufstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized1\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => gt_rxbufstatus(0),
      Q => p_level_in_int,
      R => '0'
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized2\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    full : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3\ is
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => full,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3_51\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    overflow : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3_51\ : entity is "zynq_bd_C2C2_PHY_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3_51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3_51\ is
  signal s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C2_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C2_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => overflow,
      Q => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_logic_cbcc is
  port (
    cb_bit_err_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    START_CB_WRITES_OUT : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    master_do_rd_en_out_reg_0 : in STD_LOGIC;
    master_do_rd_en_out_reg_1 : in STD_LOGIC;
    ANY_VLD_BTF_FLAG : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_logic_cbcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_logic_cbcc is
  signal second_cb_write_failed : STD_LOGIC;
begin
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => START_CB_WRITES_OUT,
      Q => in0,
      R => SR(0)
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ANY_VLD_BTF_FLAG,
      Q => all_vld_btf_flag_i,
      R => SR(0)
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => second_cb_write_failed,
      Q => cb_bit_err_out,
      R => SR(0)
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => master_do_rd_en_out_reg_1,
      CE => '1',
      D => master_do_rd_en_out_reg_0,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => second_cb_write_failed,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_pb : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_0 : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_0 is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_pb,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_53 is
  port (
    link_reset_sync : out STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_53 : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_53 is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => link_reset_out,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_54 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_54 : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_54 is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => power_down,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_55 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_55 : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_55 is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_56 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_56 : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_56 is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2\ : label is "soft_lutpair10";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(0),
      O => stg5_reg_2
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(1),
      O => stg5_reg_3
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(2),
      O => stg5_reg_4
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(3),
      O => stg5_reg_5
    );
TX_HEADER_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050044444444"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => D(0),
      I2 => TX_HEADER_1_reg_0,
      I3 => tx_pe_data_v_i,
      I4 => gen_na_idles_i,
      I5 => txdatavalid_symgen_i,
      O => stg5_reg_1
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE2EE"
    )
        port map (
      I0 => D(1),
      I1 => txdatavalid_symgen_i,
      I2 => gen_na_idles_i,
      I3 => tx_pe_data_v_i,
      I4 => TX_HEADER_1_reg_0,
      I5 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_58 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_58 : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_58 is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SS(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg3_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
  stg3_reg_0 <= stg3;
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_4\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_4\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_4\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_5\ is
  port (
    in0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg2_reg_0 : in STD_LOGIC;
    FSM_RESETDONE_j_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_5\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_5\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
\prmry_in_inferred_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stg3,
      I1 => FSM_RESETDONE_j_reg,
      O => in0
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_6\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_6\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_6\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1\ is
  signal blocksync_all_lanes_instableclk : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
\FSM_onehot_cdr_reset_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => Q(0),
      I4 => Q(2),
      O => E(0)
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => blocksync_all_lanes_instableclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_10\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txseq_counter_i_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_10\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_10\ is
  signal gtx_reset_comb : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => gtx_reset_comb,
      R => '0'
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \txseq_counter_i_reg[0]\,
      I2 => gtx_reset_comb,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_11\ is
  port (
    reset_initclk : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    fsm_resetdone_initclk : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_11\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_11\ is
  signal \^reset_initclk\ : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  reset_initclk <= \^reset_initclk\;
\hard_err_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \out\,
      I1 => \^reset_initclk\,
      I2 => fsm_resetdone_initclk,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => \hard_err_cntr_r_reg[7]_0\,
      O => stg5_reg_0(0)
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => SR(0),
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^reset_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_12\ is
  port (
    fsm_resetdone_to_rxreset_in : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_12\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_12\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_rxreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_13\ is
  port (
    in0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_13\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_13\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => E(0),
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_44\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_44\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_44\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_45\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_45\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_45\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0(0),
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_46\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_46\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_46\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
prmry_in_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0,
      O => stg5_reg_0
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_47\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_47\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_47\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_48\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_48\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_48\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_49\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    rd_stg1_reg : out STD_LOGIC;
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_49\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_49\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^stg5_reg_0\,
      O => rd_stg1_reg
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_52\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_52\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_52\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_7\ is
  port (
    rxlossofsync_out_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    blocksync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_7\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_7\ is
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_i,
      O => rxlossofsync_out_i
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_8\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    fsm_resetdone_to_rxreset_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_8\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_8\ is
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_resetdone_to_new_gtx_rx_comb,
      I1 => fsm_resetdone_to_rxreset_in,
      I2 => \out\(0),
      O => stg5_reg_0
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_9\ is
  port (
    fsm_resetdone_initclk : out STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \count_for_reset_r_reg[23]\ : in STD_LOGIC;
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    valid_btf_detect_dlyd1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_9\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_9\ is
  signal \^fsm_resetdone_initclk\ : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  fsm_resetdone_initclk <= \^fsm_resetdone_initclk\;
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFFEF"
    )
        port map (
      I0 => \count_for_reset_r_reg[23]\,
      I1 => \count_for_reset_r_reg[23]_0\,
      I2 => \^fsm_resetdone_initclk\,
      I3 => reset_initclk,
      I4 => \out\,
      I5 => valid_btf_detect_dlyd1,
      O => \dly_gt_rst_r_reg[18]\
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^fsm_resetdone_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized2\ is
  port (
    stg11_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized2\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized2\ is
  signal stg10 : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6 : STD_LOGIC;
  signal stg7 : STD_LOGIC;
  signal stg8 : STD_LOGIC;
  signal stg9 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg9,
      Q => stg10,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10,
      Q => stg11_reg_0,
      R => '0'
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6,
      Q => stg7,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7,
      Q => stg8,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8,
      Q => stg9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized3\ is
  port (
    fifo_reset_comb_user_clk_int : out STD_LOGIC;
    dbg_srst_assert0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    dbg_srst_assert_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized3\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized3\ is
  signal \^fifo_reset_comb_user_clk_int\ : STD_LOGIC;
  signal stg10_reg_n_0 : STD_LOGIC;
  signal stg11 : STD_LOGIC;
  signal stg12 : STD_LOGIC;
  signal stg13 : STD_LOGIC;
  signal stg14 : STD_LOGIC;
  signal stg15 : STD_LOGIC;
  signal stg16 : STD_LOGIC;
  signal stg17 : STD_LOGIC;
  signal stg18 : STD_LOGIC;
  signal stg19 : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg20 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  signal stg9_reg_n_0 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute SHREG_EXTRACT of stg12_reg : label is "no";
  attribute SHREG_EXTRACT of stg13_reg : label is "no";
  attribute SHREG_EXTRACT of stg14_reg : label is "no";
  attribute SHREG_EXTRACT of stg15_reg : label is "no";
  attribute SHREG_EXTRACT of stg16_reg : label is "no";
  attribute SHREG_EXTRACT of stg17_reg : label is "no";
  attribute SHREG_EXTRACT of stg18_reg : label is "no";
  attribute SHREG_EXTRACT of stg19_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute SHREG_EXTRACT of stg20_reg : label is "no";
  attribute SHREG_EXTRACT of stg21_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
  fifo_reset_comb_user_clk_int <= \^fifo_reset_comb_user_clk_int\;
dbg_srst_assert_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_srst_assert_reg,
      I1 => \^fifo_reset_comb_user_clk_int\,
      O => dbg_srst_assert0
    );
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg9_reg_n_0,
      Q => stg10_reg_n_0,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10_reg_n_0,
      Q => stg11,
      R => '0'
    );
stg12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg11,
      Q => stg12,
      R => '0'
    );
stg13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg12,
      Q => stg13,
      R => '0'
    );
stg14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg13,
      Q => stg14,
      R => '0'
    );
stg15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg14,
      Q => stg15,
      R => '0'
    );
stg16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg15,
      Q => stg16,
      R => '0'
    );
stg17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg16,
      Q => stg17,
      R => '0'
    );
stg18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg17,
      Q => stg18,
      R => '0'
    );
stg19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg18,
      Q => stg19,
      R => '0'
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg19,
      Q => stg20,
      R => '0'
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg20,
      Q => \^fifo_reset_comb_user_clk_int\,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized4\ is
  port (
    stg9_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized4\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized4\ is
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_0(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized5\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    stg30_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized5\ : entity is "zynq_bd_C2C2_PHY_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized5\ is
  signal stg10_reg_n_0 : STD_LOGIC;
  signal stg11_reg_n_0 : STD_LOGIC;
  signal stg12_reg_n_0 : STD_LOGIC;
  signal stg13_reg_n_0 : STD_LOGIC;
  signal stg14_reg_n_0 : STD_LOGIC;
  signal stg15_reg_n_0 : STD_LOGIC;
  signal stg16_reg_n_0 : STD_LOGIC;
  signal stg17_reg_n_0 : STD_LOGIC;
  signal stg18_reg_n_0 : STD_LOGIC;
  signal stg19_reg_n_0 : STD_LOGIC;
  signal stg1_zynq_bd_C2C2_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C2_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg20_reg_n_0 : STD_LOGIC;
  signal stg21 : STD_LOGIC;
  signal stg22 : STD_LOGIC;
  signal stg23 : STD_LOGIC;
  signal stg24 : STD_LOGIC;
  signal stg25 : STD_LOGIC;
  signal stg26 : STD_LOGIC;
  signal stg27 : STD_LOGIC;
  signal stg28 : STD_LOGIC;
  signal stg29 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg30 : STD_LOGIC;
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  signal stg9_reg_n_0 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute SHREG_EXTRACT of stg12_reg : label is "no";
  attribute SHREG_EXTRACT of stg13_reg : label is "no";
  attribute SHREG_EXTRACT of stg14_reg : label is "no";
  attribute SHREG_EXTRACT of stg15_reg : label is "no";
  attribute SHREG_EXTRACT of stg16_reg : label is "no";
  attribute SHREG_EXTRACT of stg17_reg : label is "no";
  attribute SHREG_EXTRACT of stg18_reg : label is "no";
  attribute SHREG_EXTRACT of stg19_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : label is "no";
  attribute SHREG_EXTRACT of stg20_reg : label is "no";
  attribute SHREG_EXTRACT of stg21_reg : label is "no";
  attribute SHREG_EXTRACT of stg22_reg : label is "no";
  attribute SHREG_EXTRACT of stg23_reg : label is "no";
  attribute SHREG_EXTRACT of stg24_reg : label is "no";
  attribute SHREG_EXTRACT of stg25_reg : label is "no";
  attribute SHREG_EXTRACT of stg26_reg : label is "no";
  attribute SHREG_EXTRACT of stg27_reg : label is "no";
  attribute SHREG_EXTRACT of stg28_reg : label is "no";
  attribute SHREG_EXTRACT of stg29_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute SHREG_EXTRACT of stg30_reg : label is "no";
  attribute SHREG_EXTRACT of stg31_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg9_reg_n_0,
      Q => stg10_reg_n_0,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg10_reg_n_0,
      Q => stg11_reg_n_0,
      R => '0'
    );
stg12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg11_reg_n_0,
      Q => stg12_reg_n_0,
      R => '0'
    );
stg13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg12_reg_n_0,
      Q => stg13_reg_n_0,
      R => '0'
    );
stg14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg13_reg_n_0,
      Q => stg14_reg_n_0,
      R => '0'
    );
stg15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg14_reg_n_0,
      Q => stg15_reg_n_0,
      R => '0'
    );
stg16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg15_reg_n_0,
      Q => stg16_reg_n_0,
      R => '0'
    );
stg17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg16_reg_n_0,
      Q => stg17_reg_n_0,
      R => '0'
    );
stg18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg17_reg_n_0,
      Q => stg18_reg_n_0,
      R => '0'
    );
stg19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg18_reg_n_0,
      Q => stg19_reg_n_0,
      R => '0'
    );
stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      R => '0'
    );
stg20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg19_reg_n_0,
      Q => stg20_reg_n_0,
      R => '0'
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg20_reg_n_0,
      Q => stg21,
      R => '0'
    );
stg22_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg21,
      Q => stg22,
      R => '0'
    );
stg23_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg22,
      Q => stg23,
      R => '0'
    );
stg24_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg23,
      Q => stg24,
      R => '0'
    );
stg25_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg24,
      Q => stg25,
      R => '0'
    );
stg26_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg25,
      Q => stg26,
      R => '0'
    );
stg27_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg26,
      Q => stg27,
      R => '0'
    );
stg28_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg27,
      Q => stg28,
      R => '0'
    );
stg29_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg28,
      Q => stg29,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C2_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg29,
      Q => stg30,
      R => '0'
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg30,
      Q => cbcc_fifo_reset_to_fifo_rd_clk,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk is
  port (
    gtwiz_reset_clk_freerun_in : in STD_LOGIC;
    gtwiz_userclk_rx_srcclk_in : in STD_LOGIC;
    gtwiz_userclk_rx_reset_in : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : out STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is "yes";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : signal is "true";
  signal \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C2_PHY_0_cdc_to\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C2_PHY_0_cdc_to\ : signal is "true";
  signal \^gtwiz_userclk_rx_usrclk2_out\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C2_PHY_0_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C2_PHY_0_cdc_to_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  gtwiz_userclk_rx_usrclk2_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  lopt <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => gtwiz_userclk_rx_srcclk_in,
      O => \^gtwiz_userclk_rx_usrclk2_out\
    );
\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\,
      Q => gtwiz_userclk_rx_active_out
    );
\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C2_PHY_0_cdc_to\,
      Q => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\
    );
\gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C2_PHY_0_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => '1',
      Q => \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C2_PHY_0_cdc_to\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_tx_userclk is
  port (
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    bufg_gt_clr_delayed : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_tx_userclk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_tx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : signal is "true";
  signal \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C2_PHY_0_cdc_to\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C2_PHY_0_cdc_to\ : signal is "true";
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^mmcm_not_locked_out\ : STD_LOGIC;
  attribute async_reg of mmcm_not_locked_out : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\ : label is "MLO";
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C2_PHY_0_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C2_PHY_0_cdc_to_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ <= \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\;
  lopt <= \<const1>\;
  mmcm_not_locked_out <= \^mmcm_not_locked_out\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => tx_out_clk,
      O => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => tx_out_clk,
      O => sync_clk_out
    );
\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_delayed,
      D => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\,
      Q => \^mmcm_not_locked_out\
    );
\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_delayed,
      D => \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C2_PHY_0_cdc_to\,
      Q => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\
    );
\gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C2_PHY_0_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_delayed,
      D => '1',
      Q => \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C2_PHY_0_cdc_to\
    );
mmcm_not_locked_out2_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mmcm_not_locked_out\,
      O => mmcm_not_locked_out2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 15312)
`protect data_block
xstBWyFv9Zioj8EkqTjnF+O6Mm5Aa2AgT8UM12PPvMvBMC4rACr2JoHd5XZNFL8s20UlCBOzlJKa
eDrAk/HoHvHz2kjheKsB2Y7SuPMsVzB0PGkGs8OBHdnjGNrbphuAFZz3YWYfMIyLugf72p2e16T9
8p4ct7HUIgJNIB3d+qGG3c/OPR3XYn9PPgmGxd5vfqhbp5eIC6u33LtYiY3G0qwCZUO/kR3nc4yX
9T88ByEP4IjGs4JuP1TubzbVJiYI3upieGe/rFL+NknoyB/rnAO4CdC5c2QmEbeIaTTK27TP356S
oA9J8KdxvezdMNte9S5ECbbuQVMePdM1nTAsqhFFz9BSRCWvTq2eaQ9Jfdi33WR6WMQy8RDJqe6C
+XY+4QQTUJBMnaZSdMyzWPC8VDPDufETZ5jSyIr4UK+U4ZjPEZby+ibL4tNn5wmyl/+HsNQ5gyqu
Oha3/PADjXI3CIjGONfixoQrOlZxRb/Iq5Qm/eWl8FZrmIPfEZPoXkjQ7bskqt0waWgtCeX+oJFF
UzBBDmjuaL330NmVtQmgB6tUkoc225lBwPExu9Y8HQgNn4PsYIoL0UqsNmAbIbSqebnfUE8V3k1U
IP8HZBcvKRPrVDlV1HK00IGtviaG7CJK8uUxkZ1ZyqKvsmiMyVbzbeZU5Py4sNAmIEoKT+1faRbV
ohC1MCSBsmZRrvCO/v8QmDcdNPfjrdcOqpGLIgDQmz9JIy8y8CcbW5Jd/wdlef/MgWswOGFcpkF7
uxsHy7Ty9fifHlDBdXfQpqU8XYwRTPoJ+3yPy0aoAdAI7Og8hjhDzmFRXSgVGbZBJN0oJvRw/qhA
P0Q6NK7vRKjXWIjJzLQmolhU1/4a3oVXLusJopzi8ybnW6bcNpRxag7lFgH/+qgWUpxoQPV3ci/0
KXAeV3cTUNg9c9tzkC7thQzpGoEi0Hmxeomv1BCkiENWZVnMm738KvjBL6l8jFMfXgNBVI5lFih5
jMalFLKrhi+sUwcZ0AklbtfKqPnLtmgmWWSCAdYiFdJFt8IBIpQY9B2GiArkJQzW/2gjut1+LOi/
HofGB/HV4LMtpGG4RtEAAtIqszk7SfcHW0w0jPZdA+5Bk8He2SBYgkvtYnp2zsO3r0Zljfvrz78W
NDTQPxTGRT2akuF4TJ/JrCPoPmZ7MD+iMjHwlX5J91tDDbvWhb/5oDPNcHIdfmMwCYIzkCvqn5tB
4YxcToNwsdjCpFuWJ6Dq8uERC6pLc+Ap0+STx827YcnDVeXQRNkqS5vskelED4525TpQ4twtBP1o
z/RZNAkhFLAwDyEVAHFPAcuQzCkK58cqrpDLjPpQSP9x2VFLpDbObMHNgFePsJyauLxJFNTvrWir
T26FgJDefPYsGTojkj2pxF2+cvGC+rig0w4ahKpjzLYc+bCrGLMHmHMV7quWOWan/7UF6eAo8OpS
5wzwc3CWkFRQuXHfAkdYiMPFxkEBQKgHJZnuN2mP4UWMMPiHqADKyq1wRWrVGC4T3mAhj6qFcCu8
x4F1Vlii/Y3Al8s66PmUnbkBpLcYlMEF5dYETc64yddXl1sxUcMYPExv65F4n2i5yE1tHQvDyNip
/dxs7pz/ijNJk+c8LsrNkIFdmgba44J9OQrIQKwpK2l9AIpzJrV5OSb60R6kCVDAe52+HGdO1X3s
ttGPUA7j8b4gFBKxRjm+PH1MKqx2ro4AnhkcFTG0Ga+K0uFmBxYZER44KKgG3G9MzvNWSFTYatQX
K3iH+6ka65aeBm2ruTxOR4zTrgtm6cN8xY+Ptf3WrqW06Gd8aYjByJz1Du7X7YDAqiurjDtM3QtW
KzKbN1CpbQrLNZozzq1w4akS7MuT9cL8fg3mQ0MwxF1+NKKqTvpZSuMyTQHL3mkBuNixogU5OJG3
0U0ow8CJJx+SYtLv7v73b8luXKWLMWBNUlWgMHOi7DhjB2VNqDUVJGTVRs7W5RAr+QqQ5odBzSfs
BiacYM2P8xo2GU5d/cokqwlNomy9caJZCw29EOgh+E1T+u6O4t1yboQNxH4dPQPABHrWS0QGSJPm
E+eN5Lc3Urb8pAbHdaOQ5b9e+MtzSxQc4KGQsAg66/1VWKJ8TRbQNEbdrR03MlEZlW62JgB5yC4H
/osbGhBH5pHArIvC0537fGgY/twXiMjxefy/D3Hj/7zL4RvhzrArqfgu+sO+MX9f6FQm2rECYRdO
Dv7a6thEgfSGzNarkVWGwhP4IS1ax6bcUhDJJmVPIZHnwRsT8kVW7YtHW77OxGBZow5vq+QiVWQ0
JTlqgQwfnJCQb4P02KnJ4uP/HNs+YPRRxCoGRTTXJCP0FQZATNwR3knwk7rxY4RtEeW8bxUNiIpn
nZKOUkIDpeKYe6jMvvmoL0jwDQsgwjfA1lpz/t2EXK6q09Yfmi2gLAu+cowAAD8xIGS1XIwzj0DB
coJmNqpU6vgdTdpGgLvR3RzfJPdDuWodxQgt/rNJ3QnzL6sp5AQKQy4Ug6PwY0Ztfh/u+GHw2u1p
6Obe44CkDK/ya/06XKVIUYY+u9C3dS8B0dzSREVEy3ujkWcOVQbxfKst/k+voCk478rLFDz/9vzd
6+enFGtQzmO3W5+bDlfY71bpH0Faq79V/OxoNzOQLgZwhvNq5VihL72ZgZNCB1NnVwqZ4XFRCjKg
85isUXYMvX0NiVAzJsf2Tg6yI+QDkgNJsjCkerFZ5BBaHiWtqvRQU7eAgYZURGnBg6xj5hJt5Wn+
JA3/6IWnQ2XsCMjyzIMqhAvhhzHKliheVh3CvQ2qN0RWcB053hsMPOeQWwGxpzJY0DTwsOoKuOTY
GF8qNZFz0Pe1K3jahxN9tECE3jR/ko9aKco6OAoUQ5a2TS4UBbgq7GVDjBX5Tbk/2c+gitKY8Z5L
ZdhthbQ5i0Q39s6v4lGlgFZZC0+r0HLnGFUwIB3iUwxlXzDAvsFmUDo9RHuzoN3I4wkLy1hxGF5F
RxzHnnNFYNLdNbyHxHIOSFyq2JgWq62x05+V442rYyyBUSO2fa5UVnSQM91lhSqfTDeqViy240ja
DLsszzIb6Y3YbZaFjwi8a1TqRYa6SenQW2KccPCXqe7vMFK4bx/Qop+B9Kaw8/QfDYIlql3wMl3I
jfGjNRIIs/bzXpvlByadZNibvG4+PCKDRpI0HpqH3glFUInZJK7Dlo+N1QpJNY0LcEEupZ2vUzMe
sTg5eff2q0nRtNyXio7mn6uV+8/+9kkJQ/ztLiTREmmXmk/J7CQ2z0fTQseuyGERBgGxtdmY65rY
+SQ9OSfrLB0Qg5jkvCTqzLTW1ZP+e4KqS9IChktDaKIb51rve9FgOuK5HHjyC6w91TBiqjPxFSUU
4hnjuB7FohRc0zq3AdsXHSSpKBHbgJIlEdwjzX86HZJF4PNIea93TCBpU+ectPakn9r1LXbVRV/e
ts2SClMV8m+hX1PJEodPhv+1leySGzFE/rE/09Y+sx9V3nmJOIA7FlZZ23rubGs/QwQFHZghU0Tw
JaazIKOn9TL1lygDO1hgon4cFfoUEXluaiPkj60tu8xYKqfYWfqK7Knp1JNKnTXWMy4zIxVIKDu3
pnyYYM5FkZyOiNkCQrSMgmo2SS5AuM6MiRY6bIen+mT9kapHPzQj5uvyvwGIGkY2/aSH7N4l/TQ3
FqJSdWlYczQnn11xrCtc+h4okpNe2MFpuSI/GTf/BTW472utS1rsu+kTuyFcanv0SOmDvNc2T6bc
W6pnt3FAZ1QoTAtvJMrrZqCldoZZy/4STUw4sg5MWlI8GA1Hkrw32g2hxXCuqGMbFE+Qh3mlnyY7
MmRAkcQ1tcBFZ7zBnkVmRTVbVqw3mkXjnCqCnxacF8jUut0FSBhKJ6Dy6WA5bsq2iQtfkRASeVpC
MHG05ve+pXhL1MWYW/9g8wEvd3wQe7H1rIHjdM+UVRonyJc64eDFOxQgjkVZHSB8llbZWpRAP36R
8z29sUqgFdQRdepTRtE079tR+ozma/hF6SLBcHZKPqwCaFsOiJ96uzjZ8Zl0Df3DkZI8yqQaH+1Z
510G08yKumB81qJ2ZVKcJjAX2RW/CwCwge4Noy8gEWwoPlI10q6jY+xRfATbEGjPQexOmo6lngwz
ax/l9zhQRd/rdIsKVf9mooVjSk9ixfWfycuvymnmiH1cH09KZow/iJMxRz9aE1V6tlrbZ74bgkya
JPJiexhT1Hjn33Noof1grggHuTfJS++dXKHQtSYrWSjZU1a3cefWXPHZbmmROKaAyTDUVMuUrTCT
QJFQSljUuNJM7PHcgNYnFoJVB40sQpRcJm2bmvjqUecIEGtxQpQfJYNpwJWR4k4mDmM2TIA0AYpT
E3gYE72SaValdX+XNuusvdViHGPtYQHwv8vsfEsfLK1HToP+qOZfvJUIshhXsMbYHlz2yplKA/95
hx7xo+n+SOahgy7G+tklbpoweCEecaQTvAgUoKRc4gJS9A+AXnl2Vktk5ZO36bh0SaAuMICxuBCf
yyoCw7yTc7ZsWjm+XlZ2pJ04k5lEserLkSdLCTYxzKkPnMKpi0RCfhvWqJGJfLG7k0CbP5TIL0Tq
xYBir9qwnQq7h7uPKpspqHoUBHqcq1OUur6Jggx1cqSI9bTU6XGFQrQjNjbLych5O/pcuF0UNije
oSmRVTsPzFrlmsLrzrDCDzWVB6KJXlWWv5ah7sFqUrnKWkTuwcD6/E8Njy562A9M5ao9azQ8YAgn
SaHuxJB1dQ+ir8OGO5YritEOrXkklJK73Wedy/YRA2z1c/WwVyTWDjlkli4gb3YDHEJh6/uQMOjB
shdmmC6zEZ+ngczEXE3XdBfci6Hno9tHJTDhfKZTtsyUb4Kc1a8xoJoDZqqkYG1R+aqXaA5C5m0D
QcnixNfu1UUvX8DwDb6mq2K1aDAzcQ1Nh1iCxJV8zVIQu8UWpBbJFnCe6hkymeX2ul9fO+OrDxwL
zT/ahKjqemxvE82ibtVWYWVYrnYwjw8tx3umqnvMzeYV9n+UBQaj5mJvYBpwe2IqbV10hAaVPG8s
L5Ve+c+10HnQ7KDgd2sDzcRRYZ07m/eLshf/eg2ks+uA0TprajKklx2CFJnNbVpJoGPU0YDRtT4E
mmX/Nrnow0/lVpTPOQZr6QwWNC4sGP1E0GhLduIrRDWGVjZL3lBb7bJAQSjX1eLqzTHrmhjFab5b
8nwJJK29L691IQLFNoNGVvmcAUo8WvTtEAIBmRXdb3mhSAFyGdltC4rfNJBYtukk8YGUdMMEH1Iu
QiDNzgBlHx0ZI0DJZFXKXqTkk5JsQ7WrL5gosKcu+1ibDKVfCz4nuLR0cLBR+n1GOsETLmwtqcHF
lXPjUKfkvMWD+ynTgNp4txi7icZRABXZWCGCYjkA6Bz5giiJGNc5HquDZxOMniuHUDPcgBmICfzR
+hoHbVD/GQKYHnyNps6Gdiwt3/GTYC2hjaC8+SkfyQDtObcxR1lz+sPCnLpVQhrDjKRFLS+Sc+vP
Qz0SYw4eIlYz8+AAufwQM8B+HBT0zRg85Eo3K39QqqXLy81Ggtkd9i9fcB/oI0dl4cZaf/xXvsFf
Ib/0IOri2hjnDVlf1KZZOz7B6F8hAUNmqZ1EbiFRq0gwIra64z4TK3iw5JXSnI1yd9+KrMfatMIp
9OnRsMH9hXfW5PaGaDs90j187f0BkhVuefLPUVRny58P8BVOwJ41mO9eM6DUe9oV10ZbBI92ZNyZ
70zQ6HrPx5Lcw/11f/tPEzGT9jBKzRu/spWmRvmgxH2TuEsL8/zNyrf6QFAcx2JSJ34MxOY/zsZE
mkuU0pGT/9VTAItulSj4GElfpnYJJETb/2IodA9s4o3BhXejsnxYjqJ8Ah4h4Zp1qakyUCMVKEP8
JiaivoP9nN82MokQW7DSvod1bCvufDyui+WP1tBz9JL45CkyuQNXBqM4ubc+Tsl+WhoBW5l1144v
Y3TI/5NN+zXarBPbWmPBsMo+0lXzn89a/ZaHwo7SOcgCSzkhYl4wNop5JaHbh7l+o81x2ANdFyDe
rshWkxN8zFH+U1ItO/4v/1SSc6KCfjrkz+Qs+WC+GsM7Cw1yxs02mJAkAkTYIuj8U5VE8s9gx6uF
3q3FJVvr0jJ46NLTjmMQZSmfSPEwaD5aHmlso7XUFIkQQNM9WWGcdS7KmGz6tXwLqkOk3EGK5S92
sgQsbtsL1TA2kWfvPZC9Tc3DOQmVAtleD3HY9LZmcRCVyTI1sbytGAwS6cWbQ6M9T9neeWEUyGIH
s5MarZQmggPFtIiXeS0MpsIDUBmVc+prVQXHrEihV1CewfdvcsNxIsf2p36YmTDINa6iLoWh0oZe
jAtO3qQvt98ku9/K8FdKLkGVT2XIYB/sGHrwb5TQWhTx7qKfPuOParz7y3ewqO8pSngmhyDmB6pM
axiANAIkrDir43v4n7kcseM3NbzCCLW1BtEGXoCAdUu1Od6ZUQh/tP06YrbkIVPeClkNcldoRIzo
5pZP+MQMRqKN31JpVZYj5mQ49siKj9E1hQUpCS4m39ZQYPaLee1LYjZa3tKRZnu3jieJNQHuuPPv
D9/EhqsTxQM3OirUlrF4YCqGN0Dc9Q+Enh2c/BgDxFX4H44pF5GozZkf7B0mh0cOANJfKPT0tM5N
Pk2p2HthfngmDhUbKde60+w2EkMThX1T/OkfOEjUis8nexthSkq6dCdicqxFx++fT9AN1YfYhmaB
P4n7nTqzQb1uvVwmMFFwX95S9tsx73Y7TKsdvOdZJQzeptca7n8+Clu9z79J/FZ3n37lh5d5mxcE
Pt9cHQZKc7H1TYlkUKOhtZWAtqSdcyavJJOj4kwecCJ0J8BFKxuvpj0aWvjdG+gYbTXMuvxcGNMH
zO7rqU6tJYh9fvOaDz3a7N7DH9GABYPnq6jDe5BrKMS/kNVwjHHZMKXj0j1CHfeq1Lv3cVR8TWXM
H0IN8uNcA/1EaXo6ObQQHJgCKAHPWk6DGVIskk0YK3PwqYOs1b3Ly9i6TBH9OpQKJ0ukWkR+ekev
KQHFBzHrjs3WrliRCwxFCEXsAqQYg1K+exVQRZHLHLd3f2ckpxMJn+aDG3t+BWKJdF0df6Ia0DML
axDj+HFR5V+u6JU0Ccv+aSLUwzTEGEwt9nWF33PIlei7MovV+/4jvtxdSjrbh1ek/Ra3Duni5ppe
VS9VTwGxnPHwbgbqAc5t9ygdAzVz0TKuvqePsTB4g9jjteByQEH4xZuSeR95A28NnoWyVplxgrWE
krl2PGS8gUySn1kKrxyKgch1jmVVvEsrCB5SvMeA23LWNKoPeukvcQd8wEEfC0GTRvDjXr13TA4D
+4QcUqSoAziGJHRkSyv9/CKA4qxn8yD6wJPM5CNINYnYlVGKzZ/HaHoGMt7QwIeCpov2XK9cq88a
yxjOUwbiAt+R2dsTpc9JhS8K9g2sgXVRdGzP7RB426h9t8b7JKnKwnsM5KkpqXSJ59zNTh1wjsZh
o9IuiqrnbKria09mlIHmEOwduuij62NA07hiwHYYYqHGkKOKP6eXdqL7UKbiGlRpktvcl0tfluNA
dUjhIKePd09DuPFWWr+fIijKbpXaSpaH5DdVOBopuE4EDO1zeKZntnckcoDrUsDWdyO6lQe+8GsR
nO/Pe+Elg7Y/dXpCfxWci6zs407QPcGAK+qAurfKv6f7doavKemmgKuD7aPRyZOutkPgxDMipOCy
xYGroTmOXm0tnZymBodAiVfcixdkB7tAi6htXmBLAy82PjPUDqVGvjzMhq6UNIUok3VVn6YaVoYi
hgeqXcjDw2KeoLVhPYnnrgA5GwOZceAXFBJQjLyZ5PbobDz8GB0lJgey+A8Tjsy+vpifea5UHL5x
syUY0R00rLv4peXWVK3agPf0yAI3CEIsXs5EfCuFxUVv96XyvFLzHBAUFUdZxGO4fyEklHrNYIlE
B5CrgaKCwj3fPAigMbdGNhQ6l1zjSxQ9RVr4ZZVZvXwSBunfOj6o1ibGM6dmCbvk+dxQzCPiKVlo
B/air1gSIVgvNJCnLLsJMuJ7p+hPrdGK4T/ADqiBplwnMfWgwOgSmc501Xqtig+s5AWEomsIoRMi
44Gcsxbw3mBolRBajkUWyrT9aXvTtYpG4sdndthYElt0Dst7gF5uyrYHoYhohSFKdBRNcIPaRrgd
RAD0lp/HELorP6qIRDsVGdGdNXeR6e6pcY9vmDWR+GgiLrwTDKOxg1GdMH5k7qF6utnQ3PTvmzeH
s0g4KHYTwn7f/vIHZokuqfyGqNQgCqe5Z1n1QpkO2aVM54gyHns6q1NfuT9va+CTvQEwD+8ekTsI
26YoXO5QVlWuyZ5UcXBRKwoWaVBypoU97enrIIYA/bIpt6cPWzgUW8/QQNaBpZxHN6sDTSaUHADl
9fHYtMHap8cBFIDFHu26zGI2v8/lJYcl5CBh6S7qfH63Q4PUq8Aq7RVWdgZ1Ac4eqa8iTC9gjHgh
Zeq88kfl7YYVuVkH3jciYqpD8LzOJ6JTuwdx01xrCANmww4sNmGBC7IPE6arV6SyG+d5NrglnGqc
PGZQ+/er6g0AOOoMn5gQ9LKDvL8oeIzJrEMj8yL7kXBKmjNZfdMAN09Ieoo057VQxk/uUSDFE55z
ICQSj+IuVp7lRIKQ82SedYivd0/bOxoZYLeGgohcD9eNVP5Z1mo91NORD1oYIqkgHA9igQ6exKcK
aAcDreRb0unlHq/YWljiq8orV5U1OkSuO5TDh1/iWl62nQYtEKExJdePXa4QB/kA9uFf16EqJbRB
3DTEn7unBtyICJUe9icrtMS7tZCwIOxYKjF1r9vQIINvn7BnoSNvj3WKzawQuUH7HWFE97tz6D/I
mFyv50jmavT4WornEF8wBR767iJ0UBgnsIirp54gUUJXx6JhN8W15Zv9Kh7kj7vkO6Rt+McWGqeW
ppqMzcRUcn7LaCqsQAq3CSuSsS2ciItonuYhjAjppP1/iHDaHDj8KB/vI8YT1Ez9CUA5Lmdyk8FQ
tlb6r9KbCDYztEB0XldDuilYVd/hw1fL6ubiY6OWfkEDx4vj/tUaM9sS2IupWd/qjgLc9jh40hwz
sfh+of1szrZE62qF4PD+13yECmVGYi8whq4ylGkD/l9Qe3SLADQ/g0ebjHWaqulYinusss4q5M+i
Z4pTLLhxqZl1gkZl9hEHUMD1F4nzkMkieLXb65D7i1igw1ZgQrp8+LF++bGkGgMx3kTPOJ5Locmm
Z35Dg5En1HJv4kfDOGXAwYw5RhSGjO5hcVLvEkEoLTx2u42AZ44/J0iqb9dvSpaiz5YEu1paDT9A
8u+iqEWehEvNi4jvbZpmasl0lIM60THrLrdW6C/GrRDYrt39K0EgtCgr1agm7pFHhhLO7N15MiAE
l+p4X9W26Anq/aLEPWj2pMhyHwbH54hxj/u8FucBv57tVaZiK4gdLTFvEh3NLOdNp/S5tjvVdiE0
zgsmKmoMiQafOHf7Ya6qmK7/UrKnI9SRwXnudg5HpE0HGx3otZJHIJEqCBodMhEezKle+v+awPQL
MMtPlEpMjTTwQHt6DmCjVnfiB3nwLGBrfO3etKL0YzvbCPKXsEKJLty2rKbO7hLzTvmNcC1/gE/a
stA9OQR6Nor0OheG6/KR7/ISTmhXvoW6pCcKcQq8yL+rHq6f/+78wcE6vu8MXns5ucYGJZ5MLUG9
Mf54aATEqR5JVqXDPC6muN47zfd+gJxSlL07a6X/wS7oFs7NoLQuzt5J0cIBY/ryuox8wO8q2E8n
tdx12wtC/8ovasCdDsU6Yy9s/q8ojNuGmrmlD/mpt8YuEdJaorEFTjw90QTv1CI6qcGWRDJxTq7A
xAPLGTboxgEWqhWPDNbFGHABBjVIqR9U4mNWhped4Q1vLJqop1c4g2G3PzDRoSUAvYwrP6VmtUhp
TwUvXO7oM5ZXk9gfR0f4mgdOT2Obp5x98y5RcvNIqy3JM7Jbbx4ZrQtfkGZOewKs6rKc2qvC1zMJ
SUrTZywLbIy2zR7s7Bp5o2MavY+fdLes6cZj+NS6go23eeT8sxUwx85ovj/S38PDOb0hWesiupuh
BqzJcKHJVlZ5Lg+C2dq/qP91shna5zI/p3rwy4//d7bJHd57geIkCr22Hw8HEWtV3i5iJ7UBLg3V
Wqd2OQd3NEbLndMXbuXglsbFvuK1cZ/SBTAx1VBNdu21fgHpPFwAFJeeLVvOvD3VngVKKplU7iCY
y7WCCyv0ZZhgFYWYUvZjCz5gq5kaMeGCuXjdkxz+aYxXEqHz+p/vRVR0kQ7Gre2Ruy/MEgIG+xvf
6NR3ww3IVCiD8vZWYIrzi6/q6glgHoUA4m5dZeBImdE289l0InIYNJbty0dDQIZGeFREMaRe7ZUy
mpgxdVdm5SFzzgPTyzwuDX4LkfHUtku4mTKLQtz1Zo1pDgbamXddEI+K/6d1VPBNfxQYPFFwsr2i
GDvNafxUSUo5GXPQKqiQySVoCZrIQulo4c/H5OdcYnVtDXiodboFVTUlte1RaUcvTGK5fgKAeBPx
gf/AfIHGau5WWe+X047qTpgeDRW0aKNocQQRPdm/fQcqSIoA6zwLdeLmgjfCykJ2A51pwiDjvbrK
StfovQ429XImZ5YvQyX7zYYKRgZXRulSZ/iAHXRWecOPARAvmgXMwbJXBQIVVE51WBbsjF5JolF6
0VmbRlIKA69jfj6IqPhe33EAQpC+GGRQYLDFL20O1IrMuGslT8qYxzyfvMXPwRAC5Ynn8SaGdrQV
5eT/DsoUdkt+J8f3kaugsVsB6/DoiTwZjck+/eQTqQdt8wEy9yCLgW2/v0LoP5nNTAa2THFhiARA
p9vGU56FWYbguhWtqtMydoNqepOTGEfJYyDFgFlKLcX3qfo7zF2Ntn0kGToBviRcI+oo7yDnZmC9
8qi0d/PGVT3Znwu78A/y627PA1qbOQtrWWOjnJjJi2Rgl0GvVUZc1OoOOFFGg7Qrv8bZKfLSkCf4
PFWO9OfURAXfHTLJ92lkELFsf9GQ3OegDaOyYRLoOVvcnk7zFkkilrPWNHixyGvdQ3Vhcxbv0NqC
xH/vSOO320OHtj5RiOZpItCty/GG1sZYlckw2jtXDnDdNLaK0eYylqK9bhOaFr0hCRcWaqciZpVq
xhW1DTjmldUU4aQkrl9bhoVuGF/ESv23wQVznGkMIDFtm/Lm/RfM8Q1EhUr+Pxa+VVqN9M1jqb6N
LcX5ONIGslz7wbBbBcakhoTcJk5THkaaVlHVJERvU6S8I8wmFC/Y0x9YXS2Y2Aj9tTjK/tw0oZsb
9T8BxCG9dc5esR5WvEjEiPW84RnQP4wH0sJZmsEmA2U23LtTSyh1T1m8t/WZETnbJkv4TyL3Hi+x
iTFzfIe/LwfZ3mb4JY8yjD10QaI2c2h71S1OquSSJhqP77RH+i9sBpYGALWiaHm/W5vl/95oLPVR
PFf1wdc5iPuJ8YosdHzCGidTWT7T6bF28opKaEJve17ZAd60LdJf+1XGFcSpxe5wuxcOBN0HBSo2
LUxiQVvljxNpjw9qCDAvMBOffJ5UxX2pscpP2s79ASgK1vvxDLFIM728gs7FMAr1TC2UQbm+tYcj
JgI2h/5N8irX2rmsosHG87aE9b7/xZZfLlxsZJh0SmTqFZfgG/yJ44psvzJyED3Wx/4l0srOtEe3
XWF1Bc5o2y+M6RD3KOOGud/yEdZNgv2Hk8wkN81/5GD57OGXUU2x5BXeexwArb7pOS+K2bR1e/YQ
NFzt+abUctqcsrP0NtNcHGVdW5xrb7i9Ne9NwoHr7SE+VlJuh0WXgMpRdsWdaUFlFwW98PJAN8B+
g1uHdUqGJNVGLxEu2NM1+kwxE4KKyjgyWNbpAfAtzaW6QGMKPKvuQaoowyflmz8iJQTCwoRQ/4KY
lWNXfsUezFPMc1o9/qp69F2w9Z+WJMEfdcwRsJJLhvUhnUuv1Tbhdu8VEAdv+CnPPLo9uKIdmfCA
P0fCLE+NPehaQI+OpCfijpk/pc3egAm4cDcvehPNOnmBCA30TAKPyMdrp95A8EWQEgsiRQr0ZuRp
UEzjKydEACtovoyLM2k189f6X1/dJikYUQClTzDL/9deQItBNK1ST6wmQ6TP4I/be/zQ7rlg01R0
wcDY99bzJrhS0VEo1OTPINSrLqcK2Y+v1v5Me1MHlDrF4amR5OPgBwSWtIiZWbrx49DQGq/cjx+O
NP5tjbI8r9JLUQtk4pK0tu5vi2vW/8YwQuOqQuVGRiy4FHEAj456iyozPCIXkoSsFJX09Dg/TXPD
78H0MMaAdrN+3nW7geHLyUaOOCQ1+PwbCYI3dbthMB7Yc+Fhu94ZdiabHK/aCiwGFt4igj0G0FQr
8abOJ8AH87HpA73wObIe/78NjrmJ+b24nFlSEmKIulg84cbmUhAf/SRK3MEkMXefVLW/fi1Mbj0Q
R8W5Zb7g4RYr64d3TRLX1PyW9N4eqcTwXLkvMxBsPMmvFvAj6K/YjnZ7OafO57RCmn3w5Sb2DwQa
SrStdzvImckdgJZf648BMXfFvfDv27IHIaKAIvlSIYdKXAwU7r1qwUoImYCu1XQlNQD85I8j8a8L
3EbGmrtC/lX51Z8gWK8HGmAxvu3/j/VrBiPk8g66AIXvb1BueUpGEduW4zw6XcO5Gl4I0B9d6oon
VmddwLjAYmf0rEGl5y5WqRQVWRtxKUgVXJdcGsImkzCCuvhYgp+QyYBohilCGIL8n5VA6hBft24I
AQ0cEW+DyBVrYVRS7Gp6becwSojen3TConBe1zNqVrgfdqtN+TTsa++PXoe/lbNdYRIn0L4/gp3h
CgFx/JTsDjwJeieNcrbPF9ri4mqM1H+UvsAiTClSuI9m9CSxQPLR6K3PRhnZO+/kJxj4X5Mf5kQo
gXnI7cE53v0c4GA7k9CGHVGvgjR9C8kPvFaPJCfjmM6c6iDQIGk5DBOzltrFOHRTvXhqvOGonkga
YsonKOz8t83z5d4z8KpnxtUo++VtBlOUb6NZmAMaB4BGTqbgJQS8LACmj3+cOS2NX2/FqKmPdxQe
xUrSv4ud01+XP+GVEmBkjbVs92MreTdLFmWlFsLGpkYeurYZxUtpSgFLaQ1l48C/3D4XuSEfZ+nw
3TXibhgEpjlW9hxAMNMMOnq/ThL38vmmSADw0einiUH584n7NhS1I54O/hdT/XgHWuB38Ruq23b3
x1/OkeOIieM0Zmn+LeENNSPaeL/oAhSw0alk6XkiQLyYcfcljuzUNWmcuCphc03kbnQdrFtfv0WG
uz0sqeiPeRjNBAdmZeoFCdDxo4FQ6MKWQh5xtGxRyAZrHctJ4A1zwo1ybShdIlVY/f6Qbpy66ph8
KWRy2c5PW4i25ewKThI29MN50daxeC2/iM1NJ9/cjHx+TijR89e+wQCTvk7sWqKB30nLr3HHJQDF
v0Bpr1Qs7FPIT6fA5uoFeSC+gkEAPLg6e8tRDR6JDSrNFHryxZ1jeSXAp0iKukZU1XdI7VRwHC4S
ZKJLypzrUIOhYIFjnBW8sWtzhCe0CGCRusyVKP9EjkH+ouip9K+G3TQYlOP7IQqdYPu40TBOGMjH
zmjTHZk/t6Ji0+rBIZva2YQFRm7IfuAzTBNky/MDZ/tsfeqK1AuQGdub4bPosAEpIEMztaLuFWyr
y19gqVs3pK9FouphmuqQ9Ctk3kPQZZnRQmXeuIQvpMF69YgA/lZ3/S1xGbmrgrYHJLfW8rXxIxAt
zdtzwg0j4RNvHFNcx24JhBbccL7yDyVI+IWqq4UgNBaa6LwHRhlktZQmXXVXW98DD5HOeIcoxqrb
pzMop8o9nVEqaB6de83gscPh1DRvPPn0awLtzL01HqoQVgPJuUP9lL3fOvyQAQoD4Qu3yCNZF/fC
hgi8k0qNSXCwVWBsG4DbapO1DK9XR3iGBwnE2Lzi7Q3aXwD0Qwdqu2Qt60giFnEdNuIRXqV4qrEq
pbe6NoCqvotL3TjSqR7RZFU0BgKWZEilk7rxNLu9OsjEkuf0vCZA1UU+Vg/4PcHUSfiHwD4MHEkA
XmVMgi1ugYV/FeO+MUHHDI0Mabb2kpBOq2RT7lXq53GjMBM2hDZtSBg9Nvdqtys2D8z+THt6XcBH
k/CsplEhQ0O0Cj2OANrJ4Y5pSWxLsP16UpIM7sn41iOKJoK0WbUL/omTghowTO+mbAfpS0fD+4/9
sBt/6F9ekGR002x//9bkKJTbvyIYntTU/Pfm03AlEC9wakJLgUKYF0Bx1BczA754RY/C4d9kLAQf
rGRefK9xq+q2813D1zFszuOfc3TRRecep3MKu8ru9bl6qA7cxu81KykKzn7L2BLFghliN9qLP4la
+4Kr9Q9eCXDjNI4ST4/XmBDWjufdUEO8Of0Zlz3e9Vs2X7OoMV5PZIUFD8h+a3JkAaMwPvJPK9aH
+3nvXHKxsaLgu5mWHiMWxGSTnet6KZGw4+63mJ1ZMGxVFrvfhIFJ19N+eXEmrbAAbeWYu+M0FaZp
gtVg0vs9avp2XESL796BWSrx9V9g46pdrVXjQ+UL/R7UKZScJTYgTN84zGN8OnTgyDbkgL8PlIqU
3M+iOc5e0c/aBCOVUgtmkacRQSsB1ycQ+bjvjdyZ0UYWTDivnszvn4c6d8BRfYSKoNHLjim2NRpe
fcY3LG3BJWTRjp8GVd+FOUyRJHfRFQoqu/1z2Xk058khv7/5kl1kkOBrNZsWzDNc4GUNjgEW7Ev5
n4+uEIbPBz2g4ZPuw9ii/IjAqKW7EEwkx6IaCF8n90+LQcEekwB//vAcjL5JeyOf6zUvtzjkvCEw
sNBVAcWGBspP6IafPm9nynfI+nccGxt6CKos+8jh4vyYZUzAn4O9DuPeTPIp95/Q5hdhYv8XiHli
LZw/F60vGQFpzq8UQ8hLxXbofNHSj9B9MEbcD3TdRsksnzikZt+4Anfhof3cBTg2qVLkopFAb20E
avv8agnUrGkZVp9rHhh9QRJEL4p2ngRV6SOnNA4EsJp7V4hFMTwuHb1UeynENhEWTH9eHumSYN58
kE+t1eZbDSwkQP2ctm3GlnfGr+bx1yVqMo07NSeti+NgpS3ePddlizraWXQHINYcWZWUJWc4rvQx
y+sE3LbDOnIYf+Ax5pn1xglStG0ZWv4BJjGrOBBqtKf6oXbNqfpaGd8Rw9J239+NYvOXyTlReUTE
kKsywnuc+zMJmE9fcMdS7wdozDfoepM2nmDcE5gjAgp2kWLm+V9qE/BslvZnGMjmVzH0DAAApVoA
OaqkCSm2DD+c2WyZAVc1ksblvKPOWDyUFcJO9Ks1jeEFO3gLifZWPnlP+nQCokOVdrxnGf9ESFSm
Uw0IqLlW8JZVmQ9xId2lYNkMk6nk4unI+qmQP3f1/63LXMFdvM0Fk0YObq4dwquZ9hoIetV20bkO
5+MntVj2U5Fbe2X/WM1JqODS9MJzt1SuX8AGXrQO6IH54bWWfm2/eWSn6u6q2s5qkW9qT2iisNe8
AHCo04TeOoQKlcIOXQcT8dmDiyaQ2Owjv7uH7tKsFOrUdpwWYyuBAxiqfmNS9sL1ldRKo4BKn076
1HbsulFuoDySxBdccXBH5OdlBq7Ia6Qi/x4Lrg+IRsupX+s8MFzluTD1lb6grGc35TZnJHtJCpS2
vTxYb06kooc99eVGXzvCannSKjiI5Ya9PA1aXVQWqDp7M/B1/+GwbZKpFQKNjQygX8bV6/3n27Nz
eEf5E8e1wxuupuF2skk7WY/106R3225trIXUKgIpoBZUmJ1XM2Sk6XegK9nP5VINv852YAM6CZpD
zL5MMCY00YWsOouXd5ML34Yf5p59Kx92hX5ocjLiqgS22pVOFBhm3ASLwXEzOea5cXZsgRtVobxM
04H23r5KxnShrD2k7cLcPT7ERXlcB2m7ZjUsDLQekZJrEsXdSgvoTFV5z/DKgiTCtFI9fTtgZzVe
GjN5EYE7DSvdwnS5Bv56waVgEQMMewnN3x8DPgvVMpx8XQMSfT/gRzAB45dXCJia2yQEsWwuAC5H
/4erXS0PbsGLL6iDXXOgLXJp/uY4DYysVSN7lSXO5NE/IxOcyXGvIzC0/TedBmdBJhhGaf4qsFc2
Y8nvN6L75K4LH6iLNxdkEYhknTuZxL4ElnNjzd5+Hd738SKC9qojac9R9JevorN647wovVVi261/
4cha4mykb16T7+9TkA7NIZ1FiUEWX3T0nRtyNOUeFUI1aQ/c6fS65VI/qDyw+mKl0tlh7CNhej1s
/pj2XkMRFqLvMlDhat2y/yl9mnF7GXgqo1L0N+l4RXhOVz6N+zl2YNMipFDIo/gaYn9M9k9BlP3e
dekPDL1zC/ZSSIXmtE73YQLXhltPitiy4THj0SSvz2rEpkOtkxOpVd52JPIk9apTp+sLrLgcvu+J
87E9O04D60aCHydn5QYP1y7j4aL72d7/rtP1dPtt6I3uDamWityqk0T8zTYSDYxzI1MsM/p9U9PK
y3dsKplEVZKgNQ8635/egeHhmoA4AupW6eUbBydAQyYCVX3UYEvtMCXEyfbTiDUuWJBPs24lNRab
0pdKLKDEqblwcR83gZlvI0DFDA5NIJxcxRg0WZ+A1yEtWg1H/Mw0qtbGPCcN83shcShb+7shNx5f
54fQPW+/1hTZm1jloy7OQDvf8/w7IghaVauu200tytjEeh0/XcgS86+/QWuLsiLp2+JaoN/SVine
lNGlYmn/MHQZRa1C8qAqhdrVlZFg8TFkdPOqVxCSxwu1vBjEzNwTIHc91hwjTWuYHYaS/vujzMuB
Bs/1iUMFkuqTwsURCTtyuX8qr5m0UF0gPZBPmL9Sc7Kpsy6Y2tceFcApnifetJUegyO1MvwQ5Her
S+4W3mfxbnvlbH1AWbwTbW73E+7OoAHn88IwvbTx8G7ZaSpLpQIjmqfNSJIEec40wQa5W4EIU8T1
BNlmPFx9IxXFnTTwdB0wM/smwIDY6sSp2cDricm+u/vXk/kV69GHCc7ppmzEoHzKluXTFiftVnV1
y2lX/BfGX7T2wNGurC3PQuzzXJ0OXX9O+8HJYZAE5gDg5jAnw2iDAeuVFG+Sk9/7pw1c9Ozb+2IL
4GbybPot6Y+8oV5QmFy8zeIs+0cN/7VWmvIqZz4yxOJdZilGaG47GmfTMol3m52uc7yoEwR+ddr+
XQo68Pc3QL+vz5CkARk83k4V+iMf/7SeQjp1Q+7iRTdtAH5q20G683TxWSgE2pBIChXmEbwtxP1i
fcajsle3LhWXqSTFvN4K4WMatxutiKe/ZLUkrzi37DK0jIrrdnwXTtCPiP+9AvbNb9LvXIHYIyzc
grdjHcnN+AoY9Rg7P7vNzyh60A7hdNzxti0LhjqCvnueAn7OvvWBSYX/DyzM/2vxYbplFzBQ5aVL
vs+nyRuGEdPsSh/lFyNdlPA/PTgXVU3KHeIUq5nK8Cj+o4I7aOxTgey5LFQB7Xm2qUDcbQI5PKiQ
zRuHx6pUtIpgCPKjOBf1SyZ5D/McsFsTa6vnWfUojbLv0fdHwGXcd+pS4GfqQh/CcpxmkwjNW7d+
ZyyrDJ+rDFb90VxeiacOxMcu17aUPjqtwupL2kIDVGD16twlY/1JOLEgBw7On+Yxwr4iTL8dw00Q
t4reFeqQf0nPwRTjUhvElJo0O3wKv7JfKBi+qnUAR8PpHKJx/n5RkrC6v+m1TsLRbYb4gWxgAm3j
66UpeXBr7eHgCy9sEBdgDocOTi5g46lNDuKwq1ZOWvHFAiZlqbIW0+cSJug24Zb9ZqzIRkd4ZhqE
1E65WVqJUex9qm/8bUcA23ghRDQNMhbwq0HqLGjLBQpHpEmjFEzysSXsI5pEfU8kHhH0JsB8Xt1+
YqEKPE4RBbL8i1YR7RDx/lJk7y86R3hDmyKnjkRy5P4aV+qvCju0Ht/9zBe0NC8g4eGfVu39XVrV
OoK9K+BcqZcQ8ytE1D9CR51KlIK6pn1Qlv8iDkba5D8NYGCow3W7dUnBJG9PCpSnC7XCHW+ZqwbP
ID5aP+GX3U2YmfGalgxC2Ny3sNGJ47S+ziYMjz24Z53U/Avpw6IaV/iSs8LEF0aOeb6tjvMQICnA
NB8zbIdVQcEhUVzf0+acpQ2RMv81vMPHhwsHdXELUu/ZELWdgGCZeKuu/4fPOBVXes9UXUym5AJp
avi8DxtNpmieXxPyiCQeSvYS1hMOhu2e6AB7GbXfxLzFmHe8R3l7B+LGSO7WdTQktY4Pc/rzBTgn
yg4dqrSRz/9TgW9ItvYVuhqLJdIfurb6gG2XhBHzqdL60nbVHRIlndQqNlI+MuKK4a0MAqlCS+Wk
r4ewMASf0aYvodsngpyjOE26mHu+msO+e/WQGB7V4Te45qN6RXVSMPSiiEkupzHjO7HCwJ22toJU
/mbVIuUcjzjieidAla2B8jGHZti07E4rcPIPnO+mLUtHGeXzcCEVGR75le7SgYcYrr4XyR2s+KDC
p4ftVKz44JzD1nM1Z8NHE/1xtE7lwioKYv6bhlt57TWiV8gPOGUINR+Lsk9oNM252E931Ucl7Hv6
fM1x8NcfwjlmizMEwnRGDk5T6wYpG8k81hr0RyupKSxHrLkppp6rzJDtkZn1GeFEgXXVR74tciYi
KoJl8OQ322M+EQSKfvjnDvKHj1CFSPiVPn5WHT/U4YxFO/oVGPV7XPl9U5PKZKz0vklEfMvK0PPd
I7QEqLzq+mM8nwn3K5SmmzCQjnW4cSXqwVSMv1Gh6gOSVWZxRhiqQltnbvTdUCPDpqNZV7440bVO
XJbXwA51zwX44OS0sPl1VhJXDOmxedNxDE8n4truhyr1UNj4eN/UQUkrjhotcLg0c5ZDQBbGilbq
eJ+GYuLB+AfCGgPH5NUO7fLGUkBkKkKmkIe7hkblMbZLbLW/l3WiqAtBMX95gn5P92q+VAqzpSTN
pS0TZJchUY/qsRdXNM1tVYRVVKnupW2xQkzvEGGYqsJRMSEqojI1FPo7VUvPdUgnt27zuJKPandK
uYf9JPBqtn10UkQ0Pmb/0+WdxVTzBFtSiwWKZ3LUWy+8TAgWDrOgzGsBnZpYb3FExwqlTnYL+KQv
SQeuYcsGvTMNzA0HeVCJXm+OXJi+HhxffBeAwMRwgXgPlw4ZhEVqn+bwUzZ0udlbdJbHRCxILpet
C4iBws55AOtgnT9WseTawBoZbETylE0DMFpbdSy+5dbWORjGfMB/7Uy94qhCwrjv+KP67tuZOOOu
GRQ1a/MfGdZKSZWFHGi6y++D1yUoTRKfe2JxK3LuzgHSFT0fp+ATtXZou+xFBaRnfjufgIUpaGOC
mqNM923HDoSTkve7knOZ1pYhvsrAItqqzIlUA2hAerN8HYMxtRcIgm6BfG1dQx8VgMCs4LFcVhdS
Wr6ZflU8OeA+m+qr1Q6itD1T3ZC2xXmUNJgJy1iE6PC0NBJ6d1RxWKyxFdgIwqp/vwROsF/J7GMV
79vtG+0vJfM+OklVVKNTfXSfGZPrivVfm68yjFNhB+prCisT82KcIPIzXC6mw5SNRpOafiItyrc3
ta3/q8+1k4LzrCCMFFFdk+T16mgZQu8LeSij8m6rztq8YDfgExKEl7YR1gOTRwY4pqbGHrCyA6U7
CyTtJcTmQKJ5CC+Ful8RScc0cOvFxiGMQwHNVbBrVpQTj7cPS6LCi4FIDKUdJzrvFshfb/MiAMRM
rW81SlZEIqJJT+HAyi58YYTVzXl183mzZfasmUBWkeVyicpUJSYjQrr1gmrP3YTOGUjWHNBIMdPC
yk54RH/iaVaV/ExwVhFrxw0gYlppvkwpWJR8j68/+7nljL3jF+Brqr5T37p8W39NAHZ/VBUhThxO
P+//4y7bLe8GFtRsP4ufJBCisuV2U8jzhssHGp+u2b9x/ygAH/rWnITpIhde6KgVyFhoUUvZRL4j
kZpoCkKQAbbaKD3UtSH1safrBZHSDZfSIi6FogktmQx8vAGQ5t4eDxN6Kw9CiM4QZIS+1ZSGAmn+
MxMNQ4a22jzVkAAq0n6yjSUkgAr4Hd76RvT0C47bWaZqBHkgACGEFcjkfnR2zuyxBAY3NxpMdYrV
s1VVk1bx/eysBjbP2vsAf0NV6gNvN3Ew3Kar8ANH53smgPKTt5LH3Inc6MrDwEA1Enag9lkNhkOK
qTGLir3NFTuqEb5cgANX+GRUdr51c0q/JIzof9t81PHF/wnMvjOCQltGowmSmpMJ6+QAfdsumSOA
xNg3PuGJAMmAGDWVGazjrMU81W2LVxtNk/K8JAvP+R+q+hqHXHCG3/fZetzrIZ7ZXbRJmTD8KSne
vaLzGPCeKxP9PjmyPOSPM5xqtFWYar0ng/ZbG+PAo/jPipbxfGB/8A8WtaHCrJ2/tCxRxYTCddXn
++rAH4n4vbkghtgeuxHx0MwE9PRuXFsHCSJF7nIMoSLgHJZbygBPNfgjp2sOSWPlyPzqjio0wOfP
T3y9stcJ7q4ZFyyqHhwY8tz3ljEIO8ZdFaKBBtI/AOHTi3TC
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[0]_0\ : out STD_LOGIC;
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[15]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair89";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair90";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[15]_0\(6 downto 0) <= \^freq_cnt_o_reg[15]_0\(6 downto 0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[0]_0\
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[16]_0\(5)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => \freq_cnt_o_reg[16]_0\(4)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[16]_0\(3)
    );
cpll_cal_state2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \freq_cnt_o_reg[16]_0\(2)
    );
cpll_cal_state2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[16]_0\(1)
    );
cpll_cal_state2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      O => DI(5)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => DI(4)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(7)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[16]_0\(6)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \^freq_cnt_o_reg[15]_0\(4),
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \freq_cnt_o_reg_n_0_[9]\,
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[14]_0\(4)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \^freq_cnt_o_reg[15]_0\(6)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \^freq_cnt_o_reg[15]_0\(5)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \^freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \^freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \^freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \^freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => \freq_cnt_o_reg[14]_0\(5)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gtwiz_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair138";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair146";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair136";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync,
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0)
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      txusrclk2_in(0) => txusrclk2_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(13),
      I2 => sm_reset_rx_cdr_to_ctr_reg(15),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(4),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(5),
      I1 => sm_reset_rx_cdr_to_ctr_reg(2),
      I2 => sm_reset_rx_cdr_to_ctr_reg(3),
      I3 => sm_reset_rx_cdr_to_ctr_reg(18),
      I4 => sm_reset_rx_cdr_to_ctr_reg(0),
      I5 => sm_reset_rx_cdr_to_ctr_reg(1),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(17),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(19),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(12),
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(9),
      I3 => sm_reset_rx_cdr_to_ctr_reg(7),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(5),
      I3 => sm_reset_rx_pll_timer_ctr_reg(6),
      I4 => sm_reset_rx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(3),
      I3 => sm_reset_rx_pll_timer_ctr_reg(4),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(5),
      I3 => sm_reset_tx_pll_timer_ctr_reg(6),
      I4 => sm_reset_tx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(3),
      I3 => sm_reset_tx_pll_timer_ctr_reg(4),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_MODULE is
  port (
    CLK : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    bufg_gt_clr_delayed : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_MODULE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_MODULE is
begin
ultrascale_tx_userclk_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_tx_userclk
     port map (
      bufg_gt_clr_delayed => bufg_gt_clr_delayed,
      \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ => CLK,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      sync_clk_out => sync_clk_out,
      tx_out_clk => tx_out_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_GLOBAL_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gen_na_idles_i : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    channel_up_tx_if : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_1 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    CLK : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXDATAVALID_IN : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_pe_data_v_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_GLOBAL_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_GLOBAL_LOGIC is
  signal \^channel_up_tx_if\ : STD_LOGIC;
  signal \^gen_ch_bond_i\ : STD_LOGIC;
begin
  channel_up_tx_if <= \^channel_up_tx_if\;
  gen_ch_bond_i <= \^gen_ch_bond_i\;
channel_bond_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_BOND_GEN
     port map (
      CLK => CLK,
      TXDATAVALID_IN => TXDATAVALID_IN,
      \free_count_r_reg[4]_0\(0) => CHANNEL_UP_RX_IF_reg_2(0),
      gen_ch_bond_i => \^gen_ch_bond_i\,
      gen_ch_bond_int_reg_0 => \^channel_up_tx_if\
    );
channel_err_detect_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_ERR_DETECT
     port map (
      CLK => CLK,
      hard_err => hard_err,
      hard_err_i => hard_err_i
    );
channel_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CHANNEL_INIT_SM
     port map (
      CHANNEL_UP_RX_IF_reg_0 => CHANNEL_UP_RX_IF_reg,
      CHANNEL_UP_RX_IF_reg_1 => CHANNEL_UP_RX_IF_reg_0,
      CHANNEL_UP_RX_IF_reg_2 => CHANNEL_UP_RX_IF_reg_1,
      CHANNEL_UP_RX_IF_reg_3(0) => CHANNEL_UP_RX_IF_reg_2(0),
      CHANNEL_UP_TX_IF_reg_0 => \^channel_up_tx_if\,
      CLK => CLK,
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      R0 => R0,
      RX_IDLE => RX_IDLE,
      SR(0) => SR(0),
      gen_cc_flop_0_i(1 downto 0) => gen_cc_flop_0_i(1 downto 0),
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => \^gen_ch_bond_i\,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => reset_lanes_c,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rx_pe_data_v_i => rx_pe_data_v_i,
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg_0(0) => gen_na_idles_i,
      wait_for_lane_up_r_reg_1 => wait_for_lane_up_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_LANE_INIT_SM is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    check_polarity_r_reg_0 : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_LANE_INIT_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_LANE_INIT_SM is
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal \^check_polarity_r_reg_0\ : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^lane_up_flop_i_0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal \next_begin_c_inferred__1/i__n_0\ : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_4_n_0 : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair2";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of lane_up_flop_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of \next_begin_c_inferred__1/i_\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair0";
begin
  check_polarity_r_reg_0 <= \^check_polarity_r_reg_0\;
  lane_up_flop_i_0 <= \^lane_up_flop_i_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ready_r,
      Q => enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => CLK,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000A0A"
    )
        port map (
      I0 => align_r_i_2_n_0,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i,
      I4 => polarity_r,
      I5 => align_r,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => reset_lanes_i,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^check_polarity_r_reg_0\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^check_polarity_r_reg_0\,
      R => SR(0)
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ready_r,
      Q => \^lane_up_flop_i_0\,
      R => SR(0)
    );
\next_begin_c_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => \next_begin_c_inferred__1/i__n_0\
    );
polarity_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C04040000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i,
      I4 => polarity_r,
      I5 => align_r,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => SR(0)
    );
ready_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => reset_lanes_i,
      I2 => begin_r,
      O => ready_r_i_4_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^lane_up_flop_i_0\,
      I1 => gen_na_idles_i,
      I2 => SR(0),
      O => reset_lanes_c
    );
rst_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14140414"
    )
        port map (
      I0 => rst_r_i_2_n_0,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => count_8d_done_r,
      I4 => reset_lanes_i,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => align_r,
      I1 => ready_r,
      I2 => polarity_r,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync_57
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      SYSTEM_RESET_reg => u_cdc_rxlossofsync_in_n_2,
      align_r => align_r,
      begin_r_reg => \next_begin_c_inferred__1/i__n_0\,
      in0 => in0,
      next_begin_c => next_begin_c,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => ready_r_i_4_n_0,
      reset_lanes_i => reset_lanes_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => \^rx_polarity_r_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RESET_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r_reg0 : out STD_LOGIC;
    reset_count_r0 : out STD_LOGIC;
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    tx_reset_i : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RESET_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RESET_LOGIC is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ready_r_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of wait_for_lane_up_r_i_1 : label is "soft_lutpair11";
begin
  SR(0) <= \^sr\(0);
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_from_support,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^sr\(0),
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => hard_err_i,
      O => ready_r_reg0
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sr\(0),
      I1 => tx_reset_i,
      O => reset_count_r0
    );
u_link_rst_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_53
     port map (
      CLK => CLK,
      link_reset_out => link_reset_out,
      link_reset_sync => link_reset_sync
    );
u_pd_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_54
     port map (
      CLK => CLK,
      power_down => power_down,
      power_down_sync => power_down_sync
    );
u_rst_done_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_55
     port map (
      CLK => CLK,
      fsm_resetdone_sync => fsm_resetdone_sync,
      in0 => in0
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sr\(0),
      I1 => wait_for_lane_up_r_reg,
      O => SYSTEM_RESET_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_SRC_RDY_N_reg_inv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM is
begin
rx_stream_datapath_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM_DATAPATH
     port map (
      CLK => CLK,
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      RX_SRC_RDY_N_reg_inv_0 => RX_SRC_RDY_N_reg_inv,
      SR(0) => SR(0),
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SUPPORT_RESET_LOGIC is
  port (
    sysreset_from_support : out STD_LOGIC;
    \dly_gt_rst_r_reg[18]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debounce_gt_rst_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SUPPORT_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute async_reg : string;
  attribute async_reg of debounce_gt_rst_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of debounce_gt_rst_r : signal is "no";
  signal \dly_gt_rst_r_reg[17]_srl18_n_0\ : STD_LOGIC;
  signal gt_rst_r : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal u_rst_sync_gt_n_0 : STD_LOGIC;
  signal \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[3]\ : label is "no";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 ";
begin
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_debounce_r(2),
      I1 => reset_debounce_r(3),
      I2 => reset_debounce_r(0),
      I3 => reset_debounce_r(1),
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => sysreset_from_support,
      R => '0'
    );
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \debounce_gt_rst_r_reg[0]_0\(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
\dly_gt_rst_r_reg[17]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"0003FFFF"
    )
        port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => init_clk,
      D => gt_rst_r,
      Q => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q31 => \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\
    );
\dly_gt_rst_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q => \dly_gt_rst_r_reg[18]_0\,
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(0),
      I3 => debounce_gt_rst_r(1),
      O => gt_rst_r0_n_0
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => gt_rst_r,
      R => '0'
    );
\reset_debounce_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => reset_debounce_r(0),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(0),
      Q => reset_debounce_r(1),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(1),
      Q => reset_debounce_r(2),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(2),
      Q => reset_debounce_r(3),
      S => u_rst_sync_gt_n_0
    );
u_rst_sync_gt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_58
     port map (
      CLK => CLK,
      SS(0) => u_rst_sync_gt_n_0,
      in0 => gt_rst_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_GEN is
  port (
    stg5_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_DATA_reg[44]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[59]_0\ : in STD_LOGIC;
    \TX_DATA_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_GEN is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \TX_DATA[62]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^stg5_reg\ : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 58 to 63 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
  signal u_pma_init_data_sync_n_6 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
  stg5_reg <= \^stg5_reg\;
\TX_DATA[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEF00000000"
    )
        port map (
      I0 => gen_ch_bond_i,
      I1 => gen_cc_i,
      I2 => tx_pe_data_v_i,
      I3 => gen_na_idles_i,
      I4 => \^stg5_reg\,
      I5 => txdatavalid_symgen_i,
      O => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(52),
      Q => tx_data_i(63),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(46),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(47),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(48),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(49),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(50),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(51),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(36),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(37),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(38),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(39),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(53),
      Q => tx_data_i(62),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(40),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(41),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(42),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(43),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(28),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(29),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(30),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(31),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(32),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(33),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(54),
      Q => tx_data_i(61),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(34),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(35),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(20),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(21),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(22),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(23),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(24),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(25),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(26),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(27),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(55),
      Q => tx_data_i(60),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(12),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(13),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(14),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(15),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(16),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(17),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(18),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(19),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(8),
      Q => \^tx_data_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(9),
      Q => \^tx_data_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(56),
      Q => tx_data_i(59),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(10),
      Q => \^tx_data_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(11),
      Q => \^tx_data_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(0),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(1),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(2),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(3),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(0),
      Q => \^tx_data_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(1),
      Q => \^tx_data_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(2),
      Q => \^tx_data_reg[63]_0\(52),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_3,
      Q => \^tx_data_reg[63]_0\(53),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(57),
      Q => tx_data_i(58),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_4,
      Q => \^tx_data_reg[63]_0\(54),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_5,
      Q => \^tx_data_reg[63]_0\(55),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_6,
      Q => \^tx_data_reg[63]_0\(56),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(7),
      Q => \^tx_data_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(58),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(59),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(44),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(45),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_2,
      Q => \^d\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^d\(1),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(0),
      I2 => tx_data_i(63),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(6),
      O => \TX_DATA_reg[44]_0\(0)
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(1),
      I2 => tx_data_i(62),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(7),
      O => \TX_DATA_reg[44]_0\(1)
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(2),
      I2 => tx_data_i(61),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(8),
      O => \TX_DATA_reg[44]_0\(2)
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(3),
      I2 => tx_data_i(60),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(9),
      O => \TX_DATA_reg[44]_0\(3)
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(4),
      I2 => tx_data_i(59),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(10),
      O => \TX_DATA_reg[44]_0\(4)
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(5),
      I2 => tx_data_i(58),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(11),
      O => \TX_DATA_reg[44]_0\(5)
    );
u_pma_init_data_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_56
     port map (
      CLK => CLK,
      D(1 downto 0) => \^d\(1 downto 0),
      Q(3 downto 0) => Q(6 downto 3),
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      gen_na_idles_i => gen_na_idles_i,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg,
      stg5_reg_0 => \^stg5_reg\,
      stg5_reg_1 => u_pma_init_data_sync_n_2,
      stg5_reg_2 => u_pma_init_data_sync_n_3,
      stg5_reg_3 => u_pma_init_data_sync_n_4,
      stg5_reg_4 => u_pma_init_data_sync_n_5,
      stg5_reg_5 => u_pma_init_data_sync_n_6,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    tx_pe_data_v_i : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    wait_for_lane_up_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gen_cc_flop_0_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    TX_PE_DATA_V_reg : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    R0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_dst_rdy_n_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    extend_cc_r_reg : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM is
  signal \^gen_cc_flop_0_i\ : STD_LOGIC;
  signal \^tx_pe_data_v_i\ : STD_LOGIC;
  signal tx_stream_control_sm_i_n_6 : STD_LOGIC;
begin
  gen_cc_flop_0_i <= \^gen_cc_flop_0_i\;
  tx_pe_data_v_i <= \^tx_pe_data_v_i\;
tx_stream_control_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_CONTROL_SM
     port map (
      CLK => CLK,
      R0 => R0,
      \TX_DATA_reg[63]\ => \^tx_pe_data_v_i\,
      TX_PE_DATA_V_reg => TX_PE_DATA_V_reg,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => do_cc_r,
      do_cc_r_reg0 => do_cc_r_reg0,
      extend_cc_r => extend_cc_r,
      extend_cc_r_reg_0 => extend_cc_r_reg,
      gen_cc_flop_0_i_0 => \^gen_cc_flop_0_i\,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_tx_tvalid_0 => tx_stream_control_sm_i_n_6,
      tx_dst_rdy_n_r0 => tx_dst_rdy_n_r0,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
tx_stream_datapath_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM_DATAPATH
     port map (
      CLK => CLK,
      Q(61 downto 0) => Q(61 downto 0),
      \TX_DATA_reg[53]\ => \^gen_cc_flop_0_i\,
      TX_PE_DATA_V_reg_0 => \^tx_pe_data_v_i\,
      TX_PE_DATA_V_reg_1 => tx_stream_control_sm_i_n_6,
      channel_up_tx_if => channel_up_tx_if,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      wait_for_lane_up_r_reg(1 downto 0) => wait_for_lane_up_r_reg(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_reset_cbcc is
  port (
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg9_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    cb_bit_err_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_reset_cbcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_rd_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbcc_data_srst0 : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal dbg_extend_srst0 : STD_LOGIC;
  signal dbg_extend_srst_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_srst_assert : STD_LOGIC;
  signal dbg_srst_assert0 : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int_22q : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal \^stg9_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair36";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of cbc_rd_if_reset_reg : label is "no";
  attribute SHREG_EXTRACT of cbc_wr_if_reset_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_reset_cbstg2_rd_clk_reg : label is "no";
  attribute SOFT_HLUTNM of \dbg_extend_srst[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dbg_extend_srst[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dbg_extend_srst[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dbg_extend_srst[3]_i_2\ : label is "soft_lutpair38";
  attribute SHREG_EXTRACT of rd_stg1_reg : label is "no";
  attribute SHREG_EXTRACT of reset_cbcc_comb_reg : label is "no";
begin
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
  stg9_reg(0) <= \^stg9_reg\(0);
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg(0)
    );
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => cbcc_fifo_reset_to_fifo_rd_clk,
      I2 => cbc_rd_if_reset,
      I3 => fifo_reset_comb_read_clk,
      O => cbc_rd_if_reset_i_1_n_0
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => cbc_rd_if_reset_i_1_n_0,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^stg9_reg\(0),
      I2 => cbc_wr_if_reset,
      I3 => fifo_reset_comb_user_clk,
      O => cbc_wr_if_reset_i_1_n_0
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbc_wr_if_reset_i_1_n_0,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_data_srst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBFFF"
    )
        port map (
      I0 => dbg_srst_assert,
      I1 => dbg_extend_srst_reg(3),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(1),
      I4 => dbg_extend_srst_reg(2),
      O => cbcc_data_srst0
    );
cbcc_data_srst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbcc_data_srst0,
      Q => srst,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => cbcc_fifo_reset_to_fifo_rd_clk,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^stg9_reg\(0),
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => SR(0),
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
\dbg_extend_srst[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      O => \p_0_in__5\(0)
    );
\dbg_extend_srst[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      I1 => dbg_extend_srst_reg(1),
      O => \p_0_in__5\(1)
    );
\dbg_extend_srst[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(1),
      O => \p_0_in__5\(2)
    );
\dbg_extend_srst[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(1),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(3),
      O => dbg_extend_srst0
    );
\dbg_extend_srst[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dbg_extend_srst_reg(1),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(2),
      I3 => dbg_extend_srst_reg(3),
      O => \p_0_in__5\(3)
    );
\dbg_extend_srst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(0),
      Q => dbg_extend_srst_reg(0),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(1),
      Q => dbg_extend_srst_reg(1),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(2),
      Q => dbg_extend_srst_reg(2),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(3),
      Q => dbg_extend_srst_reg(3),
      R => dbg_srst_assert
    );
dbg_srst_assert_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => dbg_srst_assert0,
      Q => dbg_srst_assert,
      R => '0'
    );
fifo_reset_comb_user_clk_int_22q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => fifo_reset_comb_user_clk_int,
      Q => fifo_reset_comb_user_clk_int_22q,
      R => '0'
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => '0',
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_0,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_43\
     port map (
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      \cb_bit_err_ext_cnt_reg[3]\ => u_cdc_chan_bond_reset_n_0,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      reset_cbcc_comb_reg(0) => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg(0)
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_44\
     port map (
      in0 => fifo_reset_comb_user_clk,
      stg5_reg_0 => fifo_reset_comb_read_clk,
      stg5_reg_1 => stg5_reg_0
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_45\
     port map (
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0(0) => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg(0),
      stg3_reg_0 => stg5_reg_0,
      stg5_reg_0 => stg5_reg
    );
u_rst_sync_fifo_reset_comb_user_clk_in: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized3\
     port map (
      dbg_srst_assert0 => dbg_srst_assert0,
      dbg_srst_assert_reg => fifo_reset_comb_user_clk_int_22q,
      fifo_reset_comb_user_clk_int => fifo_reset_comb_user_clk_int,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb_user_clk
    );
u_rst_sync_fifo_reset_user_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb,
      stg11_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_46\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_rd,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_47\
     port map (
      in0 => cbc_rd_if_reset,
      stg3_reg_0 => stg5_reg_0,
      stg5_reg_0 => u_rst_sync_reset_rd_clk_n_0
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized5\
     port map (
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => fifo_reset_comb_read_clk,
      stg30_reg_0 => stg5_reg_0
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized4\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => fifo_reset_comb_user_clk_int_22q,
      stg9_reg_0(0) => \^stg9_reg\(0)
    );
u_rst_sync_reset_wr_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_48\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => cbc_wr_if_reset,
      stg5_reg_0 => u_rst_sync_reset_wr_clk_n_0
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_49\
     port map (
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => u_rst_sync_rst_cbcc_rd_clk_n_0,
      stg5_reg_1 => stg5_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXRATE(0) => RXRATE(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(9 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(9 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      in0 => in0,
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1744)
`protect data_block
xstBWyFv9Zioj8EkqTjnF+O6Mm5Aa2AgT8UM12PPvMvBMC4rACr2JoHd5XZNFL8s20UlCBOzlJKa
eDrAk/HoHvHz2kjheKsB2Y7SuPMsVzB0PGkGs8OBHdnjGNrbphuAFZz3YWYfMIyLugf72p2e16T9
8p4ct7HUIgJNIB3d+qGG3c/OPR3XYn9PPgmGxd5vfqhbp5eIC6u33LtYiY3G0kYppVStzBhzTMUu
z+xu6tP4Wiy29g8eNGX/jn2ta4vzSdd4a1WnvJv1pde963TFqRnnvgyOmU1gHmy3RCNWWhiFz7nk
kiHgWu8A++UTj9GydcmJ13FJo662nXQWKTPXLUqS1TfatAIVhqyyy70Vm6mV4vgSLTEz1ER1wvwD
6oRPgxR9pz2chvNxwd0DbG3BIA4NFHMn6SH3lUOCR8ek3/t8Ck0Ta9577onNTQ8LCuBR0HXMQMDf
n/S60w85hOxH4MH1CIG4wFWoSdVCSTNp5e409GY96JIkdl3Sj8+eI/zuw89ydnq99/LVDOAcwl1J
BnSr92ltIvcBuTWOKmf6H2ywW4Wwdos42uP4IK1o/FTnvzk9dcejKa3CiUVWz5RsPqsTBV80omJy
yo8CsahHL0IbFa4IyxYaCd0F8ciU+7Ephtih+LA+I1MwBII/JHWQdX8iVrrhauoZjG7IlrDAsUwe
8p3PjYgidD/71tcFNKZ5X7ahVNUPT04uglDYGDFDZCOz72KX0qEvuXemGMtn6Tqk8nv5jSLAzkbn
dJ9wx2MK6TB8xm2s7UIXfuKFzNMUQtuQK/fZIite8gnZLYPRlhjJo6v6Kr5O4iBPxhoBx/n0Tx2+
QdpSHRdxLasfGBFSZoByVt0vvqroTZU72/i1fHw8fz5E8aqjDuW3ZUZiABXvINtPlu/sgv+NuIoT
HsH6xaE263uWG98tL2X1LGPQeMROhHzFAGp26ZxTy8JzZE1Be6UkKUfzDay9Zn1Ig6OWM7NezDEQ
+KFZKoepG1v6B5ia0FfsN8gyaqpcVZiXpevguXLHW8HbVRSfsnRNP0G5/KmjeUQb7dsRl5sy88WB
CxWsNSocDZAPBm0Nk79E7Iut7Og08pExhyL4VCFcUjgPHLC2vCxR3V9sXITM3jiIVZsJ9RzW1bEk
EAQlb3wB4o3S82rbW/FZxf5kgL6fBIhSviQ+xm+wwbowRAXZOCXrmC0doX6AO82moD4lVUBvbxMl
NhbI/2GwGQUKFdNqRMcy6ZNyRL0JRF2jlTgnW2WVw7dGyoNZSZXTNBg2mKb0QgUb75gJjrUzKm7G
sSSc1+iHTFvu2cWnX7BwWCT4ioFS4Fb5Zwu34lBs23CQrYd4hziLSWtjSfokLzWdI078QlHDvI7F
KKQx0Cj1l1Tx97Ek7HTIkMBmHiEfXQKk93T8qQkc1fEF4O4WSX539XsNvhJHkj2lJo3vEoP4+aPb
Mip+mszVBXCO1/+jCH1pXYzTLdSMchQ4lHq+crCDwcjJoJ4+2WqRygOyNZsH5bo7ZM9BEZx72ybX
eOHmt6VXFHb8YXn8SgFzZlsmY9BeaQ21uTt35UmrI4b+vd0cW4ggEgxJd/jQYEPFlpEY4BMkA4Qc
WtgP5hPNPI2GSJriuWl1Y8Hy/S/mvLn7f5xZWjkJ8vTk5ii0xt/mlVYP06BvWpogUA1h0EubbLm+
pSVY34K+sHhgJU4tA/hqGenrtKyrjmkcVO1h+un5cEOCy7OdYuObGSVjETfzONGWsQ78VnlFKG0E
68jQz9O9cfkh8Ghs0E2a0g5QrQVYgLEf0vXuorGTeY4HfTk8NG7GtQBvFUhgFWOOGmgypNWdXeFd
1yRo104m2qjCW0xU1DZ5e5ge9oWG+qFki2cEANq1SYaw3wXw0wG0OqFXEf2w4Mn6xBTpsjAwk+gD
JiJdt93Rr4h3cRVYaEXyS/dJiioBdKenV8UL8mRgt1wfabPKNOS4+m1jM4TX2GHPXqfyMVc1BQ96
cDUZqlM5Ythq3YAEtvCCAxg3wM3MoccfiYfHo0dBN0U4OcoWLfUyp2jzwkrP1TmkbgM+6/uUl8tU
A4ZmWMnlttWHOWf885ZDr6hSIWvKPAaohZrYa7JhtghfwMHMF5HW1/BI42AiFePEogbQMjrIrtRv
7izaJkvIwB+E2fBqL0GNesTdVejbIDEfGdby9lVCspf19vL3t5sFty4L8lmviwGPvSKgsYdinfZI
qFVer38v+++yeOrCg9jcljkIGYFq8kaaAVSzm4cCUgShyXjP7H7TlfRIe2bV3litstugBOpUbuUS
JQ+GRsdIPd23/K/gdKksJvXmcL4LQEQz8rrVGugxPC/ZZw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \gt0_drpdi[15]\ : out STD_LOGIC;
    \gt0_drpaddr[0]\ : out STD_LOGIC;
    \gt0_drpaddr[5]\ : out STD_LOGIC;
    \gt0_drpaddr[6]\ : out STD_LOGIC;
    \gt0_drpaddr[4]\ : out STD_LOGIC;
    \gt0_drpaddr[4]_0\ : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gt0_drpaddr[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_i_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    drprst_in_sync : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_51 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_52 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_53 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_54 : STD_LOGIC;
  signal \addr_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \addr_i[7]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \addr_i[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addr_i[2]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addr_i[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \addr_i[7]_i_3\ : label is "soft_lutpair104";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair109";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cpll_cal_state[15]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data_i[15]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \di_msk[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wait_ctr[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wait_ctr[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wait_ctr[14]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wait_ctr[15]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wait_ctr[16]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wait_ctr[17]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \wait_ctr[18]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \wait_ctr[19]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wait_ctr[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wait_ctr[20]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wait_ctr[21]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wait_ctr[22]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wait_ctr[23]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wait_ctr[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wait_ctr[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \wait_ctr[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \wait_ctr[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_6\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair123";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[24]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[0]_0\ => U_TXOUTCLK_FREQ_COUNTER_n_52,
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_51,
      \freq_cnt_o_reg[15]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[15]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[15]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[16]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[16]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[16]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[16]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[16]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[16]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[16]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_54,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_53,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
\addr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(0),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[0]\
    );
\addr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => drpaddr_in(1),
      I1 => \addr_i[2]_i_3_n_0\,
      I2 => drprst_in_sync,
      O => \gt0_drpaddr[2]\(0)
    );
\addr_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => drpaddr_in(2),
      I1 => \addr_i[2]_i_3_n_0\,
      I2 => drprst_in_sync,
      O => \gt0_drpaddr[2]\(1)
    );
\addr_i[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40010000"
    )
        port map (
      I0 => \addr_i[7]_i_3_n_0\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i_reg[7]\,
      O => \addr_i[2]_i_3_n_0\
    );
\addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \addr_i_reg[7]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i[7]_i_3_n_0\,
      I5 => drpaddr_in(3),
      O => \gt0_drpaddr[4]_0\
    );
\addr_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(5),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[5]\
    );
\addr_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(6),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[6]\
    );
\addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \addr_i_reg[7]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i[7]_i_3_n_0\,
      I5 => drpaddr_in(7),
      O => \gt0_drpaddr[4]\
    );
\addr_i[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[31]\,
      I1 => \cpll_cal_state_reg_n_0_[0]\,
      I2 => drpwe_in(0),
      I3 => drpaddr_in(0),
      O => \addr_i[7]_i_3_n_0\
    );
bit_synchronizer_cplllock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[14]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[24]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[9]_i_5_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[17]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => U_TXOUTCLK_FREQ_COUNTER_n_52,
      CI_TOP => '0',
      CO(7) => cpll_cal_state2,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_36
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      DI(1) => '0',
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_51
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_53,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_54
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_18_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => \wait_ctr[24]_i_4_n_0\,
      I1 => \wait_ctr[24]_i_5_n_0\,
      I2 => \wait_ctr[24]_i_6_n_0\,
      I3 => \wait_ctr_reg_n_0_[12]\,
      I4 => \cpll_cal_state[17]_i_3_n_0\,
      I5 => \cpll_cal_state[17]_i_4_n_0\,
      O => \cpll_cal_state[17]_i_2_n_0\
    );
\cpll_cal_state[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[6]\,
      I1 => \wait_ctr_reg_n_0_[5]\,
      I2 => \wait_ctr_reg_n_0_[11]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[3]\,
      I5 => \wait_ctr_reg_n_0_[4]\,
      O => \cpll_cal_state[17]_i_3_n_0\
    );
\cpll_cal_state[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[7]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \cpll_cal_state[17]_i_4_n_0\
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_16_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1_n_0\
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[7]_i_2_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
\data_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpdi_in(0),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpdi[15]\
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[4]\,
      I2 => \progdiv_cfg_store_reg_n_0_[4]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[4]\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[8]\,
      I2 => \progclk_sel_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_2_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[31]\,
      I1 => \cpll_cal_state_reg_n_0_[0]\,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => p_1_in10_in,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEEEEE"
    )
        port map (
      I0 => \wait_ctr[9]_i_3_n_0\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[9]_i_5_n_0\,
      I5 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_14\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_13\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022222"
    )
        port map (
      I0 => \wait_ctr[9]_i_2_n_0\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[9]_i_5_n_0\,
      I5 => \wait_ctr[24]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[24]_i_4_n_0\,
      I1 => \wait_ctr[24]_i_5_n_0\,
      I2 => \wait_ctr[24]_i_6_n_0\,
      I3 => \wait_ctr[24]_i_7_n_0\,
      I4 => \wait_ctr[24]_i_8_n_0\,
      I5 => \wait_ctr[24]_i_9_n_0\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[14]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[16]\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[17]\,
      I1 => \wait_ctr_reg_n_0_[18]\,
      I2 => \wait_ctr_reg_n_0_[19]\,
      I3 => \wait_ctr_reg_n_0_[20]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[5]\,
      I3 => \wait_ctr_reg_n_0_[6]\,
      O => \wait_ctr[24]_i_7_n_0\
    );
\wait_ctr[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_8_n_0\
    );
\wait_ctr[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      O => \wait_ctr[24]_i_9_n_0\
    );
\wait_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_14,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[2]_i_1_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111100000000"
    )
        port map (
      I0 => \wait_ctr[9]_i_3_n_0\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[9]_i_5_n_0\,
      I5 => \wait_ctr[9]_i_2_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[4]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[8]\,
      I4 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[9]_i_10_n_0\
    );
\wait_ctr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \wait_ctr[9]_i_6_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[9]_i_2_n_0\
    );
\wait_ctr[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      O => \wait_ctr[9]_i_3_n_0\
    );
\wait_ctr[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => p_17_in,
      O => \wait_ctr[9]_i_4_n_0\
    );
\wait_ctr[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wait_ctr[9]_i_8_n_0\,
      I1 => \wait_ctr_reg_n_0_[16]\,
      I2 => \wait_ctr[9]_i_9_n_0\,
      O => \wait_ctr[9]_i_5_n_0\
    );
\wait_ctr[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      I3 => p_15_in,
      I4 => p_17_in,
      O => \wait_ctr[9]_i_6_n_0\
    );
\wait_ctr[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[9]_i_7_n_0\
    );
\wait_ctr[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[22]\,
      I1 => \wait_ctr_reg_n_0_[21]\,
      I2 => \wait_ctr_reg_n_0_[24]\,
      I3 => \wait_ctr_reg_n_0_[23]\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      O => \wait_ctr[9]_i_8_n_0\
    );
\wait_ctr[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \cpll_cal_state[17]_i_4_n_0\,
      I3 => \wait_ctr[9]_i_10_n_0\,
      I4 => \wait_ctr_reg_n_0_[14]\,
      I5 => \wait_ctr_reg_n_0_[15]\,
      O => \wait_ctr[9]_i_9_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => '0'
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[10]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[2]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_12,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_15\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_AURORA_LANE is
  port (
    lane_up_flop_i : out STD_LOGIC;
    tx_reset_i : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    rx_polarity_r_reg : out STD_LOGIC;
    check_polarity_r_reg : out STD_LOGIC;
    hard_err_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    remote_ready_i : out STD_LOGIC;
    SOFT_ERR_reg : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    \TX_DATA_reg[44]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    SOFT_ERR_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    \TX_DATA_reg[55]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_AURORA_LANE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_AURORA_LANE is
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ERR_DETECT
     port map (
      CLK => CLK,
      HARD_ERR_reg_0 => HARD_ERR_reg,
      SOFT_ERR_reg_0 => SOFT_ERR_reg,
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      hard_err_i => hard_err_i
    );
lane_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_LANE_INIT_SM
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      check_polarity_r_reg_0 => check_polarity_r_reg,
      enable_err_detect_i => enable_err_detect_i,
      gen_na_idles_i => gen_na_idles_i,
      in0 => in0,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      reset_lanes_c => reset_lanes_c,
      reset_lanes_i => reset_lanes_i,
      rst_r_reg_0 => tx_reset_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_r_reg_0 => rx_polarity_r_reg
    );
sym_dec_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_DEC
     port map (
      CLK => CLK,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      RX_IDLE => RX_IDLE,
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      SR(0) => SR(0),
      dout(65 downto 0) => dout(65 downto 0),
      illegal_btf_i => illegal_btf_i,
      \remote_rdy_cntr_reg[2]_0\ => \^lane_up_flop_i\,
      remote_ready_i => remote_ready_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rxdatavalid_i => rxdatavalid_i
    );
sym_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SYM_GEN
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0),
      \TX_DATA_reg[44]_0\(5 downto 0) => \TX_DATA_reg[44]\(5 downto 0),
      \TX_DATA_reg[55]_0\(3 downto 0) => \TX_DATA_reg[55]\(3 downto 0),
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg,
      channel_up_tx_if => channel_up_tx_if,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg => stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg,
      stg5_reg => rst_pma_init_usrclk,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1184)
`protect data_block
xstBWyFv9Zioj8EkqTjnF+O6Mm5Aa2AgT8UM12PPvMvBMC4rACr2JoHd5XZNFL8s20UlCBOzlJKa
eDrAk/HoHvHz2kjheKsB2Y7SuPMsVzB0PGkGs8OBHdnjGNrbphuAFZz3YWYfMIyLugf72p2e16T9
8p4ct7HUIgJNIB3d+qGG3c/OPR3XYn9PPgmGxd5vfqhbp5eIC6u33LtYiY3G0qb0Polqj+MXIO9C
rrT32YmYHoBuzoO0CRSXyirUpunG76TCuc3s6GeAsgUQGU87PhAmtXLFDF8HXgz9FiZn7pXtkunr
PYAsSJklBF7Wb1rGlaYdens9uKYN/2ITLf9be/TXP1fIC8YFkG1nJHtA+vqX8r5Y/W8a0aXvTxdh
qksm0sOIFf+ewiYmexHeFcJU75pAExxTojNclhZFRN0s+v3a7WizoYj6YiQJCP2CC8K4l0bINuoa
xOzPnyFvE2Kw6dCc1Id80X/44szxeYZ5b94FPHMOorO2ugomedOblHRJZG3x3Qxbd0RS2qf7bUst
PT1hOI3XWko6BcCWqtYRfpy2VUSpnQOYzOvK1fsg8FV5gMator1aJa3fdXqYs+AJDjdevCQA6mfm
Dc1dWEq8m1aSQgR2e7/2x9CFfhs+40trYrVMmk/cau1PP1YYP8A8Un6aha5quu+qwiPY8GAhuM3W
fbgWuo7d6+3FqKF/rGvFh7MxFt7R1eiTDaWMuAJ+Qg9GcQjgp/b644T0VlYVdQm2N+qz6Btojfc6
8HXK0uOdRDkD8phDlBSM9/nb6xcBIkWEyD8sdHNPIV44x94AEECmqN4iNurIsBl02bFugu/wWMyF
vm7XbdshzCXO1cMdUJRDlTeAUFp0zeJWKmyspPqtKZeM8p3EhHUVFDhODRadbMRoS7ihG7CBpENj
0GZ+6gmacTIt6j4m/jGGwBHjRdPyTGpPIqDrQnqNdZpPwPaevVmBMlW181+SQh0LQ2AljCt7K9vc
nScGpTkkO6Z+0r7uZK38ThOHxdMMcu/moSS9Sx6+1j3FUUAuncxArwMLLIB/B5dr5hYaPOBLIUUE
HLqO2MEcNbOSz8OVSSXAtd4dx5s9y+FxBdnp9KmnjIEMPvW0nrJ7HFhTtKRLWP6eP01WOUvhE+sF
M/UbGmR5Gb7whSuuUTJ6I37FB+idSMaiGRvVljnHMhxOSZtqZhvsWL3MUjOzMEd12v1GJuo7ZyL+
FyhjPDVNCVsWIDqq0QWRAa5XgT3KnJ10AHLyLzFwBOjx711CoX0pVn8GTs31bGRH9o14gC8Vrnzl
TYSaPUVhPuPF7q3f8cdAHv1AZJaLIR6pj+tO/HvzxCM6Xtz/S4gyjL6R1GAL74vYbWiSAI2Zj+kZ
YRmzpcCWdGD+KUCzCSmV1/L3EncTbh04JjPkaBAxUGTlMwCIxHH/cAFOZg6zHcGMyTemly+IHNgm
mx+JiFMExv7Lprk7NK1sPyOorkAQcbX0k+6leGy37aCjj4VVGkybrN6q+YcsQKK68hiH8bpg6Svd
nKgnjgsbwSBneRZCQWZrgMKZRAA0oQY6lM9WqmIZrCKTCdFN/KR1v8vGoBs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal bit_synchronizer_drprst_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_drprst_inst_n_2 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_2 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_3 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_23 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_25 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_26 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_27 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_28 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_30 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33
     port map (
      E(0) => bit_synchronizer_drprst_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      drpen_in(0) => drpen_in(0),
      drprst_in_sync => drprst_in_sync,
      i_in_out_reg_0(0) => bit_synchronizer_drprst_inst_n_2,
      \timeout_cntr_reg[0]\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_2
    );
gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gte4_drp_arb
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DADDR_O_reg[9]_0\(9 downto 0) => \DADDR_O_reg[9]\(9 downto 0),
      \DI_O_reg[15]_0\(15 downto 0) => \DI_O_reg[15]\(15 downto 0),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      Q(31 downto 16) => cal_on_tx_dout(15 downto 0),
      Q(15 downto 0) => drpdo_out(15 downto 0),
      \addr_i_reg[0]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24,
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \addr_i_reg[2]_0\(0) => bit_synchronizer_drprst_inst_n_2,
      \addr_i_reg[2]_1\(1 downto 0) => p_1_in(2 downto 1),
      \addr_i_reg[3]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_28,
      \addr_i_reg[5]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_25,
      \addr_i_reg[6]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_26,
      \addr_i_reg[7]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_27,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[15]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_23,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      \drp_state_reg[1]_0\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_2,
      drpaddr_in(6 downto 3) => drpaddr_in(9 downto 6),
      drpaddr_in(2 downto 0) => drpaddr_in(4 downto 2),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(14 downto 0) => drpdi_in(14 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gt0_drpaddr[6]\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_3
    );
gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_30,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      \addr_i_reg[7]\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_3,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpaddr_in(7 downto 0) => drpaddr_in(7 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(0) => drpdi_in(15),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gt0_drpaddr[0]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24,
      \gt0_drpaddr[2]\(1 downto 0) => p_1_in(2 downto 1),
      \gt0_drpaddr[4]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_27,
      \gt0_drpaddr[4]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_28,
      \gt0_drpaddr[5]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_25,
      \gt0_drpaddr[6]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_26,
      \gt0_drpdi[15]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_23,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_30
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1760)
`protect data_block
xstBWyFv9Zioj8EkqTjnF+O6Mm5Aa2AgT8UM12PPvMvBMC4rACr2JoHd5XZNFL8s20UlCBOzlJKa
eDrAk/HoHvHz2kjheKsB2Y7SuPMsVzB0PGkGs8OBHdnjGNrbphuAFZz3YWYfMIyLugf72p2e16T9
8p4ct7HUIgJNIB3d+qGG3c/OPR3XYn9PPgmGxd5vvTOqwlS0393N3deGbM7AuHpwzRz4hYejEvNh
4rDaKJICsTRhsBtiJO6/3LrPL/r7x6z/kw05PJQsAdiVaHkvgdDvzYpl11Cjm8ODw3z2EyOlvF6M
ny+aryg7Ow64VrgRFXExG9qQMfkN+D0jbAb1EbCQmoKHW0Ju75+1jCbIFsnThcUfw01vBUGRncMG
23bXOdZjVzoU9cKh0Ls+fVkY1kYZY0/OgSItc0oeBnr/0xwAxPp8DWka5VfgnrwycgqFVtXLq7H6
xJ5IYRyjS3JTvFpCXxwItKTNwIfeg/XenNF0E5fkl8hqfEt/l3nQb0Umt0DqMYmroAu4eDhaGCn6
/xUl9LF5GrYuzyKmCUkD/sfHAJcmrEMt4ht32VsCos/j/ftJslssbZalpuKaUDG8jzhT5C/RrNoz
WSNMrkPsuoBNVjl1lYQaKuV0X80RHTD72QlGFa8kt+uY+hkjxjcdWebVabiQ8KfBL5/+ZqOz4Tlo
3TV07DJk9me3yD2NlZN7ofQAHb9RQghxobZZa0M/OHiuX3Gt4HTICff324Y0kydY6KVpLHQgJ4GS
3crALZkP8Cvj2HXdwQqlM/pnnzJiZ1v9vgmBQARHZX0EzJsyVX3dCQhbe7HxroTEO9LZeARmw8Wd
7PYBfxkaoWaZfywkZDkH+gmSPVI0rh1kJM8uezzMJGJI9EkfjckvCnt3O3Xuo95J4PUMTfilNneZ
w9ZlBxcsSAuuZs/EtEhd/1TiTfQZbIXZd721aN9fVbptqggk70A18YvbOQ2CC9vv/yXSnQ+bvScn
9Bc1rFVlUOPboj8LXSlqKKE12hDmc2js4vavHiTeLJ7o+lnxS2cgZt+BKAi/DMp3Ozb11mhbIHee
CiCEFGyXDywW8UPE++L+WHAj1sGkjqseXbpovBLrFEveB9a0dZ1BKSPkfG8BKw73eUoWAH+43nuA
KOzH4MVdphXGEs2/LbfAz8feU0GnXN+1e28sH3PPedBMAujPLQoVy3pwoan/8OTcKNarzxfCa+NH
bPlGQaf8mI8fh5Mmgh1HbPaZqg2/RNqnrgVV/V1SqPzLR+3KvputM6D6Gk1ulh+UOZlGicT9TNF5
uYXCtEYwjec0jHnjWlClkiq0/06Gadd9e1ccxc57C+fTb7Rjmg9SsRI6A53yJemVrRntEeej1J4N
8HyUZpVR57Ywdyns5bdk/0uBlcJGh1qZCCowDg9axAubk7L74nxl833nEgaXymbBCIxrdpAuCkZv
vpZ/zTeLrFnMKwYk/Et85JcdXdaiPI/OpfCvO+rM+tIqB1ZufUuk04/74gIbfxJ1Nm96emTnsdZy
8aXx+E8KxPE2g5XNH9aXNEQoP4BopoG6FlbPXGbMg9rGlsVXFFxJw2CvCTywYHkNscrf6rZrfdTY
oF7mqXAi7xON7Bbbt3PzsJr2bEqjVipr07zZHHZouBTr56dBa2cugT4RaWHMM2CNia1gmOIVtVH5
SKog+e4/t4s/SYYlvDI3kljAMypEg6hKkQeMIXSXEr3Bu1ksVj/WLLbFO4lhSdwWGPs4ylLIsL1k
/wgCUSzi7R0o9SkvNTVvV2CsE0OXS8TX5anm4pD/HMY8xp0djaWv3DYxM1DBCOsuOBDXD8NBg6gH
kWGyjH5i8ER4RSI6lai4Mii4M88caYz2ulOiwT28PcEeIdDTot0iJE5QySaRyEjGOlovostsEjRJ
i1VNq8fsZHgFMZZb7A9SilBPkoVNGYUoIjDe+BTBeRIagnHyyNZ8hCMCX0wRHe+REAh+L1lNvOQ1
zZnF+Go0eqEPaEbk1IzDd5WzIttblNuHyA9xLC2NMhp2r2sjA+G8UoGgbMki7zPHWECJOQwdCnD3
UAGf3Ml99Uv4uEPDRThVfoLhfhtI9x7D7verS7zByAfYmrEDdJgCU72QVtS0BUWVOqOGbQn6Vhks
0qEzFeGyxGbSj+hd1F3Dm7c80oXUa2ZaoMtHDEG+UKASA/YzeBdZDTooKQLzZ4NaAGkpzwfFN0hG
03DIQTWpNocdZ2sOkaS4u3Rg2Y8FyK4ai1hSmiOlbYYtdf907EHL7SDujUFTqTfluNVxcAaH+mV2
2lBTXxu7i1NhPsjb1Hlw4VNVSOcP+yKk82r/dRNfgNlDyjgkqMgDe+Ox+Qup3j3nY9k=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4 is
  port (
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4 is
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_89\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_4\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^rxresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  cplllock_out(0) <= \^cplllock_out\(0);
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_2 <= \^lopt_2\;
  lopt_3 <= \^lopt_3\;
  rxresetdone_out(0) <= \^rxresetdone_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
  txresetdone_out(0) <= \^txresetdone_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_89\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_4\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6\,
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxresetdone_out(0) => \^rxresetdone_out\(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txresetdone_out(0) => \^txresetdone_out\(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      \DADDR_O_reg[9]\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      \DI_O_reg[15]\(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \^cplllock_out\(0),
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_4\,
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood
     port map (
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_89\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      rxpmareset_in(0) => rxpmareset_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \^rxresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \^txresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_17_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      cplllock_out(0) => \^cplllock_out\(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6\,
      rxusrclk2_in(0) => rxusrclk2_in(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
xstBWyFv9Zioj8EkqTjnF+O6Mm5Aa2AgT8UM12PPvMvBMC4rACr2JoHd5XZNFL8s20UlCBOzlJKa
eDrAk/HoHvHz2kjheKsB2Y7SuPMsVzB0PGkGs8OBHdnjGNrbphuAFZz3YWYfMIyLugf72p2e16T9
8p4ct7HUIgJNIB3d+qGG3c/OPR3XYn9PPgmGxd5vvTOqwlS0393N3deGbM7AuPg7VyF8mHcbWaKh
RwoGdMTi/Q/BvBHuHxmro0JUYbc972nbQhdOxDEBBHWvfRx90EKhW5QdXslnBVe5b1oFeXY3hJb3
rxbf61f75n2ahXQJjxY2vCvqCGGKm0qNrzN/eqbOKVyTZlwOGeNwwQNLheKQsUemDZjvzumxXTz9
99Nv8+uC7RmIIZgZd27sOWJIxaqf4cL+JeS/F3ajbctmj7KYJWt2hJe3biFF9VskrD44qNys3t0t
EkKlWdZmjKqspuUBelaOjru15JSkjDhnYbAPB85tr7KuBcm1vM5+JWYXVQgeZfqelDBo3aNb7Mpo
ZI6+Wv/BOPnQtrZ0Oawv28LkYx/vWidI8N9dhx3dUK580E0LDMsAj+ebUhtm7y/WUafy8pxSoPqX
tmYLxmLnUgHcnn0ClIVlJC21hmFXW9NQh56jimc7VykhaLlDpWRo0W1OtuxZ0c6vT7iNMKMZmSYW
8djHjOv4YgBLBWvhxYcnl2pc0+AD/uF2As+0AhYxpRpA4Q4i8pYDm8d3RsPdRrX68X0pDphxBacN
5ddBizoNq4YTAoYE77y1RFrbg9swpvi3tKWE3idEo82YprD5kc4+LCkpSRtBedcekX14qWQs0lrz
TpbOGnUKELu2OHMQqcYPYHVleFBt3HDvrR65eqhFx7u8/McwJJ+3oWgP4IqHc4UpseX3aQZ11f8k
2Gj/dCGV3xX0nLvrwgWMv+TvXhhmC3d/1rD0FTA6hKq2GN5CCXPwiAAsHTFwpZJRX0Jvoawwm/49
skA5FRQUskzIDSRXnajGd3D8IHCJ70E0g3XxriiL89cuDQzZMCdERoRwdMtwZnmy8FmRvXoSsnqO
kdcK4/7Sp4AD2yt5V5egzLkMejduhRkUSVw6drpy/nbyeS9zMKvUG3SPikJX9L+p+RN42y8Nk74G
f8gl95lWAmeRCJZSJUXoqcgUy5J9fU2AtZsvad50EkcJMqhZyqHTRnQQ5OINxqnuENxiYVnf1P7Q
fKzt19wdj9BhYpCPTIXCPsIKIw70GSCkXri2sJLoqXulMC7FrH3NIL68ddop09Qmod5KTuq7NNWI
2q7un4BsSTkaVqWD6r+sZnYzm8GPKKnBTnouXJ7OXowTv7nnZm0PM5fGpvgol+V4EoYYIuJhGUH4
Jz+ONKABwwPhK/c6ugwKcwkUrU/rtbXs4Q8WbMWfytMmhvA6ojZajSrvn8M5+p2Kh2YByTdyA76b
TJophQ/F4i40AqK4fsCUsDR+3ssTqw6EKYcHmwk+q9FCwvQ9xwZbUuiZniEUTIAKGD7xUH4H5MNa
i17bAqQe9guGmgU7oZ1my4BlQo+Wcvc9XPigSJp/rIhvgE/NVJrpytYjgpnGHDex08hUOObvRv8I
ewuN
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "50.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "78.125000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxdatavalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxheader_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxheadervalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxclkcorcnt_out(1) <= \<const0>\;
  rxclkcorcnt_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1) <= \<const0>\;
  rxctrl0_out(0) <= \<const0>\;
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1) <= \<const0>\;
  rxctrl1_out(0) <= \<const0>\;
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1) <= \<const0>\;
  rxctrl2_out(0) <= \<const0>\;
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1) <= \<const0>\;
  rxctrl3_out(0) <= \<const0>\;
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \^rxdatavalid_out\(0);
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1 downto 0) <= \^rxheader_out\(1 downto 0);
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \^rxheadervalid_out\(0);
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => \^rxdatavalid_out\(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => \^rxheader_out\(1 downto 0),
      rxheadervalid_out(0) => \^rxheadervalid_out\(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1216)
`protect data_block
xstBWyFv9Zioj8EkqTjnF+O6Mm5Aa2AgT8UM12PPvMvBMC4rACr2JoHd5XZNFL8s20UlCBOzlJKa
eDrAk/HoHvHz2kjheKsB2Y7SuPMsVzB0PGkGs8OBHdnjGNrbphuAFZz3YWYfMIyLugf72p2e16T9
8p4ct7HUIgJNIB3d+qGG3c/OPR3XYn9PPgmGxd5vvTOqwlS0393N3deGbM7AuHC06zj3dPRLQjBm
DUaWOZ2tZpUd8Tr07i1fMji8s4Fmjjr4Frs3jVgJog6kEpaE/InrsVoTqFjQ00u3tbre2xTNX/5p
UXiAgEpVe+XaK7gOY4ZmpNTD1nESYUk3mEsLr0mImOJymyjUKD+58/OJN7y4BxOQMHp9XzRLS5WM
jS5gb8aVOOCR0qCp/oR+GgnYu4jZ97VHDPcjesNuSGBoTUxWuHfJW4T8wqu0CtZOEyYysFqS6IcO
fMY/reJvZOqIhIQojYLMeGAzkCk0UbMfi8jF/9Y4W3RVj6dS/4/lLVOiwEMBy18ZDkocowGk3XDo
PBuzM+dlOYR4IoZ5IKLJJ62LpLocNGO3XvisN5Oxph1IPH+Wbjw97kRNZAEcKO6swSUsjoWJwpJT
bXsoY6nOOYyon7X9RiREvpYZPg+uYZ4yLFl9k+TP9y3sc9K9xptEVqSVaXNGn3qaqzFmAmdPDuvI
vFYW8j76CkDLBGGk+wUC366IAP/hb+sgLOrcQmOWhGt6copJSMChUOHhXd4WAhFrdIByd5hVClw7
l3G/hSHCw9Q7bINUP6j1kb8gdlAapH7+wZtODTzo/kRXu+cHweojShUDTeOb1RQJVt5/RMclhqVq
iYLO6gqBVS/VEzRNnrpKPxvC5nPzxOWEaHBOnJ7QJdflP5q3MUErDeqcdNGy9jGd/gWlS/Kp0xyW
LKSBUwSBbVKuCR0EkhoTNuoBRyBWxMexQODw1I+3ZzAypLUwc6pmLw/OI27xC3VRxxmlFjR65pc6
ev577loeJCp30uAY43/xBE6/IkSxMGAwiBEH02J22VGOojatT/Cr0OnyHnSUG/joHLx59c+S5kJB
omOfGwQ1qOKo3xLYs7YThsR7ohqilK6doKcE9HbgctqBKvtEK4ANuVA8uN0cC0U1Obvg5QACs1xS
cWIZ5qfO9Eo/AoNB8lpJ8Jm7s53DdPlDpCZlskXwy7AcoFRnvBOzyfF6H92TN7NzcILZHiDRYi2O
NHq0EHQhxyUqwZBP1hu5fyL3wxHH3TAdR75t86+aZb65ERoTnXG0zI4qpX1zjjBVwnCKgSv+Et+9
CYEFUBAO9Wof54xdMgoOy5lpvwwUAuJ28hfM9uPbmt8aY3zl4NFRTHxR3wbLwzvNb2VOGboki2Zs
TLnG99YU5j7ZWw5O76KgZWwcJRU/63e4FnzG9nb1n+o2oUNNLKtxt0ysoKPoO25VgYdBuxfAmmgf
MZ2ARaI6qxobWhx65rQtt6TgUP3fOkIEvSWE0WWYD4ynXmz0y7eKTFUCwzB+9Lay0oJ5WnbeC2+5
Mn5tQn31Qlf3UD5i2dnNK6kgHGV39iGgkcqIseYVNnz+xiK0VK/THrV9FRIa5VlIM77wylkH+8dv
/y1FYbN57iDM00GyYxGoscMsLA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt : entity is "zynq_bd_C2C2_PHY_0_gt,zynq_bd_C2C2_PHY_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt : entity is "zynq_bd_C2C2_PHY_0_gt_gtwizard_top,Vivado 2023.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxdatavalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxheader_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxheadervalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "50.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "78.125000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \^rxdatavalid_out\(0);
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1 downto 0) <= \^rxheader_out\(1 downto 0);
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \^rxheadervalid_out\(0);
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => drpen_in(0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => drpwe_in(0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '0',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '0',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 0),
      rxctrl1_out(15 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 0),
      rxctrl2_out(7 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 0),
      rxctrl3_out(7 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1) => NLW_inst_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => \^rxdatavalid_out\(0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 2) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => \^rxheader_out\(1 downto 0),
      rxheadervalid_out(1) => NLW_inst_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => \^rxheadervalid_out\(0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => '0',
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => B"00",
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '0',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 0) => B"0000000000000000",
      txctrl1_in(15 downto 0) => B"0000000000000000",
      txctrl2_in(7 downto 0) => B"00000000",
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => '0',
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"010",
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 61952)
`protect data_block
xstBWyFv9Zioj8EkqTjnF+O6Mm5Aa2AgT8UM12PPvMvBMC4rACr2JoHd5XZNFL8s20UlCBOzlJKa
eDrAk/HoHvHz2kjheKsB2Y7SuPMsVzB0PGkGs8OBHdnjGNrbphuAFZz3YWYfMIyLugf72p2e16T9
8p4ct7HUIgJNIB3d+qGG3c/OPR3XYn9PPgmGxd5vvTOqwlS0393N3deGbM7AuCRgw+T9chZm7hb9
9/zO7poLFFCsGVho80xXTIUDu1YV6cqqZ+t9dzIjPhuFuat2MgtsaxE/23DV7aKQxCfDo8Ti4rUC
qAkMkywlISD3OYXJG4sJRt1vVqswSi5PT8vnFgO2Q5gKUZnnGfVEZYW1gX15w3IOIB0OGbgKGGLJ
7FZaU4OI5TjgeQItdKbrfGmVjrK2+2Jgh6xWx0xpVWqGsWRvv8RWR18rP54w+Jc0JIGe+lqvMtWr
Q7OIzLtacEraxsPTBT645H+FvKD5L0CKYeHFvn2Qs1JZdlu4F/GpgEcoJAUzjdhZ/i1QzMupP5rC
8jTf1U1uLGP4UDLcmYXq2/AoUd18IDI0LzkV1xwERg4+O88FUkYvGCZ0xp6thHjcL79kA98Tpo1P
TWvb15NbQusOVZSHCGScdd1N6sPNdAWPHc4fsvL4na9108p1wh8zXPrN8mqLbO0tlTbVTzz5PMFN
tq5v2LKlE9zhZXKpFqJ5u6vSD55qHW98WD3iphZbAw/y2E3KOWH5SQ9l/lF50AqUrJN5N4wsQ+2c
Ti+yQDVtRRRuPvr0tzTosvZzSup6zwhO1gMrkU1Vo+JBSlF7tYTbyC+8+yfzvcIACPlTrksjf70k
sZo4F9Ig8Xw4DWXUE7hGj9OmS2aRmsl8XkiEYX6rkdKqkuGvrKDzhJMm0PxtPK1JiOhkU8B7XiJC
I4ODhIAalq+J8nE4UwpCX4jgIY7C347uG4LJpuyh3zNMBocqWOP1Qt3obClY8ptluL0gmvIlE/Uf
/5ejA3vLQ6fKvUx8w3BL+Jxfdj/DxmWkAnzBMtwaS8qWgcDcvT+5xU/IJsUb8NJepluEuiHmj4n4
eGrXj9Z69dnTtKOlffVxnrHZqcOynzdQT5N4l8oOOi5Am3HTrEzs0MrHvADc2I3KtvRTnJee2HBY
PdzxTtTunCq6Q9vbEQDOSM7gomNlo4rwUnW79W3bYh5x749pIqlLazisQI/CMlTGvluGbaHaWJgq
S7nvvVF9nuppfENyWB5ZagUMACw+qEkwciG7zeFYz7poiP0ESXnpcolKe8nC3V6hBQmo+xrS8OU2
zUKbYdbfAryCz34LuaP1/uJ2uHCSFw4x/Mf2vSg9u4Gc9WMklz+zkuk3vDXlc0ugZfwHyHmp5Prq
wSwj3BabKJxjte5lBFLlYRgHRUjBfV6dczIPlx5A2QxgscnJJw5gDOOnBYSYBLv8pTfMiMA8Qjn8
kT+baTjw2OxbM3jEaQ9lB5kok2dHUjHgBmYjCYW6WKdltv3SlKkRwNuTGaUDAKmZRCdeGqlR+leR
H7ridCwDJ8Y4vSkNn2gKFzTWguvt0vJsN1VFaGsCRW5/0TXCeLpWePWoKl1wsJITOd61fxr+coAn
ozACqCoGRL1GNIKcCAel+bhndzVGlU4Vg4WGZPmWuDZ9kjuGi6lclo0RbH3F1qi1hCyZKB/jSD/x
USmsSGSBJFrHn2D+CjW4KPQ2BOWMufIao1O6O9Sn8T5DtifpEeymIC+cZ359YjrGfFOA9Ti//syZ
zSc4ag8JwA4Kngtv9knBWUfpuKTH0yqEzv9AOzs/sxCs9nLAZypUUOEYgTD9yftoOqRrb/M7nLRL
a0NM9c189cIrPTfPXt8Ph+TGcToiB/cQ1MQCVG2Nleo0wDqWkuhwf9IRtNxC7KM1ibMZEDMjGK0g
FdKWGfurQgznEcq/3f0QMbBuC5YCot280xAH0HoaQTbV43L7fXLENWIp08HOsHiE9AFDN1cIqdvi
MSm034l7VoDMtAGoafWqYHiGdeq/9Vh6Hmzu6zOFYuASLLPozXoBhwtlH+c9vnmNId92jH+Zz0A1
d0AufXQCvEyrf886h4xaQ9J427Ra0jyCHyjlVD78smTMYCGolCqYLHO3NbAqbYeArxGhLHvonKaZ
X/ZKvblr/PZD7/sucfjKUJnB2+3IQlmZn2O57yJFBE+Q64aKLgWBG1ZHwAJvUI8ZUYpT87ngxNMc
eLo6mTjTJrzeyGnPXkavoYnCrFfdXpHH7dwUBnJ/PjaX2Sw7bOvD1Awr0VAXOXICYxKiVrvT7d0X
8YrAwMFvGPoWxE5qNxJXXI3wSnU8Co/yl0DDWM6TW8EkJo6z5458pFJxqH7Bgcq89W0ji52T3sRL
XxDE7xx+3JHIcRhZls/9yRDRq8p+U8RXjWcQ99vNP51MJtMTZDvZADIAMLvXYAELWJkRNKMCwSvS
SkAwF/lt13PQm1AtIqC/IVOOXKcKcoKOk+W7tZUz3b+o3qknpLZsS7tXcHrFQjhFG0BbFfK1ideH
IkgvVqpgSroj17fVo5LGqTcU/khV9A17i/g3PgDsUAIY6PNfdKqFtZIA9U67t8RXGIgr107XfeQo
Ss6NFPRDTBpujhOCuXMfuR4Z53rxWlGekLUWGDEx/l/taNnoSgLC/yjHo1AOUMbJqlISWQSguXSH
RYG8h1Nq6fcH86CeHevi7AHev4bDysTrE1IW8adtEck6msp/s9s+4A75iStGsOLP45EPLN2JLv61
WoGvhgDu33w+E1rL2VRjhiZklHDGkOGi8ND4NEtgz6m2I6mk6MYtwQfotQIgXtRNO58mJBHQewM+
zdkUhob3zwrjY4Ihn84Fpb+SOvjpTGFhIxhhmJGKLCiiRcf/LTHQJiK6cHbHK25xs1QViMiwyycw
xr66L0EQT09/NG5788+iCbv85AcYfpHhRWBZC8bmyGINITrKK+b6I08+pgP0n04MKY84GQjB9UTb
l/aKc5gkmXaaz44Rsr0a63jo1CRjJ3e1l/m66XMWs80WUZwPDpBNoIWtAMJ8kMRXwJwKOIpYpU/v
o5ySwOwCX0iN033cyupZxa9mq0Vqu/QjPO+85h5+D//EEvVJ0EkUUUNKwTbdxhLkHYYHTlcrTApd
S5BMjPBrMXo63vGhj17LnMELkyyyJw9Vb0bAZei9MpQMmKD5X61JckfPtljdVStdqpWO36pJrh8Q
9i6dJrJZyKx4vLaNcx2MO+mclqKuLLGw5kfcV2rNuHsvs+Y8qh0WXQQTcmaEIoIEaYHqJhikrq3q
sMCm4mSXckTjwwkCBgGaZwvGn7SVzGBNa8mQaixFcPbZq8M81NHotJEK9yQjB3onSEszF5Hymg9m
5PGSO1XEChnoJ/bSGRDqr/Z7YCbhtsIG6MOmrMTE56it0SOnaXjFh5z1lx9As4mDQoKcHFMwZwYJ
/PlKmxQNmQ1K303Guv1sXq5nIoIG7nK0NnWnTz3QZ2K761/rfYXof1AI9TC0Ym1RTgYsvtk4/np+
rpl52gTwSJCp2rfttT5wr81PG4VF8Bk5VicwXqhFuKzgK6G1MpzSJE8830HRvPvJnMsXDncusQWc
2fu7BP+saSm6kYVGWAwFkUKU3Q3jJ5JQFKBH+Nemrj4KYDWiie4KbxlyD2PhZL+GhPEk9NEssGhI
QdjenFK2J8tBeqFp/BUFNW2UntF+N+iRx/TX3aet+1EY6j6csCxXAnymz2xbX57h9+TnZ18/tt/i
i37cq98TsJy3af35tPzYeXAsmF0xjTLf/GjWLY6GwU0ZkRSd2984eHRjSNgxs7qwL3mIvAHQk2/w
icKZERWL/fecDRuFZYK5i1OqsHMQ1qDQuknyMNeW9wl5vaBNLcFO+1y+W0q2JxKTutWS6vLwka9H
QG+YjVOfC63EUqNAeTKDzBfTeY7AzxDWiD6fuaKWHeOfM4WWBK/8640iDFUvvvPYxVnNyrcuH6u7
wqmd7S+7ZmUODKyENWSi1J4TsPwlUAANTE5HniGLMv1pdN0Fe1JsaZeEVzqD4sSFMe7/4egoNIne
TPFKwUZGpEbPcZn+NjrW39d6bYOriALbprMHAniuBvDEjvfm60wnSqmai2TSTWQOWJUfOnZgw5HC
0kyI5BE2QR19gqwkeRJsf/yrm5L/7g0q8zp5YrqHY8StUDyU0WMwlRfECY+S+TrWhB9lNFKe2FH9
/OyMubNbsxbvKt4/H7YgBX9DpBCfkqFB3sB/9IJ02DEePt6jw+FvKujE8DFgnV72GZXOpYqU/xJe
nGL1mUNq9qnpNfn2K9SLBJtzPpkNV3MlJoAMYNV3GFwpXr+XU8U2m6Z6iGiNO19oMwMqOfzDqXt8
pTfurQOoJfUHCSHFaaVJdXc8oe2wfKZ6qEcqrEd7kkVJbNLtaxjgYs2or/UmiUY3dKHLVsG4xamH
QLiQJ6uuFmifu98yhPrIM1GPKy//BoFNMWegInP0bQlkFEylleSb1Tt7x3XcNy9KBKMK21OvM6qT
rDQOG8PeRJHqbIFYno3nBhI2AI8N8nmyuDqH7lHyZ1SchHphyRLtAQqdDHZSmnpVWpAlw/RyErn/
BA1rXePOOx4YMp58khV46EYUBZk5LEFkZemLBbwu5hQEZ1RSD/4fAk08Kb6NCOp29KedUCRYVMbL
cw4Iq8c3Pm7/elBNdkcM6BOu8Dkbx9bwZYUJ2nH6ttHwQu7Sw04VbwD9CG9R8DPVgYEX2ytW2UZd
fqoteenYy+Rc7kVulItgtn+uXTNr7SUWZ08U3G1UIF+aeg0wzyqddRNqH2i90TDmL21r0WZqYZEW
+ID9nb++Ban4SKmjcAqvlVpZM3VVZgeatE4qmDwTzF3FEQhZdwp+TX8ogirBYuGvLiFgn+Va8WPE
GHmEEEVZV/aI9OAIMy1kqmmwd9vXMEcdLfxuh6+n8O+CjFmQuhp/kKEUtRbxgES4jHPFxfePmcTd
QHnXK8tfqw3JAK1prge0R6WIRjQ5f915R2ZjvSlhF7hSa6cw3oHC/yAhZ2kW0RL+Il3IQz9uDIKJ
/j8kOXpMud38Td6WHZMnMhCvQHpD8flOxRUNkrCD7P7NSUcQyULHEFnaX2niyEjDhXdiqfOKx4sz
XbctOHTMFYY75T1k6d8aKUzuBkwHsI7AHKXTp99UiO5tt46FJKW3T7pg5DpRywN2mouyEGGklxuK
oGjOhv31qWfahppQGOQAem992oSGNqxOYvUZ6g7hWfxyuVpzLGIdM1EGxHZhuMSMSiiJ0+Q2tRsQ
bdSf/ZDx3MejFzQ6c9NVAtIOkXLpxiHbjQ/hBQ/U0ukeVdRS93vP3n+KxEIXczhMX52Dymr3RqBs
dajbrZIlPXhV4t0+DsYQ1kb0lj/EH4Lci8wpacxAr5QcYv2ruo3fZtY9gEL+710XaeuON7tkTkBn
EGQisnA9iBhEw+BsDiyvYG3MEr28ZoL2eOejqUHlPJoLfdi+N4kzgbfO3NqR/H0xFizF72ou++33
iVvOoXbWNYgkYFEXW1mKrLltI3FRH1KQBobNV+tc7aaSaKXn4xSoCuHd0Ph12mgLuN9X/3F7Kg4K
qiqURBzrJWbVCmTMTmRGgCPUGP/mUgWE+M6t7jiA1YmsvCVSmIpV6c0aFH/svDKtFWmNID/Lxc+6
xa3SpQ++g8BxofDcX3+pN5eo1eyFxjDdutD1z8PWBSXfIZ+RnRBayfLglvTaCOsH8sop4hXZh1kO
nrk++cqwLCmtPhrmhNF8iPU8WXJZjqrmvOyr8OwEUo5SbfUIRqKbNpycYQRQKdxpUVpbgEyEBo0n
PJummJBYNQR4wQWLrE2lRyALsFtFouVJCjelAVQC+wxsHG37ot3uRfZ9+kycI0mdzlJhR2PUq7pR
PAM0o7MNj1IO3OQuX+17X+l9LLm/UxNgBLWvd2JCiY7LkSjAKMn5NYnzyVVfW/8c/84DQ7WugX5m
LcqB6pVYMBA8hZaVhC4WDuzZ+0FUJ4u/FEFfdWqT65/3i3fXRFjMJpRb2lYhtO3lZba9c7kccoFk
HDB09uKgKYIOGAvWXiiSJsMW1heb9dFDU2/aL6ChqAYnwIEIP44mlOyqMoOX1ue4CQ/H+nW9m6Y1
o1HAkKhzHKN9i/UWsaWfIyrQuneEhNQQYeCkjAI1rY6ZarwG38Ts9XbR2GHyXgkP3o/Btjufjnid
fEKfmICGTy4nFHiTlhLpzWTbTyNs+ruuyeMdRHPIS0eLWHBF/sbRGs/If+lXmMbtSLrTZ2qME+GP
x6KHsyGNY5mqBT2CAQOEhZ0WKApL+mrcXfpsQjQBDQoSDQGGWqJprXE8xUQhqR5twlH5cauBnnPT
ynMXgLWgCwFAruoFtFYV7WwaAJUcbzwgI0oC5+Y+nqU9qW902DXKEBExvEZLaU3G8mszYryXKtX8
7Ax8kQSfzMO9L0jaKanAByjc8uOXBLdLAA+XkUN7EANDja68xaExhdmk46gyTGGsHgKvpTEO7Ios
f2a4pwqUhJgWsjG5w8MTtwIYK5eKhoT2uzjmSikkiGTJ9met/7TF0pkDDJVVMTwsH2G0hVItcaTJ
p/xkCA+9hlQ8yCDIZtKhDq2kjbDT3vIlwRKITt+5wRBPLnLSBNvhj63SVnmw8t6LMVPhmikV+JAk
HPWlTVC4bf5mp8iySg96g++eR3WkDLGyHSPzlSD0A52Mw2WMELnUZtTHGipHE8j+nygTAE3NoR6a
P7qjBfASLcUUhgg3/4i7ca8V8yJwJ1/Zv0E3Nvv7JYTnc+36ynPp11CYa3ubrsBTHQIlGtn8XlHe
u8qiJxgba74Ye+zUWDeeN0295iFfBnmfipoj+Xmy8HK4MAj9lCQZUpHtcFuFdA6SQI+fV6o2enrc
IUv23DGangPX93lBXO7bjS58J/PaV5o5UGM9QH/tVk8MglqyFmMBLcWyu3sxqHomZ3khkYA8eTq8
rAyMKGgohrVXBBYwKCK9b1119Cb4iaGq74MPeECZkmPQjKvEeDFpx5fXfDSN5YMAltlE7mp2Ju3b
MePTYUDGwjBbnlocZKR25riQ4sFveMfs1N1tVqbshm/EAD+Tm5X2AvbVudbf3WCW4sWtpfHI66oh
zVfMDhTGR0TnidGzB8AFJUDK7PiaDq9zyP3+DTfm+pOC+yXRxKP8EywtRGSeqzHlhaHGBCe/Oom4
LwRfoOAEKPxq4ctp0+R20GMjUoalY0wTHnVtorQn/7JlBftMQ5Q8stCCoKZTsoaEekJ05gaT2uCU
qvG2uw7VYg+4vdj9aN0zDa0w1ZQV1k30vzebllZfi+mBnaPY8gspCtr0KNdVXF4jBcjImRlFhs02
Kevf9Cug2uldqbLDAA8NIigrmNsurtg0b1jyE5Cb2Klxc8AO5WHjoUovNlZYUw64T0bm2ct8WbqB
9sBcuycp2R9M9M+gKo5h0py08+2J55QFqfw7UWJ59GLyD9pRTKd9EQUNmcJ6bZWUiHhJgt2AcIlu
F1/mHTDrNb6yd1l3zr7v6HNJHOYA+oqtF9XpBl9XE20DFWLnfK4z04f/hZfwmMWJLQa3pJNWiQGV
OUwV546JHuBlk+NVWbyopApD29K7LKjKtIAYP8bASsXCfW7sKINB9mU0QjYmXdisf0C/BW/hp0B+
J2bsrf8Q44IUGwcQdHQ9Y1ic6dYBaKKWZCzkh1op03efR4r3mIlZd6M58Xusgf5JkTyQ1Oj+YmhY
5rgemMmXdVg4xRtclVRw3qYs9e6AEv4tD0VBUjzCDKcuY8IRwRYAK3RJEluViNwQ43sS6Z0fyY8X
OL9IZfa0WJA3x9LkuBVlZxILaBBR7c+gNDoHXs4BfU36QETn3Bp0hgm6RMLgmf0zrKUq+ojcJMkD
OgV5AN15v5wSHDA0D+HApq3hBDVCT2Q82EMlOKLLitsN3TkT7a9ubdNXA1f8Y9/yQJ4LY7q/k6Xt
UekUvAa94sKQ5G5SPm8mODMnmYLvVqqjAduy6/QBX+rJPPkyMc4ADfm13aCnxMwJMehQJa0hl05e
TlVoLUajxMYZevIvzHYaMZ3w/fOMQXwUqOJl3xnaH1tG4vgI5zjRkoZrEBUsnXdb3xRacW9tRblp
a+fUXuLHsHA1YpXqgTMgCN4gljIKjgTPxHBjFJ4SObe4E/67MLfP2JFabgMt91ZoqZs0sS1pwM+m
LoqDJEK4jgy0kAUmWObRjBH6EjlxshUaQFalej4Na/tsv2QJmy8Q4m1iheKI4+s4PThQ2UTzlbJ9
MLe61uqEgwbnjfuQVK5tilHsgVwD2oRajpvy0LjNI1SvFetqR8ACKjaO6f1hZRHj3a18xocVlFX0
AH0NVMFJJrs42hKg/t+LbM0X/d/oMHrITrzOmKn+3Tdw+LzMjv+wuvcUEQREm1naOlfgNqZFCsG6
/1IOGFlwt4KL35s51CVLPLJYOJdvS61VGNUzbqJfEfLC9P2J/c/EgPd0VFY7+malyKsO9lHx7pbO
11q1VirJZdeGDAEtq44UJAg5zjgq7aco6HNrR8ufrstnOrVASPERY+Ej0ycej2wXRD+hXNR8RdJO
fJo1dhvzMh5/q86MtxM6Bwkda60JHMTV76ZTMmTRcNDK9SZxH3Iq1xtwAp0MLab5JXGKqXDDnRII
U/gNCqW7oKUAa7Byt2oPgFRHExf2RWaD4T2bM0L/tOrLNXAYTD7xpHI6sHiClAV0cnjUkNauekEP
kZUX1fuuLEGoTkBcx45Ynfey2JsSifpEsFi9lv0KEN9XeqeYvJoyqkFWJTjy3FwchLTb1BBaKNxX
X/Av6OPKh+lPe0IvjDBp6aTUu1j5B5bCG4IwAlGIUeDxTUIRQJJiAjiBJ8XU6nBk08c9Trh0UnAD
tz3z365ERY0rrgxu8zhhm7UXW9Puin2VoFm4nBG29YO/yQ1psjY+1KLBhWME0dGK+OIxIWUEzH8H
HN32VHm/DEE0Sn48LhiACPd4IkULEFWDChGF7zoFTCamqNDe6PNwtcdjIkTLEXSJjaqoBuPZ8cL3
ZUN1CGbvGHDsyj2OJRGaO36ubGbbzvVje0nDpiHbBveHfrVpIdvFCmRnHDgY1xn3wKSYKICTOwpY
71Pr/ZMBErIXBKmq+x8+zPNoEa6YAW5PAs/ms3nNaUFhnwqN+bWTfnfJ6/wybAP/up2gTVdn7bah
Vt9wMC6b1H9c5fG9HJ1bUK8k3z4dls0mtz3f2hjD2210TEXDLMddrQ20nqELhOFNBcLQ7f33vVyV
4Yf9YJS3bVX3orPKQFgKHcrgCmFv/FA4h0DRyNh1yutm9exJh+5vrJmd2WDfz4ywZ3yOWXPq3+Br
aqiehpDVkCYQMSLOkNOz8JPMSGrEp2fXlhXsFCdyntaroRL0fiRG/mhCfp7MFGC1szZLxL39ELSZ
t4uTcY86B/Tak8rz8NADIfxOHpC07mBY76GROarqpTsaUb/3x85Q3GCA68E3VUv5H6Pkljypoa75
A6RYoTBIoCjKgBdicOgKKgGStNCs+qJlSUK7Oj4WIdPL6l4XND2XAsiR9pI9JBvDquTnSdyCRv7E
WTcRg49eMu9DDD31jCVPKVdx+p7Z9PEAAKZUZ+o72Ki6o6LaGxwGeSQiMgKwopbH4eWYiZ8vjWd7
7JKrcKjydIFfzeyJ3oVgiPzDCUs5yEkJe4RTy8sR+gbaQfEjPObrDymEeOf2RjKoKjBhCP+h8WfO
rkWybd5XPtuAtb8xosFEjEcF2XOIzQKcMU6wDYAQH04h/1mRIUy5zLasglkt/YJk6LXRwnGV+Um1
yrWzut/6nrPSHFPoLwozsyt8Bhk8AMcm+eth2ySnvHdj/Nk7LWGwvAdwEYrn4fKBNk1Zjigq9kE1
0Do3STTY7oOTa8PW/4SODAj1kV0FSpAhF9YVRAFhODTBTpN99orcI+tDO5hj7dfk7p1I0Y5IFJ1k
aer7Js+FjIDpea+6GGaafIerMS0OfpcyO7SK65sJETU7Kbj80osaAvWNlmpzaQrIYt88C8Q0Htf0
a+aYqk4FfS7I8LXeeBBDzDgm5RCDx4NquAzrOZk7DwL0O9A6ow9HWabKbWXfZMdIz5IkA30cnP9F
dV7DECIJN1Q4ONkLP78xk34kNzDNE6wRvWtcDwJR1lUum0ieprUm8ZjCvTE7BbqVqsMpdRE93Nfe
aBpUQreb3eipEfMH8nRTDwTQwSu1XKjjhNpSZKfTxI7NzBk7LF7NGgSWrKxPUdxMooc+FdJEsHo7
1oYORK07z3HmQXkbqnr2noN376zkQK7LEPfZ2Ft5lrKbiq/h6fJ11kGBKNhRN3Ks6b9qkGaqKaEM
pgijSDl45l+u34aBDvPhQyhJZ/bgNyYL0qLor8sCxWKCKxTkV7bakDCaYyvaryGnv/0A//BN70iu
X7xccnyaFnLzv69nucXLYUp3+sfMWZsFovL58ObFpcrSmdc9kfuWOre8/+6mAe+GnhfoN7LZXxhj
PjrT9bX/VaC0qn3QKheOUhvWCc9ao500p9PmLRbcFyB8J6pA1QxhGhG51UmMeGs2QgaPQxnhuUKr
sE8Wa5feCOwy2M1PY9RJBhXb00fk5h0ni6s3bx6mgGdH7Qp40n1vKhNmD16wWLKKA7k+due9XOIE
NbJe5b6t1qM1mXi7dGEYWFxFeKfzPogLJ//YSbxpG/RKG2WklEgcfKiCrTHJ8APExo3hfP554jJ3
vyBK0J/wkrdSYPaQr1ON/ib6pxdwzNSleCUWJtyWyDfZU97Z1HJ8exjR7xlq3mmCJGI4PinrGsew
QVnLmpcsJ7NNtfGWMptupACBkZ0UmFkikT3zItRtuOGT01KHTVm8lV1j0Yv1sJMsCjYmYyR92tHJ
fEWs96AAmVtj2WvECr9b6a6BwUl+QjKQv/xTtoxcMm/yXKwRC5XFS7j1bfaN66MAmJDc2AerbxIM
pgfVHGdNyjcVmEY3jaHOtH/EAzh4SSKr82xlo0EysaITjlJssLRBi+0oU1KalRE29jZsnhdh9Vpm
taqZkkddZwseRsH44hIBIrl2FdjvyqBGLdsLyQ25rwPJ5AgxTka3hjPXlVjtjIXwXApWM6UgsMnm
hrjSCAt/Jx10NRxQI+1fZB7yxgtH94F9eHveWV9nU1Hk5tpDDRtmO1fXUPPhvzAHRBdN0uBwDPxx
N8a0kVjWb2YfIUSJ0gRqIypHqp3wJFhKtkAIpSoInqUZlV4OyCda/wuHTCoDa+1fopoejJaswjSi
CZs9b4lUpw2pEnPsG5TRdaz/J8nwo+b5DqQqBZURlAmTHAb++8p+5nOiXAgr9fWchZvLTOtYcNgE
a6NRcDqssWD1LGfGQUkfPfZ7w8ZpZxUjgVbK139paXCE0r3+z51KLBUedAIDOq0cqOeZYhEnSETs
k3gpZsZezCnEww+2ttQatVrjgMQSRa6P9R9cTgEE7T2KlW/yztBPZlY/CUzPSYDJ2eymC9OsNRKq
rTn5iEVhTnfJu0g1oKhTYeD76EcqkOCNz/DCnZL8MlYGlERN6M75sq235uIfVn2Zbkd+HS6LT2Wx
lZIdTOYwr3nFchazo9lNB2Zn/cmuZb6OM+Be8m3lgr7Sw98OYO1OQGjOhTklLFEiKFsCBwMwYc4P
8n9yC9dBSOH83s8XPO+0ojZ5tA3BqHYnXfE8E0XUwbFRbBMTA5r9oPkV+oXSZo+YngpZYW67IdUz
kGQO/lz705IbebecC3IMsBVnaGObj5gVpFiHiWtTKrNoZ44po8mnr4w04zqPE1/F14j7uVXDadVb
ud5AwyYvDAClC7bOdHG82QKIHFMrWQWk6pvTfR5T5sLNLWeQ+vPS0rxZuMCx+XVmk6rKe4DpDmxF
UkuSqBu64NosZyOtSrlO99+qmdNfoh/I+C94okufioe3gOsaG+xI6LjHNHBWB3JIcwMAonwMQrYb
azHaYP7bAYvYWTrR09Rz96GMsonolx2y/bo4SxXWRsWEqH+YMVTFf8OSLf/RpmzM5wKvhBo0Xcb6
sZ/Tjat+uyFfxq6yrGoVnnkRleoiAK3nZgsrgKimKnNAiZQ9h7pcYOpqMHBlTA9AB1VVtbzv/sFM
zyJxnszEknioCPwGQ1j64LeBQroHtryoT4ITz0cQTQfkJCuOzCPuKwsrhDQ4pGB0EY5LXLbSF5HK
kfCSugYQO5gmBO6BwoZXJK12yg9rxmU41EgieQ98H3+1ZQZLP6nYUl6gOneiE2nIbsF3IxxrdwoQ
IUug45CM3vK98HY722KvzGIWmLcCfyBvxGHwA0oo6tu1/UQbK5PLW9E8H8mrAs97ytcEteCSiHg3
aA0dphHKa1Kg4P5Hwf2gO1+DNyPAl5h09nA84rDTsV7PoCC/be4QLL4XCqEU9HvkJZyogmey4eOJ
1yFw+XtiW+jHGb5qFvogMHk0LAXZTQOiRGR2D60QbRexOq32Xn+cmVDagrNaAHjUTV+VVxhLyItk
ZOs4xeF+9lYEUPiOO+VLxA2dw6E8xCJiaKmZNef2XNss7PVx8DdKY2VZVzuwREjXXVC1+MvGA2w3
uoLux2kXcWN5K4KZcBA4gdCf7C1Ue166Zlw+WBcAsZSrAF3rShsMRysQIxCe5TpL5URJVFGQP2Yj
mSpgvEQ74jvd3aJmrj983inC7PE/sk5KSrItArsIR0xcS7d3cbSzaadr1vV4swLgjkdsr1nll4s5
t/rDvpq68e7VfZkjpqGIgA6kqVOfL06Rl4X8XB4FynTlYCn5yTxKEoZpOxYXJYvyHLp1PbyTkkIK
B4nwH4Ww1bIdCRNRcgv1DTGWb3YohQhNvey1/rgAIUfgAwEJCWMg86rZSCIXnyekZBsP/NSNX2vP
SRmBy7kgebHuWqUKxP4nKTBzEn4GPFMcDK8XQrg/1ZmXTfB3VDWcGsKW/t4pGnoKoEJqMtkXEKHD
fO1MaRBODmyVtjdkIgYWeI7rN/yeMpdKhTuP+nLCpnIwMa1x23gngpviswpS7UFou5eAJB7mGGVK
EwzWd5dFeOGxWJN8YApSg3bJ1XrKlCfvrCIjT9/Iqa3uC1zwhYPhStnSo7m/tL4lLQ0ZtJBrFe8E
0GKBieFaBaX1AKwk8I/k/yYDpYLJrXsA0827b9cYPBr2BrpaAVKyHPQZ8olO69S29iQfFa5m+eIi
lwNrcYXrXgVBQQlfA/rSmHaMz7wbQANiy/7eud+N0cQgTxw1823audQy9tJHzfstdAOB+9Wvv/Zg
rrThLy7tM8D67odJTKhe+xEWa47fsfZktgHvNt2ozuQ7XlEBnRhhWftHrtn1K/rE54pLG9XnJEGa
HDDM5nlfkcrxZntG7yECKZSNI4x65esu504nTrS3wHMChHIvdabWSPd6WvqCK5VKVI5HqULt2zY3
fW687rcXsL8sIgh1CVlNqOKx5BnfqEeUdM4EnyXfOl1e2t+GHkXOcAoT+Wq/YP3qh2AZe3TxAXwQ
WJ/tyvuSZn5fYDPOW0or++t0vcrCXfE/XzH1VLjU6QKMOAb6XLfq0PZ+UhPcLHD6XHllZWTVDbo1
lA9GjZvp6adAWr7KjZZOHhtg53Oqlt531twGo47JXdU/O5ClGTq1py0uhO2PQnZTODGQYuWWY6I5
r2+GAvE6qsDLT7FWDwd1SfRuUjrP8DF9aU1PtJvH4YwxTQXflAIwkgPTj+AVFwe9vP15lzTo42ea
WII7HTN3766AWE/ng+FBgMXto5CBRWP0JxNY2JKAaqVnEkxLz55Q89aNeL5HwZLVMZtgPzLTIfHu
jjBibn2/TqMucly4cwviiAZetIvYvMLd0NWptxUcNVwtK5vHPmuJNRwxDc9R6MrbXOvS3UzZyqBD
YkvO1RDciH4JTtlx+KuLZNHcxy8DAnGVD161SIAgEIobO9ZaNKcujYhHfBBfTUgvkf80ZOoii0PP
54Z68MrDS0JhFcxnZNvldkk4PGduZvtp3RVTRmvmwtDcD0aiWQuQJ5M3jtwvyDegDXGFre5mWHa/
KD3vACRFurO/yHSE6QC7FiBppP0cxc09ov7s1IvcfsZNqcO8jgpF1OTFbSBh5YlUQSXHYHo6i8/O
pthDTdoDdylOzHDMFr2v7UYUsWCpl/THD4sTj1knCA1xI6T9tDrCYPs0BMzmjfkuwDtEXH+i3wRk
kN7kOIcW6Rl02isupP/iKCyc4IyJNABvZngC2/aE4eWEuWd5q48HY8MUocYJ7prgDQ0GWTTysexa
sFFeECZoX9vnLP/jqzynJzIU72tXTvgo1vWCkuUCQU2FI4piRjRCKKQm5w/GWQ74nDHK1ZPtYy2B
FRGa834djOrpWqnONGCmNws5pZbp7dh88JFJOUYTqkf6TtpLrfz/PwTYsUzuGkO/2vmh7NFePZco
XHS65L2AcLqY+602jmQ3MEjnjNz0EcIRHmnGCSQpIn5k+SsD7p4YLA9jD6BozQ/eJjZjixcPY9fV
2LgP2DaOxBdbh3U6Xw6lZjjq7h7qQRZgJiWSU4OgQ428lulJztME/eGqXOZvc6BJmDeCzWkphzHq
+BR/1iRPXPHjQZRY0xlv+Lgpw5zTqPlK1LjOI0CRPhpKOx593LqO/0ydHC361jIlMxpgwbMz7mrE
63MU8GG8SsysxQbIBvzvgriP9FBLaBzAAZ3zrWLvj0lzzdRPn3oOue8mxzWhkDFS3v4SBjdbg4M/
X7biLQUiTxUSwhkNbWUGniJO4cfGwcIpHqFhGrOjJvQKYe/8HFDUb8CLUiwpQeJF9s0IhuP/5J6/
/1fbFx67hDe317XOEVe+PGVEyYjrSyt2bsIRbVV9kNKkUeSf+6ahTpDlf4uk8Nxr2Xcfh2zUZ6Wk
0MZXQ2BHhZc6wT8Wq1xwq7W5hT05YEGv7XszDVShdWqEVPDXprbX37+gbIB73FhDq6kTOx0S4MZR
2LOYabbwicNpZK5OKkDtWxQKWBCSP3MQnQ6hjH7f2aJhw7JlN86PY2qRwB4xcoJp/ruSuFlpkWeQ
e0u21jOwnDVZtdG3aPy94ZpzhV7bF+Jpor3WvxrT7QZnsxat8fjvvrlgZMwMTBUb/v7n0JieSpkE
ZVANHSXTcD3dZSWZeuVisGW+awcJT10nJXrPayNmtaxRFUSSGVkUK2iFQ8/AQRbulUnBeRAyQLT/
UGYXSjEGXpQk0kuxpzZlUguw+5Re3A4ishychFfWEeqc4VzOLDFx6vmKLwn4ZMXJTOZ403XENtdm
lnbytjNn5pjbeLTF075iGSUxzLD5osqccTTioT70fh078PLa8W2YceWG4+7de4/dZNgHC7/+Myta
/CiAYezRCXBPZ3+Czw0HouceWhU0TCyZzGikNQnZHg8VDF8rl5KAZh55SOOLPMXyzd5iWtlCPjY8
ByJAK8ONXhhrxON8ntYAkYZ8Q9bzZs9XH/auRXtF0LrIQp0hG7RR0sz5Pw/ZfdDxatrU5icI+Nr/
VeEvdO/zS/bDK/124yAWcj3JKBZ4IL9WMLdvqgpPK9GAq6ZyRBHohxwD8dLhKoeytaXE4oRIJCfm
+FV0oGgU33Ji2yVXzp+al4IZ4g7QSuyEGZpquqmT81sobZeRrzZBQ059Ilso5rhEKckAKQ5f4iNa
9ajWsEzO9zivNgVRTaCgybWXtCFHK/szDZJ8h8tv4carucvdqMU7yJdKIfkVf70bX8qXkau9oR6V
KVs7wtQWuZc9SZomyh180+Ad03ms/SBiAayKY2yehpGLIAlRWD1S+5vnHDuAGXFlkMDSxgL7Rvl3
GdZhvVV6J3ptsKVOOu8ImR9+JC/S3RKir+Jiw7/Byg+jO7YCcUNo/59hMzgE8EPluMSb5G/ZlvfM
jaZpdkSrIC9godcbrSExIsFgrw/2VR8poRqIMxf7UwqsaIHz52QHXupKuxm+4rZ/Cx7Pdji4hTVi
EJ0FIMUtzDjT6j9xGULlrtPCFZDtNOVRrD3kTATKqtrNZLIQa6Z8U4yzcETTbC4DGmhLiaLg2voK
C3GuWTjofjsm9l88jMC8WAgcSTM6enBnflsK608j0sotrq+wCBbuNRA+1X0LI/su+Osbs3C9NOy4
hovs+7r6j7lCTWgG5BUz384Clkpv5ctjGVf52c2ulICilWXqwfY4JGtNQbdYPG9p2LvzPIJi2ntw
mKDleQeq80jJyLyu7P4OT4osFx23GFy3jJ+8x/VY9kNJCHvDsP0ZxnkEcYYqURz5UVqGN/93cIbc
//vuYCYVgGEL8zAsGIgX+QxP23MFNPX2FaGn8f2oYKGM05RZrklqIFAouWZ3x2zXe411BO59wo/M
iRJub6EYN32ku44msUl6H5ozwSpJZMP/DOqk3fZQmr8XS0mWM+WCsQbvaREUH9HW0DdfKzR41dT3
TGULECd101dDMnMFG3Q8d0/LeRKfdZSQDgUCaI9Jg0qZ9sXvF/i3t7jQrou7VYzEWWOuUNFSJYzz
v48AlTvrN/+0mnrkivYfeURM5QRkGmV5xaZ4Glb83M71F3qloYT2HzX+Dc2eaX9DQOjuedTZOzJV
Y6x35Txr5hzUzrgXpZv2XDdzDibLaOzM3NJOM0WxB3Q1Xf3LU2i5ThvjHM41z4nEpWnoo7kMJTBy
gKXBkLNDjylFvlfLRXW+QCGXthpl9TzLp1iOogfsRbskTcebRYsOcmEA8BHq0lKFkAbcvKoAenuR
Mc35CuAfj+tU6ANDKiX4k+dWXO0qdWx9fo089A1wrVaKZVZRZLUAqdo6nFgOWcNxgxniYqqjzlwq
a+Fka8vmE5ANjtENuYCu4K1sazV3LYGLK6jYYkyds1k8d/YlDIZjnhs65wL5GofegVjQXFxaC8ro
f04Skb2unvD5TjJEogpyio9/RSfYiAcJA90wjq4beK6FW30mfnbiZxfwS5wuoHYxmiYOBgMVrJkk
dV0XR/UwJQV8UP2jPHoe/OSdb2PWyRtafgn8d8Prq7P56gg3C+asCg5IRDX7gJjgrGMjGbwjCVBm
3sLqTAxd0YY/Ssd29Kx8PrguvN6SLXLLd5KLsH2aQ61zdMPPAiypBO9btBzWW/svbTlPA1nPGzFp
jnvtr4BLZwC8U+y1PReVB0IuxcRTpWKs1kF5Bk10BxuZYpNL5Ca0ttWEsD10bv6n2T4j/RiwAHEU
5WTlKgR6CuLMM8POyoRhRB/JDsykSezWQ4Tv6G9CmCBjOkeem9UXI65cDlfwRYzDKQqWvtHf5Xh3
D7+sFmRLB3NorhGsDAivjjvkSuPVCbeQ6jX6tTTzgthuoR5kdXZQW+wJbbMB9HIa1ao8P55so7mx
XCrnNpzbx/o+tv5cEy+UbaN9jGfNs9rBoZhzGyccikESosZdSaXjMCkycatJ1bALuTbtqWcK/7PN
Z7S6XGg8aKakDj2IgvGqFF283Kjo9oAGRZuT/+NRhyNGJXIuvAz9EtHw6A870uo7fttkZDfaJhdY
xRBGuOTQW1MqxPx/Tu1DPzLD/1XnPB6Vrb5q6+wNnsISFfNiLCqwad6hkM8qlD7gOrE8WOrSM5Bq
NcIFNbffgoBF1RTA6C+CjOoBVYP5idYS/J46qw0a5bdZwziorIAdclT5ebcjc2bNlucnjTYXgh5x
aVnJq7G/yA8ahNtkIZfidAz9zLu7D5NcMcRek4naCV8XzLRLG3Dls15Km3bfJ94zu5cDKvp4g9yK
wT1ftvmVM5v72s0ySQHKFi0j9gelc28ANlLFQQ0nCD3+PItIn8Te1roQTreOJiZO49y45/y3762L
BsY/qPj1MCg3HMLt+OvZpSVLWIGw7YRUiP3+5jV2y+aTXSCyZFclC/0cFvRaI1oj+Ddu8saxaTee
3Wt9SKV0GbOI0jIBt+EK/Rl0LfpIKsSwx7HDnnMmsu2nm/MsczjOkoBbKozHajE8TAkqbOLF0Ujg
/ekgvMlSiZCXlcauZ2RhBtHGBXXDyoPreJSmD7cQnrE5OpX9wOq2fjKdDytfA0J1q+DrLkkrsg5o
aQ3U3KkM0QunjIxjLipWPRGmKlEIY4vvd/nFtfMyeJXZiiNYF0l7ySotQyNRjX+PMkuSADrusRIz
4Ul7H5njTkpj4fn3s/VdGtijCGgpXbT5Hn92TgfMVvVg8m9d25/iIYCTvfPP0SZUGQZC6zlceQMv
Og8qXLFCBeqIMaV02S2iKTPePrglVN4QspZtWWhr0kX5smsc5ARG7utsFcxSo6o96ujEhVPF5JTG
r5Pn6TWZXNmLzw6Xi9FRENKhkuIj1m+YYZWc06BKraoRfmfn1/8z862i8BVOTIaMALyhLUgRrajY
V3b+e4XDsWABO24JuctAM02SOAtMMINFGcvaPaxMQaor0r5iiYRwM02iPMJ6vcwNuRWPrHpg+DkB
jPqlR2C8XhrrsumGmQj+IXPU/MCvkFaCYC7krBl/J0wC0MBzpePPtu+oVi5PrR5dfPw+RsY5nm1O
HofK7hBOzL/TKJVFgwODjJHHh7svWsRwfehnObo3f5xUojaghD58qAdL6LwvchiliP1On9pdVlR8
9XLVD5GhBd5CCZf0181zmEyJQp9AB6oppKRcdBdSOCKNnHLSR9ZfyqvmF+hRXGBmbkb7QMTV10K4
tv82YufipvQ8ZDwxGK8cHCEyM5PvwsYs5VZ/8DP/J2m9/QtlqAUJVeu9MvR46as7uaPJIeoimrng
QwZ8ypZrdVpfV84zUkulJT8NFOZ7ouAbafSwPwAG0ch57VAreXGvjjIoKqGqJP4/aOqHYMSJV5G2
fbC3A8FN6JqgHWTZJ5K9AEO1EaXqhGlBY79c5vTKOQKuFpSXwpZ4t69CIKpfkmfJMo8DIkPTw1tx
AB9ISGZPBgiGZE9Q8ONWM09ace8xCXkE6H38vQr3it4ImDGTT4yf/sYPMu+QvZuRKU5w4e5OZlw4
ASg4m5mzL+rZiwwdTZzrM2S8DHhLHd5AbGtYWnQR+IO9vSmxffo9K7h/Pcry8PBRWcRjl5kPps2Y
OyJ447fd81wQpbZDtqe9lthJiT2d4v5lwpHRF5WhJYIh4iJQ4cePatybh/vUp6vK2mchCYpzYlm6
bxNSeHNQJBoisVnNzjC+FoWJ3tHo7F9t5Bccpbq40MU6IxKrx21nMgwosjIBTaif6p1XMlwCMKEG
UefvSRP7DsMX0DMG9jskAyCBSWQFni6IPz+ikzuXe1nzFsq/BI+Jo5tChsmBHyENov8XdoWVUftX
2r+K+HsLdZq3bZgO0YDStdW21Fl3dwiRy4dG+qyHPDAKHavt9YWV0CGRafLwl1k57TQhvnkgM/XG
Y5qZuVRLWUQ/iDQ2XrBLnzPzrWRY/zJ/iN80AD1hdSuHpoypzUcfoKZAtGfz6HYwaliXDaLXyqn6
tDhYdInBfjpFdIb9ssnjf/sceIb2ZJSYa+lvdldb4Y+1GcR5ZlX1ILBZGM48jxdiDO7VHNA0rTye
lMn/fgnUf3+rUDo7o9+QPvrCs0mtOkqcY9leJin92/w9JWLR4bcQd5TwJHL85o1kBQ7PwZlGv+Jg
XGfpu1po3ic00gyojBQE7lLS4R6z8x4zzD92rAkzNTZ/Qr26aQX8zuFc9TdJu1ZPTymYcCGeGPpG
9hYMYyHimAwqR+yi9WjxnXg6e1uk3tuCAXHdNGE2NQkwD7GSrya8SJwWsFY/zMCfFeIjsGP395W/
PsyQewDwvWPGLc1bDHONlQCdvRGhCE8TJ++A6o0vhFtk+mM7kqvYnf1lwHpcGv7d71KvcYBSm1vb
VoosKz8rsrdiL5TaW4MTetSnR71jwQyYSTMBfxSyOsJ72wAsgb8Z5M4n7IttGNhTsijEOiVRr999
0SSZosK2oTntmm3B5tU9HNEUy7k/b0b3T3NZCoCdufYDRN7PyeyUPTrsq6GAJtZSSkvZFfu98N8d
P4ydz4RzNspvl/prYJqAz1OmBckai97sClvPBtWcGsOnQX7M58sZ169AUTLxe4LKnAtRoE3hcF96
nkLO6RMx7Fh+rulWoDdSL5IzeXc1NMvdYGr2HJ3LyFMgYBuIZgHHOoXAMUCEQ7rvb0oiJ2+MEmhm
/S/zAOQzX9oRea0sh/2508tOfFEJW9jVq9HpVx5DHMSqyB/pHIgOsj4iT+krLm+cAwd7Ae+JLs47
cTvFyPia5cY3JG1Dc3sumgZy/6Ebf8GMbe0e9bxGPsDI3HA2ztQNEIogUtyS1pMCrHG4RZk50CLA
eHgTH4oMJJdW0X+FDlsmGZsZc9C8HSqxy0VpwTye8abxBFoPSeuthANpnHT9O06EBXgV6gKAGPe1
WQJmkTkGmT4LtetUU56ZjYyjsvoho39N1Ry6vnjpfd/ug+8nTuP90Htal3NZhcda0SpuYjMj2u/R
VO4cyRSPsotaPMdYzuSM17LxMLZPzTkfcfv0z5RcDwKvEVxKOH8JquHiwj2ODWel+ACV8aYIqJgi
GVygCkE3xIUEvZfy1iUBfNeTNKXb6YRmlJEv9+wvzwylo19DnCtMeO+opksrM080G3hCO7kUNKyO
VTtVLOe8URncGVs+2XcvPAUEaJKjpBW7IF5JVuVOsFjaj6szu/+McZFgcN/C6ow4wSXw6CXacmLb
f7G/HazaBCI8SEOEmqdUZ0vT07PZZcs9qKonPeFI4nIxFtxpk88K4lRkbz4vQLEkBFgvaeAh4Ejd
e5orC41GcZL0djKbMUumEDkdOZ5FX9iqhxT4ddxaQM0W/n3R8aqE3j006tyvGi+4QqsnyW8Py6BG
XkimXz2UgNe6S19NX5J5t7z7hQc3KVi/QfXat6GY2Z7yCXFbksQsNb3/4g/V6+xEfohNKPUViNBA
8Z4xgOV08f0tgpDybz7PrkczcpaH6jj1Tn9KBK4QwiJ4GFhraY80sQpnJNMtLkZwKYR76JS6WkfG
e98rpbh1zudGcHqWhLBdkEENmTZn3nGHnJBHFsGFYEQuHd5i9Nnh8lLV+abPCHuIDWSYXGBkBwU6
8iVJfIf3EEdtM0AZKh15tnV+/PKpDXv9HZ0FXxmikL/AM2McmTwdFNruJ/MkZc467RRS0LjHXFGQ
hdc+ITDpA4dtkKC49r9PMlazSecRRdzacqo23r6dwAEYbCsuVbfJYZ+fARMkkd6e1EcUHwLkjF+2
DWywQjYDNXH8nl6pjC6GWfXoMTb7WN9oS0DG9i9NkJ8Dh8a2EefhS3TsrMmoEtSFNnKs1mn3jcKE
Wqtqo/2m/Pxdsi7EJZ8rCd18+SRRpo830otvsXpHGKbefdP/8dGajFifrKjmIiutmWyzrV0CBbQf
JM+EHgtehFNL8obUrp3xYkyu0q67dpdqXigQCfUdpw/K4a15b67P0tZv/7lRFEesBYZr7wGWsYWe
ht7/QNfVj4QJ4suOPJuNWekN5q2ZOXIew0X8ohjI/artBwdLrRpwtoS3KiPP1F52BW49xg+YyDov
grCAajHpGY/BcfJK0DURdWDB+9ZGvDOkj+q6hPwEw/gFy1XnlhnzjwXbH+cqFzQW0xGRR8oL+BXc
mxdoIEcF5c1+97WpHqvlSIHKNg/0YBwRfA9X2qym4miMDMdvD3xv1q/+dOG2WUiqMHKBTf2SNBLL
WxYRxGW5/gQ3KlEDljcCPpCdLJObOadZCSSjscbcuGPlRC5xUH8Lblgs3mmE4I+p9LOhyX+iljQF
TwmXYluU/Gf6OoGiUOBczmMHYI27jhLvYVAVLO6gmfyykVPdFwwjQW5x/azULwePdmJahiGXhtLY
GemjqwlkQscEy98iTlUkVUkaRTFu7qudXfLdzfPp0WSi9AGpuhPbhJ3MtvCeNApwL2ERCxVf77kn
Ey6Ea2fCTdfbwVL+zk2SVZGMtzLIN11fIm6hJQZRfcVQrTRhyuHA7McxzctI9+OMrulocREKg19o
XDx/BkWRS6EzR8q0dCbyCoUUDHutQAYkfiLxpA5N25UkUlMagn0ne89hMcbXq+3yO9tJ5bxuRsXh
O74upRbszZVFD/lkATiSMh7J52PXY3sigXqxC7qsrgGYW0qU/ABAANgSc5IcRpznKt/ZQTLHo6ei
uSHYVudlryMEJAd08Xf3B/pGKPppOCk7Mc+8jWYA7JB2RZD3LrDQnoA9ZSzFv2P6kcBIP97FLwJm
5TahhN+jYeMXYWLQw9XMdlLBRJ2y8SdU2I2RceWBoYwR5P+Z2DnU2httjBnL5d/ETvQdRFOAnZ2r
nIA9KRgUGuL0RqRY+HpT4EKXJjzrNd1prX5mivn85JjUjMyRoX+kDXcxCgbKMCJB5dG+l7ET92Xx
q366j8BIpfjAUQk5jbDr3cK77aatRh9un7PO1ycE2ERIL2QB2J7t3DMexrR1yeiyt+kUtdekPbdE
2oYRP+Zf1zCv+fVbY3IS3Xc7eoYWWyJmvSDgO113HveEaRXkp0r4mHo1s1KYOuxlnw8ASryU59mg
FAqu+X8tobckeC7KVDNnwCRJPvpmZX3cyiTFcSJHc2rdwIvtcoPxB29gsD19GUoFlioh5d5a5ieA
3luUnFttyWaFj+8RNNkJL9sdESPpiBUDwvvzl3zh8QfznJ9IEva0g8R1r92wH/NFzdNFeGJG37WH
QoZ7JMxCgwDt9zBYnPai1/mCMEAA0n70mX2oy6qj7JvRCtdCACZEICubvzkupkE2Yut3xsdNMnQd
Ib3sB6uuuy06zrCzLnp5ragLKN4/pTKQ97WJvCFm6TRWgpMfcIqia/cTHlSOCXZ2/84tfsNGl1Ic
iu0w8i6CXXsLBjGYMajU8L/3ajb0vyGcQvzqtlAEn6iIV0aaDfmpVEJn7A/FXcRGZs/+Zkp3kxu6
ByXl+8/uRXtwrweVrjGdeHwJUWiuOvQLzsFJEEKlpZLj4hwblFCKRwfhhvVSGMBTQPZ4TL0WUw7h
lK7GxV2Hni47QpQ3AB45VCGy07w8h+Y385HJcVDinmue9wZc0BubBV2T8oXGIgWnMsg4wuOlQmcp
wCSzY6jZUCp8Q7givmv06WR13me15Y+HPRIXyf+jMup45FdD2gNawpi1P0gpzdnBhs/z4TZtAEvm
4zSOZXIluVlGrqAg2tqZldb63ZAC+tTI2x9DxM5tNuLhzXRd3pzgykSd5//kykbSObSvNdpY95hb
2pNufx6lxPE1ojGHYz/w5ZF1Cb1QNvmhhOv/HXc+PcOnSuZNJTEKs4foWD5Wj8ILyuDGxUn/2hE/
9rhtfFGE5XtE+rL7ahw64wANKqG8puuz1jZumH8SKtx3IipvR1DbKm7jBGDGcRaGRGIWjj5kztcG
YUCLKHJe0LqvZeUBwTjkK9yFGafys1JHqdnHECvuIGrBNR+Oshy8E5l9mb4BiXUHHnmF19y9QUEK
KVLLA4nxB09BX6JTvwMlpUHGLLimU0taEUnwJqEgXjCIHZbDStTQBxUtoZE78RqQ80CiRbYCbFu4
duGDLjh1ob4lfa1TR5pPD6Kaj5nkRI8HGRAZjm4lcEZEbEtu0IdSxe8zsqffksgcQEaGPYMKTM85
O2oB0sXDNkf7D4k7dZLKV/sXRNaJXBtOVBok9MVIydWWmqCKs9L7M+6It5DADXzbB+lT6pFUHXtd
svz7lEJycFOjivFXKMZOHHPQ84C32jTJ9Q3G2ywBnt65tQFOoJssBAu7qVqxV3wdflGpE5cbD868
NI/FNiDBXBfoKG6IA4Do0SVpOKWHRM7LZQXYM22cUzRXVE83M/K0NmIpiSvtvMWe+dk791OlScRa
naLldbHEXSNIv4uGHgC0FW2pp0tP6eeIwdGMGxsfkJK1qAgsYCSyUX/0cbuPN5vG7a+E6bleZBW2
LKAwo9c4Vh/6sLcs/yfiMDKIsRkC0qw30PWBfkikUpxSPriUoEn+BbPOnAxnI36cKS/50Lpfoqhv
qfSRC8ZH2YgqAzqLIbKNhgWlM5jb6E8pUMpoAELWz/bvncNFapa2eyc25zWLncy9q13CGeUhF4po
La53vMh5rpidiflDKiJi7DUz+McfdTi4yAv3gBotgkMEPBzx72M7ruTTFe1R8Gzk0NIvNtLf4ora
zIlqlB3bWpEFb/ItLhilCP45BFt0D15LkZ6ZT0yn7uhEfwl8vaQnELOtvNAG1bqumfS2pLWc6Y4C
+4WIctZA+oiyR3cwr+U7RbsE/Rap3ScwSV0RGTc9KlAN2wH4vnD74vr8ZcAr28c3pPA/LOpstkeJ
m7L3oFwbr3whc6c5C9Mrz+SRad3U0muZpMpxbAL4VSGo9ElBdsbXVZcT9QgsmJcIjD1jYoTxDS89
t768rO2QdO/IviCPMQxeDZd32NcQYlYyH6T32v+4bo5yU0eUt67zAS5uZMD3WRqicwQonlTpMPrz
xtKzmn1jz5kjLQRbUHkLBh7k0cMCt1SkcrdbNtxPfMlQ9749xafsfN2uM1sYsRf6Q8r5+QpQdIA7
Xc0uwzDyT3SATl5bElHN4S/GoTM7ARQPYDIjpejWKZB6iN5OHwXa7wvn01RHc91Lu0oHqrt4nldv
5FtAZC1o1IcdL8YHYW2YsB1Xu5nBANvRRAuHLqMoLdLLlrdBnwYu5NP/6N2zNh5FNJRllTlKixrT
EjLPhseg06thq81WZGq15rB3EDTSSCggH2K4vm3hmRCT9fL9SY0fyTChzvSO0/6OCXzeijmaAivT
GY+V7IVy+1N4AaH4T4l+jx+/A+xqmNTsH/0mLVWjF9XrvXz0jU0JO6pEoOohtU2bTu1dBxPN8G15
oDyCgjm2nsvUyHGiAhQ0DRF0e6/f4d3myVWGZOxAeGZJFl55Xi5K8vrrXc/01ceCl+yFq2FliD7U
3rLrpuv/7h6DbrFo+O/uEQlaH9haGazBYB5DEVSWgKbu2nA9NxzxbvQBfupYh0NUlyvzcYun/DLf
hHXRBVOyUClEyjm7J9AZUHD8jibdptUBjroNEDPm1e3Nbh4hOV+kFDz3SGtWWmKxvqoTp6H2nyaF
N6tnV9J6ij1042iLavHJfp/hb0tRfS7Yw+pKBvziIWPBJla2gZ98KD/OobPAwL1TP0m36JodtcHQ
JYf1IPEJC1ZKT2fYrVcbGdvQWM5toPoj9TNtPCqap0EngYVwwH8T44u+4CecVJUUKJJ8Qyr20cMw
gtSNpItFKccaUxvp+DUjWYNT02AMpA+93fqqaIilQF+MiM2umocc/k2Oz0tdyQg+druB3NAi3fgQ
pCTCW+m7U5FUd3adYuJ6D6rEx/TyFS73YIP9LF8rQjTDN/LMc6oqj3sjnEQkJUeSwnhHQEB8dEuT
lgGjQCKr35uHkRTrQq2WItAmHPcZMoajSy9AoRGcZ/TGZt+szCZmj+U5U4Imt1OofcXoxeUKjk+L
7TVmDfSUuSPbvyMH9jj7nPFTfh+vgZ1yqVcqiX+Rhk6jr3UuPpEkYikw1AG8Ea+ZHEcLyEdgvyYb
cdG2SU9HBP/dnXreazY177dRND5hcQg2/XfjEUbsQfUa0RZUqQem62kKJ4HreYfA4N6JbRlNKR8X
3lKJUZ+wBJiC1MnPTonAuJME9Vr1djbrvsSs5mfGlElekwJmo7GG84qC8gDFcowr6LgIujZRgM++
P5vhknI9N/2rjgcm2G+4QP0vaOqH/Vsa5BrVzG4nsLpZTjLMuFYZFkXWNmXIWiib0cxFJEzHBqJD
ivsnBEYtFU+/zPHpYkY293eZcZmvMW/DutSd3/7E7lMWmisdfB3/q4v8Dsfz8s2x3AQP5gLXZaJ3
mvEU+8e/xnjwQHhdrzhX9t4CW9YNzwwOGED2fkEEILmTnKn8+F7beK3I2foO94QaAm+S//j8DNes
0hmILqwG+opx5/SZk5v+38wtwp4aFZl356eC2sVmlg58LonNimAvku/XhLghak1M4/3a5gOR2x4O
FJ54r+ijSgqGULQn4Ba5BKrWpHE3w6+NQ1UbTiGjmeo+4i9mUXmX2XafBEtIl29t7FU0boQnGXb/
9TqLt/ksq7RH5if1gOp7kV2SprpAdM5UEDcXbP7U9xcJFXf6WhEiVsmP+gz0fcpEV3AGMaujW291
8t3rtCiK0hIV8CRfXJGijNWS6cubk7EtWwZuxIjLkcMku8hqYo9ykFpitIgVMFZwKvbTCcWirkcw
22KHKsx7oNQCDYO9mmfOGaWH03FsLqvgZ/MsHZuZmz0a32tDhGWKs04OBGa03xwhu6XDthN5ph5Q
bFFumtjzKyZ1MiJ+EONV5yGq0AaeAwS9gSigxXAAnCg7VYUpZ30Wv686sRFI3Mz9267wR2k6AqLE
pBMX2gH8VHiyAj6B5YcLtXHEv3PGxruIx0FQFS4poSmj4JbP061+7M8VAhYIkqDAMWAiLW88U+os
J+hpdhzW4g2C+xfj7QfSWBESlWii4iCbP6ZLk6eWx5TgihI7KF5KLkcvkDyPoeDEUM7JCIX1FLDg
DnV68BJHETooG9esGfKrIDSLOUtS6eIl3Vx3aL/9Dl6s3sQGTXtClGG32AlHv0fVRREMl20CYgcu
M2xMug15QeeU+obVBF+R+c+MGv/sN8ABOGe8iI5lfOlZoXHqK4rIqnrSJSM9UJOPN7efuYi6pt9+
TRH1oDHjgnLy7qhiIQXmz3t+MGDbkTDHJC+3wHfBEr1/0qndro0niWdqPbZ3TgBaCj2IJs3dk1Kk
p9maT+BOuPzj5J/XmVhB3sG6VmWt9njaqCxUFxdeLR6sUq5UUb0AoHMgDxPe2iN6y1UKyDma5TLZ
lKS40dV0VA6Sb9FB0qVar6v3i0zPS6KhbqTf1sYOFf0ay8AhixZzZusBtu9HpGOGbpGJaF1gBZqC
3AnxZcVZeNp7G15QHEeKkty6YWPnqqjTfeI1KiquvRgsjvFm0LrWig0KFYI97P0hXN565v7BbWlm
SbNGu5mk0QexyZW3ZTE9X7KWJYJqaCiIJg4wSGbMSCiZlfOHytFN04yazpRJLyVWbcjw1R7AFtEz
FZxS6ca99M1Ax108dpWwyt6WHkBO1cCDOeSxzqJgFjN6WZ+81Ra3ubpqoj21mVQtzPMawlh2TNqJ
Zjlk3piV3nR0npftn4oWCCzjk0FvBPFVQmMdHuSOiaIDLvurlt+idBWJs43UEoQGOu/BRH0YUbzl
oGE8CB6ggTZvPGCLp2fg8dZgrDhMiUALXE8AJAbWKnlglknsXInd5EdcwWxHapQjM2HIjsP17iex
U4vOgyVZbKP89jn9mBFQ3G86UeYR5SERH1B1KYlb7I13ECgz+pGgbm+HwAfmJkQiZIh+/4P4FW9p
hb30C+iu5WCgpXBz3dItNTav4sgRB/DQmXQJtCN8TvtZB9QPT5jFVKRhuRaz/oA2M2iP1c31TqsT
i0hLE0hlbVf7NBRcpj1vIzhjC5KkWok3pV0NzqmGPGh6nsgO2zALWftVF1CIOs2I7KL0BqrzEQTQ
j5sW9RD/fdOxqelk0CCFAXhYqqQ2Ym3kE8HvbjG3hVwIgKgv9drA1gjKjN5ZvDWaAsJU45otr8X3
UZwHD4T/ZPWNVjcVH46yQvkdP450wZrQsQb/f+M/L/+Hv23sW40UiR0n5b9SMB+Pwe8hBXPBa4IN
WNYPT3OrDFvZg+62joLeFqPltsxCEpu1FiFpEcrJjZrIksUo+d8DV7jEwV6+Zlki6Dq5VUBUiXWm
rdIUUfD/t61QLouFEAIEM6GsIcCMDwNj2+JM23rc3IRexJ8orUzTdhsgW9wcACth7Ju2uwDMxeWl
0d+9x+GMZmhbYdxm1iRpcdwm8OBzSPeE5zFAt6uoPzEpx4uluuREB42QZf/aHrs4POHOYCVA53lY
Pb3YPCiOrKlBWD/aQ2ql/pf6U34WGqlfBhC+LFu3gbZb9ZqG5Q5O86HpC3M6nBLVHm8Ek6rzI//2
SL8/mEslykTX/9UdJRwJ4hkAOej9tT3DUuuDqY4YMvuTAJKsrCiOgn5ixOXbQE+uUXIsaeXVjE28
Sk7jJdYz3Z2hL5DMti2rNJ/qfA75ZH0fPGe8H7MXATgvBCaLej6gsGFLCdFBh8k6njb5OZHIvRNF
jnvo18Tm50lwFEo8tWQhm/JxdE6kTIXKggpwm3YrJ6WBc+tFeO77ryfpmiBAKAAiDRSfBqvGmk9b
CyeosRBpecbpzj6O9i9YQxl5cJS9DVrsWXqWh40yp+2c/ErYVGJyYDcnqdxaBez4/LAzstFl4ClX
eauMh0ZbYKeLfBaTUNAeflhiegA0D84R1vC77wtXYuzroLvjUm15G1JpPSn8G/eYPiMuH+oWwF2S
AB8jLBmcUVrZBE8iTV0PLJ9phq4v10a0earyHqZYmyJWaJ8+TB8+5iJrMMIlLFP0owTPUZSlqdoA
yxSW2VQeFzhFIBbE+HgT4BHdNe+6OB77Tav49BLEdu6FGWHh0M17C7l9KtSQlc5NqnAlDohRsWg3
WEpbIBdYhmXOHOvt1f0RcCFf7zBvLEL4ZTYb0t9+KITubKW1Hrilw6WCtnIoI6vJe5SGfb/S0PpB
VJrNzo2qu3enmzKi2l8z+ndV1jlOzGbHqn2/tLZvwG+KZfFTGTyHdWKAAT4bBYeDX0Ta+UOX1VVB
b1EXnPLKqRFz3XbBpA45/He+fhNHEhssYppBA6L9jJcq4FiX61N0CB6oNCUp1HFmJnJ50sUVuerr
DRA13ruNHodvcnXs47i1bc3WQ2w3dErYuGa3oupgIgYG7vtkylAh1GQp/HM2WvFepHm6L0Rm+BMb
jfCniv8Pur/tJbv2G498c18JJZLB7/NsY+vO1hRK92f4tIOQfcs28z32Zd9DHF5X0ONy4ocleeWz
VngyY7j96gwfwaGuWxCVuGuB++OKaAdfF6gYSWmnfUVEYVYxJLmvMXanKOS9xU5mmB/+tbCphwJL
rmhANWwwGqxT+rekJfDDdFF26at2oElcVhKIN1H8AYMdKAItcqwqs5AGOMDwz21zGxyPuBTNVQw6
CBDh4gvsrIcOvuMTJuvXPpYGi8+0X9U8qtk5t9e8qLrNv2q8fk55wEdWhM35NAVOsAyZlz2wGbkh
0kh90z9Zv/Cv9eakGlis7dn6NVvST5CEcz42XafRh1KTURD8bqp9HEUxsXkCCcOusAFYeRwZPXRd
M0rk6OYrvcC8JWBidgTkyhi0yAymlun4azxW1GIE5M8ra0NlO43hmmpOc3l3UX4CtnxMTZpJoGP4
yk0q+LpvqfMwFlGKyBYji1uyZ6ZPlJ9GvDz7hig1KEFvC3MwcMX66iUHGJKnN8Gd6T3yy8AXbR8K
rKALSAem6wThROd9wJpi0wM5iFS+F888hyWW8/MYv0rgLx98vF2OIzg9nLQmtMKJJ/dBxME5XdBD
J4cTQ+anoYUp9lFTmuiEN/Buv/V8fNhg5zD1oAUczVCcxluohuJ0ilPOkMVorcl+t6Kc0bWaDgdU
HJO9XYQBHcImsrWpZDOVwL+uDeBxBgrQZf13sBHVhm4Tb7/3U6lLo24mIWCyAMSWdtWRjqn9sq0+
mCmzrp/Ni8R3H3hNT6zKxZKVmz7xi219ofUJVEvTA9QIe0slOPJfsHxVtLUwPuo2yf5LFxT9kmEq
qp+rAqhI4eUhJpQEfEDcYHqwfcDbYycORBwXnsQ1bJXpSrYMrtvxjck2SlNCwZWAmpSioX9BOeCg
nFF7ybW7TqoVNI5zXel0M+Lb3x8wzdsOg9Wj7ajHA7Ar8Y51rqDa1wmAXpiKAHpQCggkTvFuI3wF
j7WlNWrU8d92m1/7dHTHDRmSfT6P2f6sZK3wDd68uy/B/ZDF5PfOCfkNxoAFw7GHz7nbb2aE5Y5Z
I8a6PW6blrrVRHeILawjNkRkdNU3Yod51TrCLbpVvT5ipkUFJT3w/nGSxgREJbu7Kopbd0cfWkfl
izsDipCbq49dz8NO1YZA3YgKLJTMszHqT0w0xSvXQzmEki86mpK8xxf28+1JH9fC2KwCPCUjb3iv
wAoST48EWl1RFfLHUTKcy9G23q96OR9TPE0pA8ySf5C6nZCEaAy97AdfMa2pp/ObGMS2jaF+N/iF
uYi6bcKjGxHO6kPcw34p8LQd97MgzhBdNLOqPlJxz9RxKlCVevvCwU9mn6/4sN9wCo9zUH0Dea66
UZFtfmDSvirvJX9XCCW61BPG70NYksWgv+Y098FT2t+mVc92EgtswtBVb+BaxsACTvySTbFWpkV8
2SQNnwspDguwZqynuSq2080WAf5V5IjrMYskB3aQonzyknddGLcNY+GXM+3jGHuN1F/xWIuBxoof
tlCox+B4SP7jaBvdb/o8SMEOihkyceaiHIkDjIUEhup9Ha6pZ9SvlPHvZNOVZGIDEbWXdv8D67TN
tP6bR1brdwhUn5dqsq2TbRKH4L/fbqIJYeCWc7+ns4ttIH20ie0rpWd/fjm5DGIrUjs/+8zcc+nI
7LE2p/KK0wlZWdMbKmwkx1uj/pXjYH8mZKRBaP6HQSaUJbZjwj6zNULM3zY3gXy+rYBAULKoqK+H
4nN+DlctkZDdMiuzRSWxGTN41swECAw8sS3usTb58VEjuk1qvwXRHo1119HLIHT8bwqDiJbjxI6E
mwjPs+MjloqP6b80aRON0HYN/etNMYzrfYDHwHQDwRFc35F8RY6UvLXA3WVQ4SkMFQ6i0VrPCbfd
tIAuJk+rCcObrmHZxoIgFObieSQv8Rh61RhL3bMNlnpAXCpBbcQ35Dbj49tPnbALSVJdTx1HZzZz
VP2Iu9rXyvS+BANvJ0wW1dqJhz0bT/p7t5h0yU2BJe/Jm/WGwgpPQnV7jdetoYB2bfHn7K6WCtRc
Qz+SCcViQvMev8fx8g5dWdhf3Fyl0UqpZS5b+cSootO0tdZRbiZ7I7rP+UyJYim99mQIlYqem1gC
NWO+d/d+FPCDJq+QmD9EXPkhBSzZEhv9Yl1BtkgKdGHO6Kub3aSRyKtVXNQarY7NWPGSn4TxxylB
B41sPwOBCBvY1vQH65yXQiISmkwGKM+M7hKplivc6VZ4ACF6AmHJjXs9m/4YBHD38Rd6gj7JZMv3
7yMTQ/ZWkv0x2bi5/T3d4ATJYoioRIAWOefOZYNAlElmoGcjB1c0WZjNr9YpBdzc5izApPi1wfhF
/rwECU8kM82WXBw1FpdZCM1h+z27oYUNNb72Fa6CsTfWHr2iqgjGmblkcK1kFaS9AfHK1cjqD4+4
Ftg5Tqd+5gu3ou2/tV36XROA3WbZjWdLrixKfw8AP2ZQ9pLOBSGcJECFIQUIXzWv1WjV2TleDman
iDTLxDaWx0jtwltzWSXmj6HOjOFO/RUMakSp7avBz3eghu59gNiyKe9pP59vHW7avaDb92+HmD6m
Znzdu7p2ZnXjjodRFNgaC7eGaXgZfc8QzzBbgw33bv+6N/7GsaQxyyvCGKUaLf/mTqG8ebg5jLjr
+/f6P32kQ+LDtSj4m2RxtK9yHArzI81ajJkc7gOwAPSy1I0k5P4ppITYE/inWXa7C8A09QCgTFWt
o27X7J6tBUFE2pzbtklatlkrxxmfVAo80ipirj0/7nEp75nnsAJtlDdPDfCE/RVWBUFb0MO9k0sF
7DWDGUC6tIKh3Rvvimec2DEdXP9Y3aSwJSEjkoD+WJskkOo1RtxxJAesx/2jZVq5dh80PY9cowB4
STP2T0P2E3KXnjU8em/eVodrYRhKRlEiT59xOLlUsiiGsxHq/l9wO43yUT8wbrpO7nA13qKSp1Qn
lvaSaK6kjQm09Ds4Mj8ZUqXd/c+z+LM2Hgp82FFcMbs4LJVcNpY+xCFKQVGybP/zpP+Uz/lU1GEB
kv6uc1ycpTH5lkh3jLM8GdRZqGNweE/p/KiMEaB+n7enGtNE2YBY8sDT6cwzPJHWTqMvz6Q6Hlr6
tiUiAp0jMlOel1tinJgfADC+hqfkVd+IQlGM/4GME5CZsP7GBkYJvfdJiCXWTq0wQPv4BLp8utjU
rMuEIaVBYutasCmCDXFSzf/dLukWL6O1ep3KCPJE7ZLn3zdE60Q9zZTzf5In3lu2psnbt3UWT0RF
6aI7FtgQi4j7BcURr5483aai76BorB8ly8FGsN/da0cpqrYfef4ioPAF/U/+AyAjFLDhxX/GOi2v
+5igr/JjbBiNf8dQQoj9UoN07yZ74Cpjsbo0mbxKaKGTBp+NNNEHa2tS8/ORMHGds9zF5gv6YbhV
XcDbcdRADMGhHDrNwI+sf+ezxj++4f4SDNezK2oGPvcg24VNTxh9ZD5l+f//hS6QlbWrNJ55QEKi
yIZEKQ1Uq9RH1MvP1GAZEvQo4hIpnMooASNtP5aJwx9LbwrMQhrZ96y6QljXQ/SD668rGIuvpDGJ
CumRzWF4zulYr425lHkOgkkcdgwc6X00AQSN1w/+ehBvXkPbZS7nJNnHVgekI+1zWjNaTHqueTqg
FpVRIO1RTU325/hHkCjSMRNnYzTgkNU7V9GEudHu76/nNdSpmK+bN5MzgbqwESKiybMb/AI1qlDc
Cmyzpky2eKvvVGEq5ZaIdsqTM4SSQmEQBFf/QoY2S39bT9GvDVq9eaPxP8rpVAqMX4BFVTCMgkkR
HwgwqNJ6Z4LJXEvuybI8+E67CTCgYLftLXMcJx7CA8+OylfgJPAaPHz74Jj35xdHOzt3vU/GZd7r
3WKyWjENfP2NRCE8vHiCzKBUf0IrjHULOshCxMXaFAX8YX6+qjvn5/g4+i9QNEzvqr3Xb7HzQPeF
OOuN70srOrGmuNIqeh/2wsRa8qk0fmfwYvq/80irlnqT8GPcnb7zMSog9ZmA/iylMVWExr7+bp1b
vIEr5OfJBNPVQFH6ki6gKNEkMQYv5AbBDw4uB2NaPlZ1vBNNEIJipg6qvjs3JBBXLnOYxDKdmpvJ
j6i/20+hKq5v98Am8IxpSRvhNWjvprWc9d4LF1Kqzb9Wo+lQQZ7DHuyrD4e6QFcElTnxe0DHIBh2
Rv9YLHbEHud4ShunCDfLTpmQ4akwn329/WQNSRUcREM3aYqOQj2Kn0diRE97o8554cx3yw5KCKH1
A/6jvPSHSy6gXlbMIdBktUST+d5FjAem8XX1K40oTGZRhJx6TabQG33JjqGeHDWnhNavHIyCnCew
kZlFIG2QaUNfUHA/a2ZQWDooXdaG+d5as6Nx2wL02NXSFAg5YHLlzicRNMHdH8bnUjLxR6/HqGTG
asBx93yzwC7y3u+1zRCgIx0wVcEKG9+MS+k7P/YpaJWI5sA2ux7rrFYUCPcL0Qdc+x6ZwoChFGR9
0VPnOmmLYFdmDd0xgP1RFcgkpQxBC6dfvcFO8a/eNJKckYuDk4CEC7+s5pMaSVG74OdCj4Gnpa8m
wrN+roeLqozHBLk9TRcKgO8rfeAWfJ3QTd00N6M6gWM3i1kC/NkrFRqap+Jdit8i6EyD6dMEn0pW
rPXqX3u095QmlJJtiIk3vLGQpZFq1WfrOcFNx4ZHcHkPRRYOqsJUnCcW9jX7B9RrzSTX1FaFzqNd
5hn/+v59yh0fjmuJ11IGejEcoIOe4Nel1KjAmHvKo6cPxie9FAnRHBGCrKHP3kSX1XtE/hAK5Vb7
VtUZxqjrwsR3ZrZdQPr/tbXvRXWliOAqOOXEMHltl7xulGALhVsLe36VgdHIWFvWGMibPGgKU1E0
AYRBoFP66JjgFvZ91t51tCJuWlNbCGOItdwm73L4Rama2hr92Zd2GRDmZ9dB0K6jEPLT0SG9grqk
2uv4o7eRw+Ww6PBiw7zJJHNyMSybu2oIZ5XHyXkxWfmL0oY8y9iC8S6fN4xXMpF5z826OB14Vs6a
d8VOTcOSCMUTGge95JS4PXMoo1L5W4JuX3t+368c/7otVoifEhjCNnH9Sna5r09tn8/wadF6FUEL
OI9a81xDS6emTpMUfKfC0FgQH1OMCWFqsW969GFNrGnuATJSvt9pGjJqYC0RigvWmc6IZzIewQDI
zPyPk4c4eBlNVckuLhwdWX/a8tgMgcdA5VId4yIwEne+mdOFgcBJ3s/FgMOCN8te/kffZmwKnmJB
kGzj5VFRQwJsYlmbzWYOYuq3TxQKy8ipMqQiwbvcAuVU43i8oRzjMJ5xO8ji499D5fE1o4TJ5q/n
uDYparnl7T5su9F99DmZ06IJS9SJfUvuHrpMTMWPYIaxLZ3u7q8df+U1eEdymx0V2p6DTWO7JiPB
x8IZ3GQ8JIU6qvh7v7lqLdD1mthnwNg+Tx/k/BWKvg4h6cHvr8B9w64RyUhyqDhJpQzY2P8Yxx2S
+tNveyaZYMZPz/2iauJL6nKy0w9AtPycJmGDq21LsLm9oDaULK93YqJcQZFduEEQHxBw8uMFahdr
Cijxu8+5kXUC1KjcEEN4IQqKASpGJRSjf9vqaIFZqTsZLK8QJNEVOvXnUHmo7Ypa/F5uHOLic9i3
M+6+dWb2JQALOHAokUPtm3fwdSicb5CRJleNhGVvvTr25gz31VVn11AFbdikmkK0oM3C+cuKvhyk
GExf53FxKP5twKddV96qP499zLt4I8c6mz+jF/Vq6kdIz431twdu3eGN6ePThL+eIDTFsFPRd2y6
rAqKHlmW/yMRT1QpHJu7X8yI2QO8zDp/9LUyiwyubE3hI0RXSX+HGp5AUPlcQ3e87/OIZGvsrHlG
IAw7JBA6NyaqqYD2zYjgTKHY6Sn+K5OcTTCRRk0YJuHqANKR+HPHLRqRlZImmHgs89Q3GQBS/2B9
ytbA8sB/h6H7MvRYw9kmFVzfjcGp55GxsTaiGfWKz+o2OkqfW6vVB+B4WgYiKrl+N+ApQhVVnbny
ZWZDc1NrpiXks+BVn+Jbzst6hwu8790KShqDR17xidBWDVFLqq+cVCR9ucWoF/oygpLQnk+BlFbp
ulfiAcdSERVELcQ0lTgM2yroci/QpPs8IwbN1m+Vcv6DZiW77RZGIDZ1cBaXIeoBHXc6qcE/TheI
THbh0ZzHenM6iv/aVS30+gFIRtuM5jVV2Mnby+PiyUrRgrIFVka0/DnLV79Fkc7ABnM5SGNgqym+
wtLHBeh8lBw5am8EpotnkTl9xphpd38V+JzoYzSIJy/kYgScP+mRnU+8tRCFQ/3i2Y4VTVmgKNKC
CJU217Xrm2G8FqifoBQjzuDJYxp53/YPt6+8VSXniC6xWDzuJtPkWQZi+VjTcfAGZsuqIsWvN3p2
fVM0sNriZIKVP+9YErsF7dflSVFTozqXvDD1eLp+DwZkewRTbCm3s/ZhE7hTuHOoDrqE1Qm5WBHP
a+yKZctjERlRjQ2Ve81L41s9zRv+P1MwDpYnAtfwA7d54mWgMkWVbiMlN/Lbl7zA+vVqf6cKE8Xl
DYp5Q06hZVPd/plRrTzcPAdpPalwuDSwTebJNamQiJeu2eU0VmPeV+zIomHKGy+zGu8zKErl+Own
GhUwCUGQbk+jPZraeaWICwgRPMHaOR62sIgPedHE31e5IYBNtdRlOxRGs4/adX9OxHZYY8ovx5Kz
Mq2T6T6qF3lZfvHdNp9HNi2ZZMcwwu3pKNGVv1Bsa4OS5mNnR8TZrgFxyFZ7zjJOQp2hQokFF87W
7ywgNWDrGiGZ6/xze9bqpaKa1GsPiRRIFAI9UCpfDlPjfJfS1BiYRLt8qmcGEJnD1L1xB50axpHV
L0vkL+x78CveuAZ0DczxB/3DbQIZfqx8xcKRPITcyCko74loR9sMvV1D0MkY3uzisrCtimvZjJS2
m5Hnx2AsdvNts7bLJmY9ARBbH+Fp6WHXygV4hzzAfzICWWGOJeRSnkFU/6/jaRe8NPZtbuf+FwZA
iJ0bfhqyU4MNoRt4Q/wMEMOyAz0SK/RnLxEM0rQnh9Z6tquJox6jt1kER0BZQmLsJ+23BYguztde
JTpkCocF8yBM8F8ZQk60+41urdiuLSVfx6rOwafRFAbpUHmV/Lspla59aSor/VEdsRO9Evc4f57U
k6J8e6cAig3fjOoOVD9FND7lPSXHMYsxuqe6zraTomMj/G1wRnt/c6WTy7ufuQXiO31GeOTE0QQ0
aKlGVQNIlkB6X2aZTrK1TlTlJq2AgGM54RReNgaA346vxcfIGCyz+yY+V607izKweymLXsfLjL8Y
haT131CpN1F0G+BeOqBAXQ7IDhlTSk6HkQjLZoNHL59CIFZVE/fA0B+nPQpB+spBL00oeF4+KQQc
qr9B4bbwD4Z5EpzYHnLwQqxGOVund2HlLY5e7YpSnu1OZ1gxcILxN8k1kdIiQ1KCFRtwrnwOsopH
x9ddQuXOHovxvpn32mK10xg0sNiEx47uVH62WUytbC8SytB7RKcSIS/FIfCckh6w4KIc3oIM0WJ+
EtK/wo98Du6cEorFQVCOb83isnlifXosKsWhgU47mseK4Zbtxw0j4bpozAl7CaMcrh17fEnbsIP3
/TeBMt9AU2YYFs0YRCYHpfmamCLk6aXjVrfVwhfaH1L7mOmDL9WvOkdXZS/1/2A/iScw9X2iNVpf
oSC0h6fZolQ1BYMuG4C8rQ6883Fam4LScesnS6HXXU6vhiqggyyICKfa07Tpv0STnmEu17+nUt7J
8z1UmBfd1tE5IqNY5bOq+O8zkGWvIKYhWyI97ajfhJZUgkGXy4rdKdc8lfP8ZET9V7lRoVUAGDEz
0+gcMdJF5mqquQE5F5qC0nWSampAF4RcNCtFRrFM6N9cEhA1PhWgP8n/dUkI0tkMDktBTyUFQZ6r
hg2kfAk3lFmpxXUvaWBYBhe6ve9QuDVOkdSZ66DbxKFxtpOnLUji3auH+wBl88n0n4FeMREzA8xl
y7PbQ7uIjRYGvfURXnZN/iflFJyJn0OMW/WPflgHhG1a+zQjcMVrSFVh6F3xGvrkIr5LRIM74+Tg
y0x0um3KQ67sUIDocZEStDzO3+yMKL/jYrYcCdpV+wZbu5uyqS9aoEBptGrVRptK6lX+2KmF6g6y
Hx7D9bl9/3FI0bZX3nIiBIBCQH2ByM7a4EnFfRxfXI9ZBHmtL7knrvv4u4c5FyHcTuEaUbox6pnh
YDYXd3lpR3X+8X/l0849VIw79FfYrqNpxITDM7IgV+AaEjAId2mIjqMhnnECELKNBx52cSqhq3Mg
RSPUTWenFY3VsLeZu1Kf+0ps/qaT0vwPLd14XDr0Uf43Q5/Qi92HWzJyriRqN8p7gT5JhwEUfj0b
LBZkobkejLWICZuiAD3nS6XXfO5GZRFEM/kDOfBZH5L2HviP5cyxugRnTGFe4VKESWYkw4LjqHXQ
V5EpkyjPEj6EL+ONXyymoh/l8woP1EcHtzNhVcnX3ZXJyOHZx9oCOdyxaa8rNw/uE73msdMTTjCy
/oYd5BC1YP3aXzeTk9mrd0awazTwH6yOCgwc8NIJVrLfc57MX30dJGNGJvhmBGs3mxn4sDrhgzPh
kSuh6puBju9CPBlGdECK4fc648XUrd8+2nDTBpyzHoVa4Yzyf8rXJd9+qZ6zrL3nDwVP9fxXrmTI
cZo3l19fxK9jGbj2E67wTSVKpWcSaohCp/bCi125DSTaI8JfdvWCfVxzUWmUi5zdDfVD6bFGj3jg
FYWBJFUEMbTXyjMr8SddComDFC+xizMbqKnEnmhtiUR+GAHq0A1FBtlzMLAAw4etbVa+8v7mTrjW
NI+WRDu/8QNOpBfiwhZd8P/gFyMLapH1mQesC8OTuPWbAZ5j2zxkx8R+ZMWFfI0fXQ8PZV+mbfwQ
i9TyxheqThfwDofmSV22descPMqWSfWCxBDUmK6rvdnHjgHbpEO/AlMGtakAnIY62655DmsBeCJP
AWfcBRy7RdCEU6Da0O+0rra/CljwqUc8aayN1Xcw9ivTnWwlbYXQid9Biveo27tjRGwJlQq+lozY
UwDNCS/s1gSrxMrXHghwOhyFPlf6fOfF2EDwKKd7j/NXMNPPnG8U7uNT5FaMyBpIUTEHt4u5JLp8
2gWSG4dV+zagewrydEUmhJgCkNhSUrlFQBxWW24+WTePFgN2vBolAUY3GRXGLhFh4cdz8UN0OLfZ
x6gTqRKTfCEb51w63uFx/dRmnifa8u9AzO1z6Mn5DajXU64M1d+qvdMtEAlDO+IM/nR9m4pGIOeT
5/aM3zOerfQdkk64YlXlWiwjtrTwHRWYEQggJuHCkCWpfze+l+gvDrWttPEvHdlSNOGHqNyLq+wM
0v3N4OrSqrJy8Rc5dZKnJZWKlaFTo7V4jrzwPSAr/oBFYEHoaHfwtTioxTPkF878xzl5uA7tR/mh
gB3fdxpkFRdw1mwA/pSd9g3GMIgCy+D0ASMHVeySKYsKOj4305JJEW/oHJaQVk0hAnq8cdSWtHLX
i9R4lq/8rmSHFV8qj3sx/5y5IBjYHdag74vTYsTNwkBE0VVpD4/sWMEykpBvvHPMs6XjaqzJ317J
N33HaPRcHYBx7YugOnftvcqHOxU0P5IxZG1YOgXvY4+xLMUzC0lfPzI3PwPWzI1kBhH3GYQs/w3i
JYZ7+iUgaBCH1g8kC4RWLeZDkbEXFCQRmB5VSDjsnnOajRCOzR8rsqcjojt+ot/k9xBEtTWarAFD
r4AgrZ5Uf5LKMUGGQN0zCVO5jNr2FNm7SMM4yhj04k/sQpymiN1jL9uA8SCXbi1Qcy0RtauwDCMx
TuApV68+iaovhowKregEEieBI9+PkasZsPArrAZ5RR71Ia3hznyThTfVPPUQ1tcCRKAGyau+AWlM
cQ6px0hVNLo0vtKfkmeIO8jCP74VrsS/uC6gL9bkkf5+yBCZ63Y0Mhci18ejQnNS454JgRHlT34H
GTDNtCTWA7uKtPS/qz6x5ZRsyyGQtpcFRAt5+S0KzKVeDPhHn5yubVy+ZuDWQDZNR0PF2/J8DxsJ
gaA32kc9Pchd8trREv4ZpYYs11cj9XAbqAA1dBsrXJsnm2akk+gp8rSCLELImS76jrb1fFTZtxSv
lcG9uH6Xt7uC4rEyOHcnwmKpf/0cQNBg4GnLMtflTjhU3s918TwAGesk4gtqUAbXmllHSMnpbV+X
LCF124hFX3jlnvNdIGkWW02VIkGO4TACj+UT1liDtvM/bklrYqDw+uE/UxkFy9SMbBXONpukuCPB
ie8vvTVd72TEMWX/wi7AEc35H3ErxIP+dGuf73DTZvTpliIqAO1ih0FNG/t565eMXryQEqjOZE3F
FafaDgPdFECr+J7upTrSNP774MQ/2DD3cXuoc3njkhwfr72O26QvdiUVlE7ueJej6EVigrC1o5fu
VI9/amuJPMJVMmuxO4uACBPKtSmpIQiN5Yk0R8SyNxFQLcovIjbe3t+3PxhcrETW6IYiUnpE+kQw
cZnicdVt3lmLutVH9O+eFUNa48Iy5rkzkosZ+q4zfoQqKokMKXRRsLeB/7nPUztg+6hS5Weh3vLz
pIYRmf8oEvQLUq3ME1AO5eFco61IehNwtsHWkh6NAoZMBxQ3WrNUg9g+PMb4w2aTtT570Qvkllhb
c529RfBx/JiCWfZSqIxyVJfnOQ2VcC1mOCkAvsdBVahbcTh9OyUwcR/rrFDSsyANBVSD/4FijjFS
5FnizzABbL3blg6wbwWz8k59L6JlbdObjf1PCfwfvUbZpnD0t43gxKZJZ2T15OKaxBCYgHsThaC1
NlIgl4KwHFCvveIMRxHyjwBkaP8vGzpzmzYTWcipWDNzKPU7wvZF8kaCfD+1O3yOTaFklEyunBgB
RGkRIySnQnSFRr/PpA9Be8ygwLHwU1FoprPscv5nLcB+VgdE5NOKjYNxxftBDdKP81LRmy/uzAk1
wP0AXNNdTFKxn0zfPiC7+v88Z00DlO78ZndHz3KPke2taNip7J2Sgwirb9cKtfRAPv6jZdzNwLJk
yMg3FkwCb0kuqWFhIXLwQCuQcrlfUjsXpZcDVLwZJcZXGf4MObk8VnnbxSA20kAEuxvo08aa178T
mZswih+84RNppp7Exyk6ENZFJfqSFbDBpADYgmdgLP2N19sfNl/OV0MH22th6Z3q4F+cJUqEiekw
XvmcvXHvjCtGCEQZTmB4jPNV9SsBo/hsm4ySIwuK6PrUAqnLkT3IPtizBqH+Bxr0IPB8M17Ifv3U
8eVdOHpApDvwOZIsiUpUqIf2jeQM/FQicCxVt/xQ6bOoLE2odwLZhqm5vqlG9oWROi4SlOkjVv6R
a9Q/KQGaXLGeAZLGvn8q4X0eyThyxJfn16W3E6kwrGplK61CBFOnzdIJNE+1BE8OGREvXDjDOXjz
pk1osk+B0VEZEHSL0nMZmtA+6AUR4mnyxbSU2DG+AwqXZKF3WmvXKygX43sZncoR61Ocs/mBCLzD
DjI7+A5JqE4OGXmwOOmjmt0IZKi8E7XrbEF019qh4tWsIAp7AhEOhLQljg6+yPPJnOBgwHUudiIX
xQQlEqrYhj/spvXIR2jBJi6WT8zv346RjJBD0qHaQmSUGCWcofrepx1ioECVp6C611RsfVl6G+96
dBer1Qh/BK4kLBqUN19xlYV7ceZrVyxyyh1BxkSnBdkclA8pB51eIuNEKFaNCqX4Poc355juuoDT
7hgWBIOCCyXw25QLXyyK83qLRYNIuCzseuPJHFOMW3vcfHY9uSj4W3AbBdiMrUNAsafdQWFhK5ae
df1iz4a3xjXykP1Ro9Gao68f6Nvtwt/Z52V08V/qfgGPajP6bsNIisYXKnJJVToBb7ZjhdUXn6yd
6cfnxbW39KNpNyV11nZ291rcgNe44Nd7Eo5y/TvLlI2/EopERlzOVh6GtnRIg+JnsJkdWbuc9Cov
Trb1B1Q1CiQ+VEOpDNBuZWFKh3H5aeprADxWn2dPXq+FdPngZko8RayZcltRdoxDbvFwoBHrXM/t
lR0eYxnby3BvFtIkQn5ARbmSxBGg+bmePdjnACChU/750W+SgQ3frt8F9uv+1VJQAladlw3nh60V
5L3TRT0fEU/4sULr1yZyTg+1e7ylI8u1dz5LjgnY43N852jnTXMtZXiOVz5Avhz0wIReCd9RsBGu
fdmL3r7SIzE8gBWyGMUYTOUQWW+EjliQTJBQ9C9VZ62CWajWQNsjEScwIohAOT6V+54Hl5RbuyK2
lZPHWs7KoDabpZXqM0gXIpL/CG3z/FPnJlmAsbFU2R4GAG41Llk3f45CkcTJ7uWoOBe6S+kZVVWf
pr6CYvKH6dhb8azwdercJWVGDORTFw0neJm/mnPJa7AkMgBBDwaCEoExqUnUHmx6Wh5vGMavIvhi
94JOuIE6RO2QiMaRNjB7iF+NBqRWdHIgmZ1bd7P3T7JEqXRD1Snv9veBScVxR5kpUYmN8HqXCA+/
njQKU5jg27rzzHLrbaN+LtHrpIG/+MoTuFnlobvmgK8LZ0vrT9yMBHD/cCiDBb5nM1uM99vTQVqb
gkhF5zKXPaj2M+sRja5tzZcMOsuu8a2l1MWLHzPzKS442FphbFiFoupQyvk6nwVS/LBmTLxTn1X3
kc2RHOvf8X1W1Trm2PRtjliJGMoP8A00W3bhCyYkTRpVet0xs1oX7yyeKZXPfka5q10+cGoJAMhh
v4IYjphtqEePd+3/zL4iLXsjZngGROWVp6KIlsnY5Vat3u226Cu5DggViiRbg5Yv8eJfGVfiNM2P
9Kflbc3/p/6UnOkSfqViHT3bnR2CX3mMLF9ECUtibS9AOvdausRVCIeDOZ4xsCs2QXtShge3GxZO
ZyH2piKS/XtCRtMDubQ108iuH73p7ngmglZFAk2w3wqlqal1AX15qcg4lT1LN6fbU53U6Z8P8XGa
PSvMRGoBlW/tz23mL4inVF4P6OvCUFGkL8zm0u7NFhWjUP47aoRDgZDk68KmYdnCXuhQyg0ahzbQ
VHoR154kPzjME0eO8lUTt1ZR6is4/jy1Cnvw9StjxUSfK4R/GVI8UBRUDheyHGVvwW7x0iPLirZk
37Vx/1yfMR6fIW9DfAqhCMBPJrgswFxL6Gbjo8ziro7g1w3F36vJ11Zqi+u0dO64nvIhW82vcpl9
eNB/4gD2+iJG/eCFyZDBJjjuuY2tRj+UR5vq6N7M7j9By5GjzU2f+42ayRwNDYwDXGsLW1VOeNMh
3lQPNavEPZ3Yo7leD/xh3PlBSoPVStMwah5uq+LhF8WdkvmBwrLysm7qSFrgCIT5PNqxs2ZQdnmx
p8AJpyS6K37ZaSOdqQnXi1XdECXXYMM+mWsCUqKsBoSDuYLQ66xG5bxo04v0nH9DZrrl5noWV02S
bPo5z6gecZy2c26tcSclSPqvTYeYRTbrPaXjTJowWDfnes5kXkuL+6yedGYEV6a/d4ZG+fR3FLrG
gFSnSWFQD6lxXZQHOkK2JZSpHZTQsvyxyoDp4xmIGXth6st+NDV4NQuL3AamCfkiaunZBmlMvUww
RB3oZB3iWPfsDjoJZQoL8vpoVEhjZhtlxsaAPHmfj4iddmhNPtxiBu/mVWjsCbg9ICFA/cwPjwne
dTc5yl4zdqio+umVIqKROSZH8S6sL6SX90+kH6doCRDaR+92QeD29OD7r1F4mNsXl9RKD1meXdVx
n8JX0+GNxjAgaLReptmB9bgivq2oh+n1lZtL0GXZh2QCKLYfZNE+oZAEkuoKZPDj428gsRCqgU0V
fzl8Wu8RZeOqq5RbkwlGzf6PWlhUXVp8oTbTpsljviBjsGuSn43N/v1IM2V8Q+9Dgx7S8Vtbu43Y
du3a3b/Qosii9KXCcxUNp6rSN8g8YTc9bHp/f4Q5XPGbCP5YAZRCFMZcDFjHgt8EPUFjEwIu3tMB
zKNDjk+UhrpIvozJfLw2Qmy/Dex9B2PSesrK2IUMmmFgLR26I/7K37dghyg+ZUlQOQbPn8qbbIhO
VtAzmw3Y5aISJBRieYhJTK0m2UYpGM91sTfNyuhkACMPdAgb5fhmclmj7XeuxU9KBun0bPJTFeOO
BsHp6rVHUknbIG6M2UI1HVq5mNv9pQe9N3LZJ+FH2bxEA3ivKoB3pMcn7tPwdDnHMkHYLn46qM09
HJVIVY7nxliZKO61UCbIvyNemucMKfddPrBAaqNsqhKsVJ0lyEphZJ4yoT/t2guEVqv70fFxHCDb
j6xQIloqaWESBinSDZE4Y/xciDbDkwpMNNVooLt0VbpUHjer4WN/rGS2m1YjfuvrCjBxiPxpbQYr
Bk+EIckPwBAa8WL6caihiA4FB6OxD9dzSJ7J04fA5VLNqP004T1ODC8h0gwRV11JYUzyrVfhwh6W
+vWgSFDAqeAfNltxvtY5BlU+sZgK9XqV9zfEalLJnn6Kj2NwzRTwJq2bbFX2GzDFZtSkHKKa0vHq
6JPo1tuZI1QPLgSwcIwW8m1+1vNP3mGA6DiHICZOtx+plR9vBDmXGeUaFPDuTiG3Y4B62+4K5ryX
RINKyJtemtzPXOD9NOlRV/ni7vdu/QS8HIWg869oT8HZ7Zb7Jf7nCfhXRcQN+0ARcHuDte57DwNx
rnstMweZRkBZGdVW/Rg46kIjP2IGSo33k3lJONbnWkAqUOPCXGYoMx1E00g163v2p6SHtwAUOiG6
o8Qy2jcw4U03NevkWu2cL59+TPv51X9ZSMrPpls4v5dfLoIRcrvZuCzaVBFAv5VtNElsK8OiH33Z
NRmN/Ljy5IQuXB5GkHUBZ4mamk9HBKet5SD942esGf1lmdRUCMH+EtvqB7ftBOOvMEaUfkyruRIJ
cC4N0xBvpv9y09XSP/MOF04uZtgf+EBvn8Oc77224guI/WmspxLLGz/UrW/9jRP55ODDMqdYtAGR
BRmfWwdhh/wrEr5zPBDyYT5BzxygWLeHd6DfUXK4wa2UgN9y/Uoc5eEQMtv8CbyXi0IsqIDlUMZD
rqN/K4lWf3W3TmAPaoEVJ8by9PUDDg0Xm951ZR1OLYuugYzB4UI1eMDyn80cjW/xbbR4FjHT14kF
KQjHSAIGTQ1iJiRzqVowUYoy/zU+x2nMfykniQ2BjBgJw+Uhaa3z6lm/htrkz7CRT3vO0Upns+4K
vC+6hDBn5g1T/AHImvc9KJECmY6Idp5pBf1W9DO91j+JIWDRnvEJAAQ2IWL6krHNXskakFrvPnQX
TrpGIOKnt3jApInnHesRZxSDNQeegvLT1sPd4d7PIO7HGAA+G5BmK+XDSCRAHpkWSJmjoXt/UA4W
SRo04r3Kj48kqUt4jk+Ofnxe/Ls7rOkfKPUn+keerWRe02cB6prtWO1R7qTVOZdnU20fSJJfsfXt
L48gwRnqtSAXW/KMT1lOJN3A0XDriWkpUJUAXBOCMNYj8W50PUCOhQEHWiz/G12xnZ8kRZsKrYw8
dewSHOiyj4wVZPZXATNwgsaY38KzwczvWNEswHXL5Jt3MCGNMPakPoe+er+RkLDg5s0eRrpaX2bL
zIKskLjmD/Tm0TKZw8Jz9MAaocXh+UKsP8IW1vYIvCtqtga0t7ffe0tUieQKajaYnHQ5QNeD3Jpg
W9rDPcaEYKrSjfC9tt5z7o+VFZLD8a7mDtzwcsOyT880l45fStw5Piuz07c7wx29jwogBtH9YmNX
BbM/aHbOWrUXiOMcGSN6kxEfkvltTMVjUjXoFUzpUD+Put6zCEp6QrIxJk+eyqj0sku+K0Ay8Cvp
QJAL/C27+1aP3hO7WkXcu0B6YunCrQysczdPoJDVq+aFu7GbLcVbM8LvSukcaJDvoZtsULhCDVyW
aBz248BGzTxZd52UsqeNC9P3cI5AbXl0H7hRwpsj0wocs/rIcpuU3iUk2VYFy+Vj0aKkfX8iI3QO
tTx5d9RloflyvCjhVE4RZbSjQYfO0gB9fHoGbb7HbFT5/80fOvIpeSgS4K98c6Y5+annyoX/5W1q
TDWBpfS8ChVyZ7P+QtljfsXyThWfzoAW1lpkGPXpSQwfSor40EQlsEG/qXnKXyB2VyvXgyMpj19P
/r+5KmLicr5tV+7HOE1kzlsreBZ30yYEW5IsfvJk4rgmzfrP9KlBhknhsK5Ccm2YvhrHTJbbqFI7
9Mc/3Gp1mmznKVg7cgiikjamiL0I9Gu2LtKYCCuIkwnxwHTyGKT7wKl13hXq6Y2P/Cnnjy8Ma86R
i1hv4tvUjIUQUDKupK00grGG1gQzfDyARWfhU2iij+9TdOB+fPNgPCqg2FdIX8+/7IgKV6qUaMHJ
r5aOqsCGAsdUF7q0CrFZi9Uf/uNz2LcP6+Bqnxdk68vb0ct7M1El8ISNEncACORnjNsXkfbz+o1F
P/0v73CKCS6VOgqtiET/wVF3dfgk2OCa5wedWtoo+6rQy687QO0zaHUa//bajGAL/LGHmHFqr+0V
mZ/jHwfeRaM6a050bLxJcsfgysOQoVNKR8BvnnqaK1CKSehAixFexB9m4rSdz5X7E9hUqLadC7C9
DMtIqgMuy5YhqWNEUNNz35bv9Tz041RisfHr0UIbc01xvaInDM1k3wgoBnEKZE4HfKzR/Bi2ijk1
DRhlpRmRILyzQJEBGGKBv8o5RNnhSbAFjNYZni3HHQvkG3tGPiiuQuI5aPkZGlFtjl3WmtwbHXyj
CoPkHKjlex6/fZi+kCwVAMGiQXwZ8y2uaHVzP0fHIaNm7wyjqj0rER74bYe+YGxnGCC5A05urdwX
8QVM7ZTTqjgiQFrugZJ5T/wXf1TGHX5yGE7TVTapl7+jIlJg5ZQNw9pD+0YunwoRts5JvNE7rpuk
NVHafwhHjq56+I0Wyl3/X0B21aPUXxG+ahAd2qTORJ0ZyHRGGmvXpUYZiKy2K1RFE0k32UxHAUZl
md7RY+zMstOJuz/+fRJCPhXvwjfoSX2bhV+GL3werT7KAXyOY+uHxLsl0+0iKPI23iGKegDt8t3C
UVXQhTqxJbiUiDIZYTQl3cb7kSvI4bZnHfmApGz0qJb2b1pbuiToXK1BWd3es+HgMBT8NEibiwb4
h4uBFbXQkupct8WUKvBuSIqaVLiiTtFqsOXO47rBaDdCkLshtFPbxsf7XTCVSPGau+/+7mWp5XZG
fyDXu2EI5ukYiAjP8eVOZeDtNGIoosk+mUTdOqqFa39qZ6TlrkEB4YUuAQfuQKpJXsaQSl5+40Lz
HwSnTYUWQrn+gYDTeegsNn2IaFdTNGl3R7AtL93S4VGcQ+Qn90KlrpKB9pzhZQnT+Jc7FjGiLult
8ceN5Ih+Tc5yvZn3x4TDiXFhtUUe4t8/3Xso0+J1FcFjhspsyNWGmT2PA+uJglgDm0/yjUpVk7IF
5T53z+itN0J4XPPS4auaYUTQipxiqHGkYUn0rAbqmZ1EB+ujT7a9A75prVRldPNFtRIdAOfKh548
pLMRl9UJu45VzbDGOnGtCFmcerRNl6ZQrcWCeLtrOnK79sEGuvQHrZZmGM6bTXuEZ27HEoGkfZ3K
a7RnDPcWBwukOiOjE6ephMq6Tl0+5Qm8c/jjRDBlSmiqvQpjqOtK+ZhHEx1KFcJBSa95/eU3OBR8
D0QY/A2KgNXJcEHPcDPmAxORGRu9+6KwN7JsTKOwTvFzFUXl3EaL9ta3lBuGdYlAZ9XLRXovqDd1
CJhp8ongWkFAZuiOdm6tB0nYZGEVgtBrWgcTOMl0D4XU/y8KbB7rXZh4BIrRQ/GnNtdnGuui4c+a
gwLeTBSgfSr2ZhVBW6awG0+QRK0Z/wMCqt/3N3hZeUclCb9v5bY5HO53lvRF+3ak3bdrcUhaRrHr
wpZ7+dHiFPx5F048G8vUSs3bCATBWnr864izrl/WmXv1yxB/qvC0akYEiPySVrFSLMrPcY4wqxkO
yEX6pTxZ6U1vUlUs8wlWaf5tyf017NfKZQ71V5ujvYyDyJ8nYqKDDsFvreT+DJt2T4ed/A60UKLx
MDIZQmcjyQUnAbIBk486PB3BL3ym5bubJsa51eXEiiFFgsfrUvIHfwXgOTed4XJaL/x5oavuCeIJ
w9ZlW0s8vF9K+g64ZSRIuupKDaM1v1LnPRvkYXK3aJtNTcc9kq+DLlbx2jtcVwp2lWJJ6J8VpC4M
rEVvXUxFoCaQtjBuXY4s74flhPEI2AStxeHKVZia1O9hJgoc1v6N2xrGnB5FUW/rUiNf54rth5Zs
DWyhWSCueA2gq6BoGpc3+AQRkrZ1RKcGz51va/SPu6T4iClUvXDuMkoQw1oTU6yHfvIHgY2C8sH+
zqfC+0mXuYRcZVKSqqqxdrJKtOkImMWUBMDEHAAfXhDvvB0vO2wdxflTwTlOYmXI7KgjQ/1tTHAY
V0/+2ZsyKLYxKlJz6eGpqv+xsO1njLrwquQK8EfDhOwTqadiJEIcQ/I8vTXZI9QbfyRxE7ou7Uis
bVBerI6MGWcq9eGaYbqzhY99kP/yF6UxamdYQfsMswArCdKVffsxXXd9lES7K2vNaV2BQWvOECfc
gRvKY/P1UvAQs9NOhJPJfz4Puk3L7f46AH0KCKPdQDjNcVoWxnDObxtrlPeAolohWyY5wLNfGHAF
dQExEsvlxJXw9/jPDQTWzXwk8GLH5BKwLGyKgH99J+WSijHE9TsMsV2+IbOFO5NMih7nuVxZa//j
1+sD9ppMN/v2heAsfydah182my2O5CCtaN9uH9VjmTbFRM51tNT3cn4QBG74xNMJOdRe5DMlLM5Z
YKGvejtVkpt/X5zf+JsOEU2AmrqQXIVcektlkQn9r9mJoMqFtUi+q9eTNR10xaZQtHDNL3Ox5OIb
+LOw98NYBIQKrhIDZhvjxL9bxK1PLui1hLLTkUxyy/Gmj85LbjRGOyWrEh1IeWE7ln177Uv/gtV8
4w3QVb3QaN9RqaqFoceMfMo80Cl510/RwJGseZ2CyC+m5IFppvwL89REEnY1zwxkdSIYzSeLV7wm
W/bc/5ZvQnb7yrd3u3GPeNJ3YDlF/Jd6Z+DnzYQy+aIg3PubW2c780/ri7YCTNLlItgWeyDrjkoG
zc1ztC5V7fL3Gu+Om8hN3Fg9gmlUbwm4cR0nY3Ch1w/d7iO18fg0EzNoScOmDCBEbWqlwAG64sQt
Go2yt8Me6MZSQsbNwHO0/tzjAaLXq/qoQbRpMTL9G5y4nPw8QhqsiKSwiU1YpDBieI3ohB4scl7j
QOaKzPVxP1O1zp2g6p2wNbeGmVidFP8PR23TRcrJcH/GCoJuXJeOdFSUXpbZ9tPj/B0kqfeFerBa
25qGjwj56YnsOszd7boJDVGM9OrlBTCfPHOSPd7d6s78O3Eum9/AUJZlXleYnxTKYO1ESu2tX09C
FiFhVFKpTUvxf9D2gLZHO2qGjDELQBr4So6Kbg9G1/ON6x7xHa/YCvj8d3bbk4x7hwk+g9QqY226
+535qnsBRZN5iAPtoo/mObk8/t3COeZ6gN2jz/XyVZr/zzKZDAyCu7m9JyC16v9ErvdFrcuNyEFu
NUBDoGOau3dJQLzwNTLW/3ax09v6FukLAA178ywywy04+nG/610+8v5drYSmxWLkfhvIwSs35eu7
lGJYl76vy+FN55nQ9GiSe0lbKXEwrGOxOebY7LE5vY06he2sUFmyw0m2v5Dor5QeGhUn4qRPkewq
s1cNQX7O33pUN+HYjB1dz2Yi55DTpN4mezRI8Ys8bwq8yf6JYnIyY6/YbVliItFYScj1sXMLUH8g
u+pZTRELaExsEsYUgiZ++J6yb6EG8REc6NXEbRNDurr0HGzCedFC/Van9/+D+NXkdKIxNTYTlBJg
DiH6cGQERrqcY/epJN0wdO1f+tuXFCHTLLsDCt6mnt6C72XB3zsF0wyIACmaZ58aHIdWXjLPgX97
fdnenva4JvVoN15O5N+r/HuZLVyvQdCSV8LSAMVHNtJRCxRJlZYro0uE1gMwOyYB6emj7egs8DPi
rvlbUYzfiDWOdc4lEvd4YKWWi1m6klGsAJFdHM7ci5xxTrSJj2YXwz3b7ZlziHlkkj7dX0WaLHea
5PjapSHyKHMe/aKXaOnJNk3VZv2CtROQboTl6VJFZlu8WUx9sReOSLJyqHR/h/pXDV6+aUfiiFrR
vC5avm6yvguvL13AaU4xJW5ibdox0+fP/1SkvyM74rh6VKuhVPiZe4EK1z6OlmgLusbrjJk1a7ie
05SlVLpk1fs3MHsSXFnQgvg3ZkBquZAl0K3oQzXBThBcDbVeGlJLLNux4PlcXc+PCz6uyaMrtVCQ
mk4LIkEljd5PPPu1sOPaFbHOM8fu/kulU2hx5XaiagChDYmjPYfXLXaYG1cf+mx3hABMrwNgsHcw
JhUg3ZIj/bIAMhueBQymJO8nNFB4Po/3M8zHwpZvBO7igqcUXHRHkP57scOid2WRWN1DlbS0AtzT
qo7FzJkOyy/krce6UoUYovNcd2MkwLkgIpHI/ehzIXVwKEzgwfwENSruPkAxfddWEF0qmh935/r2
V/av3iNmGiDkm79qJ6xSAAs1TLJ/g1qgD4TKyDXyNhQVKUy1g+I/PKIHPBTBrDLyA8Zha5aJY+oc
13uMK+a9lm0eA005e5WNFboeWWpExOz9LSV+878Eus06GR+zLmP/5ox9k10P8RbWn6MhM7PacpDL
9V3udBZIQ/quWurycKYQg09+yzETNk2gQK76rQ2BUO3zJWaIevW8NW+qHBQdCbFn64Uz/ykDZWqW
zZf4OLA6+Fkmz1YDjQXNXuZCko0oUtqgaCb96UBOJEWVKGptyYKqPK+BTnHEO0IGBVSkKTDFSiaN
aka1aQXS+0mupv3fhhN74S6AIpqaFUZibdnhb6jW+eTu9TxGpH5RMtPQcUB3P1sc0Us7Vzh+2daM
0Qmel8ILpwJ3NMNpLxTU5rxK+u0QyBv+xOjSHrHED/obbHCyo//DYalozNlz2d/M7RX7SWMnH2Eg
8DyJJIy+pYmf/p5a882VGrVLUguHK+FuLod9JpYMgopIbhlO4e7X2Zf8W81gzcv5z0nu2+RtnZdg
tU9eHvtPiA9xeRdULK8a8t5yyBq1k+Db+a9qLEeOQyF1HJG3IKxmI10x4EHlcKgknt9NrAiJIPxB
dedt2i+X3RoLoGn1pGfxAK0XL7IFndOFZakumohD3EY+EKS92XtwdGdC1T8qyh3Wz1YISTZ8C8Th
DyZwdlUk3YaKbAngPsUvHo7XjGy6xURbaBLZE/e9J/l6POcJbaDje6hB27rCMFX8w4jR3PDU3KPV
oHg9hcqfwP/vR2STJ5H/JSqBkK0gV6NjSyNxeq2Z9UHMvjXDbz1Tyl5p2K6F2o/V4EGGXqVt09qL
JK835cBIwvS8/9zfonAxtrMtizoy3wySgiZ79Rwgex2IWoJHUqaSsJqzU/aEiyMXQH+cHGtFUYP6
MglZdGJ/HQuoo8oAq2bVaX2LSwwIFtyhnmr1GEYHQB0mtcCT9I7IhjiwqX87LW10Ml4oobo5qp/9
tBMTnX6LF05speKfmwlHvcW6efW2OR4oAiCFeUKOsU4uO7TUPFaxtXOXOisq0KpHpzJ/U4KlmY25
1TVcrYisRReo00UEqyrNtPrSNtzAyEsxpHflSyNYTSQRbukTQZPG+nbJwTNzb2yvBL8P54ZbHCAH
E0V5eBPM+jBaXuqWYhEdIS2B5YPtqw1WVP6WKkxobFEeb8Q2OamfoPdZrkJJuLK4zo32BqEKlECw
705aRtC1qvxM3uiod4deUgFt7oXtvhjOieG0K0Z+OeTFMou1PFm7iKOo8dGcEE5sO1Nj7BiePa+G
YgoY3qB3QQn71HRGWzjGEcxrNgkW3P4Y9qdkzC82Cq9g5DLqZcrF6nYH2Ge6Ql9bGpnPnlKHDGnP
iqiMIexET7YwQGquh8PJyzrJmBEzxkMiEVip3Iah3g6rUIhRA2gyVQSvy3OltOfKcCAhIXMCSZO6
UG+0QZRblCl2wMEutJFwej7gl9kdwGZwmZapaYDHmOjVd50IKEE9fcu94IKZwezHs3Mr/l6/Mxdv
QBiEgRvbFbvV268+Pptg0qg7BNMuJrUKfIrsyZfjjzDCie98+xXrMKlwKgOKvYBN0PPYUMVjWRPS
qjYuwqbHl/+9uS71RFhAREXwkKd48tdaZF2fruylc6ql1DxhDtjLOsiV8AUl4ftJaKsVSpCUVqtS
zhcGC7Op3BcwXvG1xvMN4HxZiH5bR7g+KIbasOHNCOAH1M2du1Kbykez0/cT33fOSbVPyvBOQy7q
NQ/k8S1ijZ3B9SfpLSbEsBgUMoaHk8/Vaw440fqn9hsIQoOeWEoQfFwj34HSBvKbjC/BxiHrMUcE
zwEPPqo2LM+yaM4pAAn8V1Gkc5NiUXxoO26A6C0A5Y6+TGx0jDKn9QYLhFm9q3GC8tCVTPobJrj1
QPXeg2O6BcF1DlxhGYQIST/3e0Z6d83xRIXE6j/MOX9xPPQnf3zlAJfn3/nPOhC02TT2etdVpF6C
mFQGpvyPKb69HyMz7pNv551Aw6OWZoCnqBusEOfxmrCMEfLp9tgU0B/X0UZ+/m7oAb9BYbaSkyls
1UmaWwx8JlM98i5+QIZn/GhxywuWnwswavKpRhKe5dzBgQURDeHKlyNpsz65sUQb92PQlm0HBthd
zQB8PRNuaWqnxhNp+nu7lc8RA07CNNISFxNfVUzrMI0ZMXnowLAETg1nmAS3Po3dDN+DetAPBdLP
V4LQGKMB4yVcMjGGAFj8Gy11iSqIXxh/V4IrFo9cmlqBCfNaTA9OfDniyd+SFYTQRqGtqhxS5FUI
asyyL9H9gOa1VhsjXQOwxqC9gi3z28ykZKcpddE2bmkRT1Cfl+Vyu/rnrq+TDscTZ5eHqakV6kAF
AbeeyJB2oKo92jkOLWjaOvp9S2GnscBwjkbF5xy/MSTnBOUgeqFX+FYcwMLyi5s/m5jPrlMV0Z7I
aV/5yk+bHWQueGkezb4nOFYZuZ7vWTdsSkHjO5U8Si67tINTDEt2EbXpr138YNnp+S3PC7XgEo3B
bnsbxVjNsPzGDam2ZQvyy2XEya3uu6VdPIJn7JRCMkWlA12wMFqUJwDh/BMj1JF1I4doPwvv70OO
em37PGbDbshvzFOX2quLsPLBe5ZP3R/9nfibQQEi7DnfFxHvnWZPcd/WH2MlpkGo0d7E8uTO3bcf
O7BvS9shhQwNMYNVtz2+5AxZpuYNsx9KDhHbjj9xoO9v6e3HiNHpXfxQtGdQDARYJQPaZ7OSVnYZ
cALdU4h7X6wqVQWuyk3uwOwPCwCcz01QdiiHS+sLH3Pe90vK3fPQ/hfqnNdwehhH3C/N2uPa6C2b
mQkpuI7IQDcSvhjm38l1tw+SpIryYfqYUUimcPhTKmYQn3G/r9xOAImfCOCnV4I60dHn3/sc+mHg
rvzpqN84S6yB0PHS5+1RpObyweUC5U1i5P8cZmWHZ7Vyu9w6NZ+7vXod9YOUZ2KkhVFKKNBFHU0u
42j1jRGxG0UUMnyrxLDtAf+YEw99nxgvUDY/6hX+7hb4JqmJd581tiheZPOQ/RgXxGpOwvfF5DRn
cIlx6U78xvIvzRml5M+OFrKCX0LVDmugTg5dh6naDVcH92Z4X4OHhHorsS6nj/VnCRsMaeAD63WT
m7U+U0vqDJoRbufEkc5h/seDWwYFtNkbGkpV4Fs6rNoeH7IxoMjb7Nrjuw5HK8X4XCgpjsgVbuU5
CWW36Bk+UtLBIyB2ai9hIuiGE02pUrao+zWHuiguJzpn65uDImbkG6lmCryyNiSQYXHNR2Vfefr6
Pd92hVJEOEeX0vV0N2W739Cn1hoR+qrZuADPLuBIC04PGrnskU3jB5EF585BuzUDJbesrSo+7tRY
kSfk3rTAjYjSwUDU7vy1WzCtRpO/h4uHKBLYz+0beHF5INju51Y9rhPXO6zsARhOp/LnJCDaQXLY
rMs4H3/XMu5TsgDznj5wYFQeKiiOfltzugAr5RSZMvMeBLML3i6oyVPPan4gLVesSKUulKLFqrLn
yPnSiWSFy6z+0RFunGOpu1lODVvlqTZtlyv6X9Twvh0JV+8J7WxirxnFUPGLCqGxU1kGtkQTOPtr
YtX12L1ABLFUkdCS8DyqB4s21xalsrbpiASrTA8fqKKoZ7VfCA9PGaMpNf9gv+kVamD0bBGFRaIV
pzK2DLQYZ33t4Wuh7lt0Hju9z9chNAQO0T4sdKVEpXG3vgPrIpYXtJNr0pEcMKyUSmN+oTNZU08V
9OPxD2qu7s75mj+CfxR90nTzmbqLAtmEkoosg5zJU9/xS6Vv2Q9wBbse5NjB+4AtXGqR7uEijOJP
8XXedmdArFT8N3T59zhE27MmY0slLRjRQz/VPNShPNQXhbRp9sZef+SYCw9RuSMwDsLeAbex7iFG
81nG+C5pjbRjoYT14AhTUD/v5GQenuTvEAB0rj5hqdNEej3HOh2wdZiWD68/22i5d1+NY8jx3IX/
dbBj6VZXbxqxTniXJRBFcE/xrrMOSWuPbCJrOsWZLELB/ctB/6IESgjQp8W6h1I8uXhem2461INb
asgueFU0Zho7fpqGoYtd6hTMK+05sHICdsCkSGMXAWtZ+5KoZEMWSQM4LpHPd1nddB34NO+MTe+s
3Zc3Vn22vj5vsaMajrelLjvHtChOf9NZTUa87eSC/ju7VlvAZGjjk5npvi1udQJjZpOjUHrDBKSj
Ac2ftw9fHbjhsTfvBJmZu+NMmlLzkcuRRC4gfaBz1p0LigjWQZeXhClCj7LDSE0MBqNIGET7RWlY
OQIYVEUpmadYiiznHUlP0EutGi2KiBO8pAaSNp/8SanRQpOINVcJHDM8BBban3UdcpUBR8UtHISw
Vl2WqKEyHckbVCDsTXTLPFq3mT0P+V50mL7+kapnP4RmAj5H1NGkqJDg3h3bALvbaeyefLjwUc7o
jV3yH8VkA9EFt/ymIpmUyZ/WGDNH6AiYfMNkxPcZv3N3iVNAvcTRrD/mcIpCysFpoamP7Jw1W7rk
OhUecup5c3K8KaLJasEOp27VXTh1cCshH3Tgwh5fO5xwKleaMdU/i81xtHj5u+PTjKrFpz9+l7jN
EXw5AMMFlURtFnLu0DDlJsuy6TLqopftaUJjtLmE66v80yWBO0De21AnrSe2iuLhQMwAX+I/T0vn
9daTpbM5GCx+zlJNKlGLgFToS+972nRB5BP/5b8HYcrU0c7mxThlq7vGu0W032t1m/SoTPOITrHT
CL75nO2FYcX6B0Vv4NRoKWr4UmWT+wZdgqOAl0rioWOM9jj3MakvTaCwjPo5gb7h6l5eldCROZSp
MdpxTyMkbq6TgFHE7YBmtcJdL9Rc1FXGNoYs1zBOJC/3ZCliJnau6pruxGWl4drQZ6stZ9chU5e/
gwhllg2jTR7jHslv7rTEJ9udK+MWoHwiecoQxlTWj7EvJqZHio1C0bJPrWjkE1tiqRcl8gFOqsuE
D96ev1losMmIjYJHuOPM1+2ua1lXqm5Ix5p0oFb3Va28a/zdoK8zMIG7GqXMcVzjKoz+bn/VEZl9
94rGvLRIS0grP1oP1Vz/3SLaJ+0ic8EqVYyu9AWSZsMycW9yuINnE0O53uNsnwXh7yvn+1wWqhIV
VQX/KXiCOaWvTmUnPcATAmfZrFLk2mw40bXP06WnQhu0UN3Rc5+zdP6MKhnBhv4Gp5dTTTVTkMZe
ymAQBNcTZSfgHG/glrWUHdV7Ipr89yNc91DIqqyz1cjTqPTvlqU11ynWlODR/kcwfmFdUBaC108j
ZLvyRGsnKttjrUV4RlxDBlKHtS2aRxs7fW5eskPAgng7/oWeujJqPjhxuLa2B0nfP17lfba9UQSS
ytNTjFzfjx/LUN4xx1EYTR6+KsH/nhiJlJ5EL0Fft+bpjUjPVbGRZQaxaViCDrYR0j7R3X0XLkbV
akctzMfWp+KUmiNQHkbukI3dXLgaSsNv55Cmz2s6TWR4XT2WJA8brrHp8eeEUIgQVsH0WCr8wmvX
EnINxk0QssL6e9FOnGxZd7Cg7IvVLu6MRHOdpUiXGHo8ruSSBwGAjYaM0ghZHiijK4Yz8RKktFiT
NLHyUd3NjpIohASJ5ZUFk2Ll7U8DCbZftM3wqajsPdwSTq/6I3VyIt9SCBbfG8sIIGm2zf292lF7
31Zt5zu4cyr2ltomzu/+kQ4oVzhXGUvzYPlxwVWhswKz2XoYlL5ZsIwoSv3bfbksArTmaO084QHb
fqpR7vn3q1+qTJ1kyLHLATt1nId/sgNGtxor/a1vilQlfi2MHMjqc6TmhGhonSoTOv8AmgcRC9Kx
kBeR6MngnAmyHZwO9UP0fGo6Il0eqMbx05c3up4rVx4AWhMCz9wepM/h6e13Pudb9yAIMjT7Gtsd
5h1fkfq+Tmmk16lAnQRBR2d1xAbWLfTZT+cKBWRGYUKEuAAbYjP3je+/KbzyKZcnyH9ss7xh0bmb
/V5lC7EvABkmYH02f5bZA+rQ0/ghXYJsPTc8xAfGvdMRjYP+w2L1Q5j5jiPYz2c7EzzEcu3bUtzW
Ip9f4A0sryMlJceNI58DRRGm0v/YF5UOmysO8uLdSXXdBenuOTJ3MaQEQqYk9ud7B5Kjs6CQTsfG
B0bx2LYXl2O05jzfLR1ef2puVEzBbDIGGGrjcx11QNd/VxQvqofhBBDW8I2bvve779918XQ9tf+h
2gxVryil1lCrKZxqqa2lXie8brbq0F5BOU05uim1TjPqTahe7pZJ0PxkQdnophcmrJDiVbV/+Ks1
MQnSEgeRkXz7SUQPJkVb+aNp47nDCnbPrE5nOzn+HZhR2nZi+SpB4hAwVCHpQVM7eb5W/qAwOpvc
DR/ai2xMO5czGbQ3yAxaOVM/l3ih51FnM37L7TAhunAoaX6y9HU0QY0Z/Hrod0JGPYsivAW+XU2V
NVxKKVI2tARA01pH1/TuRYejFrJEsBwkxBGNntirhegf1DJedLoRlZ2JRRJ96WW6GDcCBX7rTq4G
ebjRHKJnDn87zjhV6ikJR+2gFcwo3P1PlBqejoeQY5evF1xUnMkbFEXivfEhkZZjq7MRt09KXnGI
zhjMMWAjnluML8iTSwCrOiamyuOIEkvq/Yd4bxC/KhzBzjHproANSiy7BV410R0f2byiiiw6cnIF
JvPSKcFCt4UN4+vNR2YekZuy1zAe7bWhi3ANLsh6xlMgXBC+obUFx26x5PZ59VmIP77JHOpmKN5a
epz7VHEYWijQvRPslFY1+48soP5fv3/ov9rKHUtiDEs/49cCpwFmHScvJ3a43WRWYDY/0UddcG6c
YVRoE6JykyG1AphjTuVNEEoWqxxKxFoByBwmYyR9E37khMG3Z8Qw93Ys20GgK4hCjUqUCXd5HqHb
7F1YG2sEdKkJlcE8ggYIJimVdZR4rISba29wOlsbgsvULuECcyz1ACk7oJztBjx+aQHnghH0Qq23
Bq/Kl7zmOaSlDa2T8hnbLD8tj/1JVzQQUt31x/ZSL0T0jcB6zItQvYlyMEViMyb5KbF+8bGEaBBA
rgXE4uA5+9M9dTPJtrXSkWlAYoJdzCnx484Tf7QD/UrTBlrKvnxZMS0lIs6qQmVRhpkzJE1ageQK
rnJCHzniBb3Lbu2NzM18+e9wCgVu5mil7p1f8lDuKo0spcTaBOdA+s6vq8UjJe0Hpex0c17m7diH
0OynXBn8Q5fC2Gio0mRG/spbSqKFzItKljrD4nYdz0woRirlO1IjBT2HcpfLF8EaADBbqqlC84lA
viy2g4uwW0gKils2NR1sKWjy4FjUFleS+vLN42Ja4CgQPfYmLnRZ/Ois/O/ZI6eSPYobNhm/Ip4/
JfMOT8ZxeRE939QP+CRJekfNVamS7ZcUtFdkXh/BvKEmNV5pef07gkBi7iH2X+32//13YUVBpc9q
UCl2uAhPiKBcCTmfejvdvGHhaNkbqDhQrMvSNZ2ZfCS2Rhh916et+LRBgoLxMohEiz3i2S69Eh8/
H6DhTX+nSzEHSyEIin/38wXBStFe9V754AAwiPktLXOhNK77vDpCmuaqHGV4jtIXbJpYGeqXbC2n
tlxO5pwKVti2ggu8hzt9zEg30e5fayYGIXfZ+8d3gvHx6WpiD6XcTorbde8dXE9zOwnv8gbmIcLs
4ID2ATR1IovdV2dRCJ0Cxq1shEvS9gMNeya2wmk1PpimSk9whOwSi1W0biiQofpjrJGDntEGcZ76
m7R8iOs7g8/WsoEtSw3Yy/vx0OJMUyIw8wxUbjFxpZUIWUUOL/nG1J6G7OMKrMgT76ExURw9BX/h
jcA2EqkcliUQJ6JTcwzKQiYxJZIqnCcMhWk4wWDV0mGRm2U8H7wIyNMR82N6vqs0oTA6I8nLgYk1
0U/hJLSlXbS5ATrDFNZDMaGpOlG1ZmbDFOs0FpB5/pQ3uIHUoWOH3zP5e41DOO+mlGo/0NGdQ6Ox
0H7QtJyhYekUdoYsY9ZS5XI1rve8QQGzAiUViKaHj9T3pp5dtX08mXXD4FcUaMzJds+o6sjpHxDb
JkktzibbWjWq9S9dR0qysvhwieCqc272SuHEQ9JCcgTbqWw5qu1sdAhag4Tpvu+9ZPKZ2jvxqx2f
E/pU/2cA+IjztxPsEtIzgTpD+PjB7nmzIx/OsN06NX+xS7eaKoZa2lsoMA1xR9dcEREsWjrpllsD
uNyy0h2R6tt9g9+6tpNe14L5dNii9n4pNAh44kC7ABYw7qAFZNjua2D9U36LnSnEBehJMNRnP2vQ
Dt7fQuJDnRwwJ0ZRmlMJMn553FucE8M24KFa/hw+PWuI37C4dVpWRhQP+JiOd1vofLaeVFlZCkJ8
I68D0cVFDXVTMG3zDmTnihoXkyHEttbTkjSDa60ryOHULANpuWxRv7RpWEEh4mnakCvQl8SC6OgA
enyI+uisncjYtehUlrvlejMh28KingeW80FA5cB6hOWMwPKfZlr9Pj5/P3zVwrGuzxSw1gcl8dUD
zeeKpQJgcZM79MDc6tdE4gPzzBnK0zZBBlFirv223rWaRSj3Cqsq8R4zx+56P464eep2nhAlU/v0
DkImHnH856Ohno+WXzW1s28/SVSNXY91qbbCb6MZHmsAQs8/181A8wQkb2MZsHpcmcWP3YXg1rgN
IPlBdnYjSXD7BePRy06LOhIgK5mQdxwd40Pmx314Yy4aFkqRczxVtwLRZyQxZfuCdbdFWxWPp+3w
ON81ogzy3tIAo6Q5hZR4L03G9iAD2FZju/PYDhDWNmgCg8B891D5NRoMSavNPyz43Famu7jzg0xy
vF2rnD5UT/LGpaAxWwpOePD9HJtnvdcZ5eBN989+TK5+XrXKhqqJprsIK3683fE6yEaCsYGagkLF
6454c2nVb+ZP8Hn06ufoVrPm6X2DNWQCp31M/mC/0RPxxqKqnZBO9+gl4rI8qbNwr0XZhE8fNbfL
cCkWYHfeOulTF8us1jn2d7Bbh4e2FzVHQlpNwu2LJODg3O8cObyw0gJNhBllhUY265OleIJzMCcC
hLEy8T3+stUDu2W3dLiZERO1k5SdXLWWaaSRgSHDfoXzH5LJ/VCpcjL0dgd4sinDbG8I+sZwyFGf
BQ6+h0guYPgEyWN2uQOAqzDRpmf8qQ5PDm10fSSga39l9w5IxDN/6T3WmHerEixtcuVRo30z7ssd
2sDBzdOcH5XhwhuFY69dFrHovl0arUefrk9Dve5Au3tEEIgBNbUIxpURAT6/XKJj9hxhwY/ZcFiL
dKuhT0y2wGIBG8x6mDkMzHfkGtun5gtgJ2xm8sb3W3GxakF2AJk5vp0oNTMgFf7+D9P+hAzGVFpI
Jz/vyORW7D/SNxhk6YJJHE4XQA7vi3T5hrcu/xQE4rTlT+wuoRFoHazOFUTojBoi0xaiuRspZy6G
8QR7A26EAlUqHNnzD3Gee4ojWN2LmhIibIHBVPi9rWivx5nZ9z17Uid0YY3vDed2sISJqIL7prA/
xzkff3erAYZ5zI+LPc1j7CgwlLXpi+Hqda+1YN1pe3bfR5vICSMN3vkj1QnZg7K1HAug8ZRE0CX6
oqO+xIakV2R7/SWYU28PLCZ2LjTYdAkJ+G4Bp7xB39pkl9ntPKqIs48gBqvzANbrkc7PmSzV611j
fuRvyhjqDW5JaDF/ZWpcuDLb6SGKqHI0fGKOrhvNG7w++Er2MY3ytRXQsfUNZLiC8vAMD+rP3hx4
7Dhb7DJ6U7P/WgzrULsxkKpHbjcUno783KAkNyn3k1bFPcCfMiZzxDEbjIEQu8kbAI/X5PkRpMTT
Ck2y8dYHAddtgoYFdc2lkVZcVCax2sWiSXkyYhN3rbT9Ey7Dxz54azqbPvn8/Vt+cgCSHHOaH8kX
ACUA5nj710TjxiIt8UxZuiB39QyPNNOW1eM72RVIItmu07Mum2b/8KFK1QORcd1MJBHB5gQVTLkA
CBplH+omxIGKwvDnG5x2SeznG2/fP9wro+WaTAGdH+5Pso/pF8j3NfoZEq2rQHaur3ifM6pBTQ5n
coVUqX25gsttF8szXPmHDSH7AES/3lPUBShKDFd+mLB71K75Yj0IF7EcmGSUkjmDbYI+FPfVUl5G
H29wyzmdDw2lk2c55cfRM1AyiWN9FoM7+guzJu5kl0Q3OOo/ttptW4VMDMwK3bvd+seuMJFPKgtR
CmUZGlIVxtzJGfVQO4zmEYtwaL4mISIX+Ogt89bedZFZsFOWAOIRstVw+X1rk4gKONZGNhC79Pr0
VtjYUcjzobHUzhzuyCJCZBg/tHpL5Q+K3e3rfl1MC/eUODmF7JjDyWPibce5yTci373Zz8f5msvb
+ZMNLzH/CSX86WZyCDCwHxKEDv57n6YYd0MKAXzR3ielwWVQ2z7svtyRCmEtuT1guDGrqYSv3yVD
/b7riSR1kDgn1k1KAMUNJI9kQ3iLMwD8laSUsJiL4Q9PoOI5fL6qR0fNgeEy1bidihrfZCMTIhrT
Aw72Bc38VSrPUNkMj7oWsAAk0yPpa0VfcVFnQk/jeII7TKOAbzDvHyYUp+jQ9gLDNuZ+mUYPfdCK
G8vN7Gemcd5lhObKcEMEjD1ETO97VfQdiZcpJxCqZ0/Z9ZL9ZQCUwlT7HoE8FQDXd9a3BYgzLlDE
NI42PVBqYmZwoy0ZvVtU7Iqc3YR2cvk7jQey+QpESPsN/BUetrskEwOguV/ojHdxvBLKKPXVNRMM
o5MdAGdg597rBA4XQbtppUN3TgfMQJZkCYUbGJAdY09TAG+NbnEqkBtiuKn2cGVk5UAVbRwBgmi5
NLxrbVjJPbVJ3Cv9ISxdV/SjcFDhrbEcTzLk7dw01YZASKJC9Jo0BCScy7sIGjM64toJ4u5NuiOS
d4oEFlI51nVPjkZRHngBsdbl+RdNBskrRqPsRUtovMT0RDfBSHvol5OjPShxZ6O1h781gQ/NxfyT
pd25nbGWR5+qCd9Gp1ggJZ9D0YcKthu/XL98QZ1rMf9u/BbNTj1mklneW+o8VnORreQm2Dn6lUkv
IXzLvRM/8wYyFLZb3cY+8JFS/Vr01/BRX4xRHDRJ5iFgNBAnRsYbd39K5NNN33KqQSz2rfenOGcc
PE5iSI5j2IwYpR8tfZSyu98pluOLgMOcVl5xhP1xnUinHqyDTjmgrN1r/+CZ3jovwId+UQHUQLXu
52pUCWY4SS1TfrVnkEyilbjUo4n8FG9/XlPBDTWKosaP/RaEcPwK8pnE/94c5zLD3jKZeILsyG99
I4qbaTSYWif8JEPYslTlb3TDcUpleY4qg1KQFfy+LgR91dIyT5+mUCU89aAjES3IdIkl18UYfeGO
xRE8lxZ8QoUEaChV6GwxldYFe77GW80CSHFHqZgOQMzZMaUvhbE1Bc1yiTPVA2MOxQgm9DWY8dof
LOTSWc63rP4Y+ocObyTJP1Z08+k7jWuwH2Y0PVRMqvxze6ZJK6SFamhWKCabEhbbtJq8C7rUiNXx
CRgz7k4aAXhm/WzpJhQmCgwVjVXfmVtXFZdChGId1EnqruPpVZIUU4SEjftAPuBUeF724MkymzmY
FsJBsWVfzC+NYZqF88mhthaWqeLDzfFk7GMsZjGc2uJ/uaGmrp4K9TDg4u/ASlVLtbsIbL7KrSFp
8TrzH5L48mjVWLGViqLmS03WxWnVuXMIdPpvwM3vWtHkeFnjfEgm77dMshMMwMthoMj5i1RHcuwh
qzj+lya2DDwvq5Kx91QWvGGg7DQBuIEIMcNPLLNA1z6KgAHudK68tfJmr+aIpw9qtNtZFAOpyL/j
I93wYVXv9iJAdjIoA+DeRtF4vj9xMkQ91FIaOeZ4ox3NlELzUgn5oSfvW9WoXXp0bGd58QnR71do
vC44qMTWZyuyWjYqwxaQCunZg4ABaz7Jf1/qD+KEu/uzYa6iB17TzcnbaKqjVJ/cG4xsPjWWovxG
5ql8Kglezg+zgZvlGroCdFmOaOeh7xfeqH2iy1P6LtnfdjluMK3mBRvTDx0moy2JXQmfXzTxTuuQ
5++Wz/NFrny0m5ZhyVRjEAkvq5KJL98LC7RcxTfoZcpqAUNjQJwYvv7EkedvuZn2M0a+DWqf/28J
5rEaTjKUyQHxBenXaItu8s3rhtI6B3a4eMCrd0x8weUOcrBLC0UFlcB2aGEYMqZGRS/u4prgzEde
8S6YmHNdQFMt8lsByHyG5ONzqXXWjm0TlNLJq/JLyY8r4UDsCYLRTtqG6hOWosBViI9JwHik/mnP
NG0ZpgNRRZMSR9fzJskIjKqw1Otf3XvghfcQK/WTz0muZnQ6q1XZ0xCufKCuzaqOizlKVx88JkB+
2xJFLcdimUramzgA6P8trLFlVxVII+eEzptQMGZYqheaCHt49jbWQFA8CVIGfjUrtWEksHNu+YYF
t3BnrIbVuqaMRjUrMJ/mWJlWbGnfMtxcW+xT2LxJPB9Mlj/BOuXf3M053MbeetodDQHo1MFcypKH
WfwP5cZ/4Ee/cOgEkHkopY99tR2pdiH2Fu22CE2GwRo3RyCHjjCJST8Nrz/jMYN+76H2ZK5Nq5Cv
6qzp8WofhkGV+zYs4h64OZxVuts9y14zfrAcHUl0CA8l+0BKYYQlPEyqTPNv1sBwAdRAHMgmznuK
Ylez+nhmBTyGC5qump5QLVGNxf3BLe7uQx+CUFq+R1SZ/I3hdUE4PNRclNW0GKhWrgZNvnVOSerk
87ze7k6RvCPU11HKyCvSPuF3arNkOQ0EtqGFKKSnjQBDe9xH/9yY74xEaVwauzx4t7k1OJZIw+5D
cwHAhNgdOBTBvTvCsuUUubgoJKeySCnUbZMfPrblX1+atM/z191O5EnMaCpB4d8CoKXJW6XfcfLq
VaXjzu6BglRiYn7SqNMDrw2MexbDYNp231pa2PH9AEt6Ge/aqB1H/NkCPPtc/Om8uSRKtqNadZQI
wt2kf6JGls9sM1m+hhMfYt0xbDD/nxeXUEziQ5j7ANQUwuy/8uVdX1bSntOweHmai96+A5fEPu/1
o+OKeAVLz9OfbHXJi0mwUSvhVq2DRWnPruMlRajfp+jFcYbF58LizpzOvTteq8hShMUcQCeDbHva
J4qXDN0scUtc1t/kb0NwlGs3WRCaOBIsnoo1iKlDqsnp0sUTX82HkQd36Nd/uZ1q30JFVoZlTvvS
oJtV7bpmuTrpzia4kuVbj0qGI9ciPvB3yznS7IIZIlgtQm8X+VvvLCOUiHe4nyar03MT43emREHL
rMKwoEzj0USD1/+5w3WS6tRVD+VRLZuCA3k6BJt66p3QcNoGHxwye5u0XCpWskk8pa0cRV0HhB0j
m5Xs+QK3Q+JQu5D2KLDTu1xccE2VRSyJPFOQsAnuRGQBbtwxJqSRDsw08eaXXp1Q3kqk1agW6uLG
ePARO5+yyzLvs2mHc42PI5vvhbEMX7Uz4kirQR4uP0A/P65NyopW1qL4I/JicidKVOcC8azRR5I5
wmRTmS8sHkELVHoFya+pCCHcCuqFk9h4FuQix66VPlngRBZ6c1DbTbpiA2hhZe6dOt4FZGQRIIRo
Q9VBUiWOxYg7fO6/Y6u9zmpozKb3WnMSpvPXI1LxF7+EGmW0mLzJvSYhW1GgOf7zrXEGPqhO9/oQ
tNV4W1LDz9mIyH0klzybnOw8tLz47Odm6uG5TMHrfr+CQga4XHRFXs5LNXgTmGRWn7g0vqOpQV7E
8b8GLxFsN8lfME3Pls54CXUyq2Jr8BgAy93qgLoug1JjWPGY9MDgX/Otc0zo6GKoxUlI9dTORwe/
AGZ7ChEbAKqaHiCromvhu7zm2krjNwIvBUh1RktTJ3SjGBpsByZJn22yfK99edZ3uxOV/RwgdPFh
rt7xV57wA+q5F3jkdq9wl1sxW+7H7rod2vWgo/139/al1FpOZe+b/XVcEA0Ppm1/V9b/MT+u9Sky
lugovva9T2EQcuM8y4GYVkrntLgE4Zhz9JX1VeK7iUo7TwJwCif8ySO+LvF0wJxUZraXyHuXX2bs
8TjHzUOgLyP5rwBAQY9Rxv62Wyl8574KAXljqbaFsq4KaoNrV1ntntHQvIAJl3ooG1nx8GSSfNIK
D8WngXan8rTFOG8C5ia1zEsxt5BdQBqmBpfhZvQ8Ju+lMlL+0LIvQQRfz4cJuztTjpbX8LhOZGSD
SnJmK7C8gIQFwMtrxZWuusSwGJWHWt4JmuuK+Mp9SLE+U13POD7sz3vI3rtpBrMUxUXZ1pU65g4N
/Q2nHmqXq48HZY9MNd1TlEqBl5aak5vowWmOzPOtno3mZ0UtnyOzXHYFhdo/fwk+8E26p3Nxgdkc
XAOfAw0JgBQ2zXy3vyGuollUgiHnUMfKLFaRSVwWzqP3WyStueu0UcXXoFpBADT3X/0xPiTwcOi6
AC+qA179L+XdmrLAqYFozJihHfzrflyGoeFo/z/oBVFMCplUmMb0dvOLCGlha7nKxFsdcL3pKPUH
Qgv/71m49XGnDb1vHcfkaG8hHylzbk9C6+EqCq8pgRibo8brT8P3mi11vjpjbDS4g9pT3CGB3cNL
+ygMDYNAjKADGR/X4g4YABXXW7WG/W14n298mhRx8LOAYSVDIPqZNlfOewm8gERhv8r5m2IuIoJS
xs+Rs8jMyMBFYj1nCXQCud6vbjVWunHC7Fhl5kqqrWbUbjdfhOTufmAITId9/5f9TN9tABPsbP2E
GKpiowhzoSXcuQpkqzs5C4PCaDeel+a+pzfPEBIF66ijc3O5mxkdPUan1jjtMh/98kpR226a9F6u
K1NDYfLu39cDrJMqSeE+t/djHTtXfc/U9rzTedlUtChMGTRlOY4wdltUL99p2C4Ms/WDhn38hSz5
gdS7FZMqLDXW3yVSrAfb+RfAOJR5BQIqAr5sSRAq8pLAunxFx7pl87JDXhMHZYGOu8qDq23ivMHa
V2RgPG+UtchrReu+1q7KFziecU6pYivMMqsVKNRV/Qgi+Nk/OXVDaZMjkHyfbZK84DFJOhYJbYDT
NfFEpJKbItKUwjKbZB430S4stiJ/aduM75616Z3MV7DhCRtAMV2VYZXhMYys/kYRxk2fNNWSEtjj
Au0kTkAebcUJGjYfHFLWurPIjQOfElfW6dq0eqKTlTcqcqf7p8jl6uq4mXVhya84A+Z7fsXVZXFi
1r2IVaIIXjNNSPA61e67fAIIHIGDJ611HlLU79SwEA3Ln4iu8tT8NWo05SRAFISESZB/3Du893jV
abvPPNOrt68YLUJyY59vMnzP6hwoshWRpccIfSSQQhsmXiYZFos7mvRQDIV7EdMO7+8aZd9rbVOC
dMinLZYkfDpvxWDXJx6mjlEJdjXhmTIw7d5G8KTY1/BGwx6s/0z8UEwpII2qGXHA1VhIC1YL8CPD
aNz6wXC9y0hSbY1PlwdptLQoH60d/3sI9wrPZXAkLBgjq1hbaiIv22isKlLKCuEPnRZ/MJB7D/wn
YbJrtEmLzrGo9iStZqFd3qPX+I/FLdF1DoPcaBGbQqfRjk3QWuMgNOYLGpcIA8FK2BpBThIjPlkq
yZQgGwy6ighzGrwJIq5mYuvQkdjv4zWPXaRjqQu8cXfbOZlmGT8hEXSgDJ3i5a0zLnfOlZ7LLa9/
dEzH2gDCKRuuWzFo91F6LOwLiRJPrC8R7vew1FlaO8PBQUdEH15us5xZ3/YvLLDHwKZ4UXIUrKwR
w7sy/FFc66LAdCF/M6KML2FtlUB23wRslX4CJObDbdW50rFqAqpJxGLxm5NA9u1p+6teyKMXiWpb
TfvnJfYxnRm/0ISYt8/udqALg7nNli9/4vvP+24wDHFnfH0yOLSrTk22ZKB6mX6BD/v84mtMQn2+
lnUZ5/dTeg/qF+w4+/IJ9Lxz6bYllF+ypP5MokqHNQ2YrYHwqMvjzLlncrNunyfk94lUeiZGpElq
GW8cR01Reklo+qWqp1RehUUWYX5VNY1lfL6dwGNg8cqGkq8HOLKjzA/wDo9mkL/kHdyC8wonnqLy
2V7L6TESlEuBNZ65/UGuFs3mz0PkoJ7bH8nMIHU1FkWSZh73EUIv5R/p5RRElS7R5NEpjqotx1QD
IryaYvSOEz6k7OwY2rU7WIxKCzjvYpvUstLpPph00ccRAa8eQVz64aFlgS6/bwDoNM9l4NfESSTx
8TGSd+gQ5ViIfnuc6hUX3D789+gtrSZHVEAmqdkROUIk70mcSDv8oj3f3gJDWiB5DC5ETKEjP7LX
bmn6EYATDICCJG9Bk59vgq35wkwOwPOyeA9rgiyblbd+RBKSvjNPkToVfrdL7/pPhKPOsFnCy+tz
Favkyv/A4yq5ha3LusZF7ihkHDhvV89tUtgBv5hPp67vwYKFg1wamY+JaU16PA+q0oEuDAV6bMHD
zAXZwbpLOcA3jALLBGDOLjNLac8XqviXcDAPPZKAisjyvXlzTZpc7IJG5XBrI3WDngOHul4ylDli
5YEoElROA6hZn8AnEovptYYwZYgDqDKRtuxUo+nRt0d8C0bVeXwTTsJlpQE6NxQ7cWXi4z2rHhbz
5QcyvPd/Y5hCdLzq724q0zGkQEtquexKWd+xgR1/5Nf8AVoslUGx0jkKNTAf9cZwyENIiyrlrexf
koS7uaGumiaujAlQOuloDX8nrS1iaS35YsWNniErIZowGeE0a1AQuARmhZcBceWewR4q2kkT32Ju
Eag7rHlYtDYAM9KIEGkTZAzrGmR+L1Us03qoheIhamEcwMLYn8Gpfr3dM+Fkh+OkNNtuVRN9Q9zH
x1PVKyiz4u1KlLvBEDp4oSZ5GRt8l4A4fzLpeIQzD8VdrPizABSinz3Nz3+48ucRvWusl0TKvqwH
B8fZPdDMZgL56GWsAL9i6bo6/xB93RgSiaPqxsEzdZOT8kdLe6+FYN3zpiza+/Lzw2KQG2zj1dbH
etsrstLFj0xyJmYb3WeuO+8JL1o+LXpA/NZMOENN7VhW+e9yueazURgKWMcE67qHaSlY5Cbfl4L4
nqQ3Kpz8qDWms4TC1ZBg4CCgrBVziO0kn13b5svWq/v3aIG0wuwTEyItChWIK5F4qvIUaKkK+luk
GxnISCoal+ZwAmwWDUz8irwq1Qqm56LmORwEPByvA5fmVuXAGr+I5XwKVi8R4PZdX98l7tg3rG5k
6cfohy4rFukRRt+Wvirx65c/X/H+7N1cOhMrHf6PfU2SbjpYycLwEPrxMqDLJ+dnRKK4kY44JC7R
0tt7C89u6Zxz65W1mrZKGlf8Z5cQARla9rZ5Hh8bFb5766o5bbfuschsBWxhDJ/xdJn7CUXdMZTn
DfhKKgerGUW8wggvvtfvS+7clmqNIPPL8wlbAtrFUJL8o1yTGiMwfHN2DlP+0jwcPONHMJq8Cyw5
CN/MufDsh84c1QrMtD+36Qwjqumu2AZTNCfDonspJZtd/Nz/6uDPEn7yhVKFFnfOjepoA+0Yktve
hgYV/xK5caASRRH49pIeylweowVuaS/GXXnYtMqxRybnvCwN2X8/T4nce0XKhIy54EqWFhP40MoL
Otgkjd51k8WU+2suZinHydkKhC+Jvd+KWqWG7V6e2Ho0IIbWWmnoaRicmBW/MbKSk7vwRxYkhxg1
W+auH8PxHhLAAZQooY63XjqEd3Kt2EpIUCB4JlH5t+jFn8qtAt37Dpyfnt7R40vV75eL8LiwotWL
uztwLOhC9//UVWknQ9/70pCHkcmbgR/L9AAIVfbVuyMJDvlta0mya9pFz3Av4KgQf6ySV9qxK6kN
y9/6RQ2yxpRqKu+4bDDPUpPRXt5fmHOyeG8/HXEt0VpC5qveggJhyHdSNEA7BQ0or7I7FbNRE/bM
l2MKp7Y+nHuUjIQ7NTN78q52AYcnEOKOF2+lv6aojHfsiCfobkuK66mMxywrLAeM/4bIPRRqzBkw
bECf6Pwm69gKFfSsMwhsoZuUx9W/XGul2z0f1qj81FhA28N5XR3S9ekKNiVTNX3+Se0fuUlHGAdl
FZd3qF50lC4/6eA1hKSROx0jw8zI3Pd9HV7QYLlwdX8JQk4p7LlqWkdjelIFADyAwQy2leXOTwdM
zDTjw66nfT8THBOlY5TlQiPbSkTLVIMc6bsru/4Si9mw6hZKtijRYALPmJDPAUFJyYyanBylzJLM
97+GflAvgVoSKxigTh/5vT1LyZPg3dOWOA2FisG7Lkzy71g7Trr1VZpnTehYI8silc1BNNiFZV+Q
Y9rSso3rMQfosKUrvtBXG2Yf0v+LTdGTjXOVotDYuT8IVG2UZmrhLTrhFzXVVTUq11Quvsb4zKEx
XC9EBWIZP1TMMcy3ThqP6bhXnKKrMzMnMcPD7gtuRf0KaYVP0pdMcqdEGCAyyfebHe2MPi/0Y09X
JS3XTohWtRwxcIWtk0TUKqUpbZQ0IxjQ6VsPbZOGeIkhppovmjqJUeavUlN8IYX5o7GltyTkpoG2
oR++DKru4DsjbyeX5P2CMKmvRZ18xm2gxvCb808wMSsnQjEZ0New+hLsrMBHPI0IkRyt2W9/kW1T
dQr3nsSSbt/stBraWjumdxvoWqvhYOXpjSc/XKOUkIjrg56KYyEA8oxxeu/EXx0OyTpFPbH0JWhZ
7PCCRKWQGWaGlQtjx8Hj8LLphk61qig03Nmjnib5tCbNvPxfxj8XFR5nUZuGAAGLdWKSfUQMZEXn
ogQDGGkOI8LZoGbK9Mvc/uldJgXpriuE59gQZxPGN+ZQH7G7azi9ZuUNMG3Ze/svUR1nZgdJ/8+i
7u8gR7rRaf1kC7QYQ+tSC/K5lVrtbBiYakor8tpRGQ6fGoB39gagjecG3ZIB096fG3Gts+fVmRIt
G/7diHu+2qyeKEmp3ZLP6VVNzzX5Y5b3FZkY8JeDuiEpJJW6nCk5o7GhGTFLZiRNcwMBDX/MBlGK
UsGKOVZ3Y2P4BDDJ+hDTzbB7jHAmkWM6YsYkUFrqCRVvNWIMWpNxmAaq1NnlsFbTW6k9HprK0VjL
SG08QdsnGB1ROWFQCkl3Goa4dFJAqq3788+FuL+qbNODnpq0iPOtCq8UFw56bCTCsK5/gPJ5mEnU
yRnprSVANJfxRxbMF+qvb9LzUfaGfAWQizYNLPz/3xJat3HjZFdGRrtYMu+x9YWPFDolGwcMqEKq
OUrDlqBSGe/ITUUfopyJzuDRkWW5cVcNprY3Ly3CZsg/LALtoAX4yjHuIFEbMD5m3DTzr3iNTTcS
GXtTP6Fdg0k1FCov9tia8i6Ipw3B32vRkxPkk62tRexnhk9rAdt+4UjZIzWxw2xOyWnNlpdOzR4C
NQwTg14Y+ZHobx3SH+w4TsQaUT2/n/rw+2KEeDjoGHWhi01336QVIbwROHgV6snSXfuqhvPCu8fu
8V2a73Ieb4IaZzewfW9nuJQ+oylRMUHqDmEmPTPy11AlKW7yjG3WausYELCPzxSqJsXcwbxS5o7V
P3OESo2piHwx14BJryqh/bATggT5wQ6JB2sb2eXKKUSS/a5RvP7tlgw0vnL4xtO7+BJOtFYx43Sv
tPNsnOg0KGJvkBLN0jlFyyU5qGJTCBXtFBX9yu71cTO1qpdfO/7Kudy5PN3aEPkcfPM2HXIr1Vyb
1GvdXUgoDEkrUmfFFuJr5JoriyTRMb9YlX42YZWeX0fVpcHHcf+FFVuHH9yU6VUE2+lzTxfNNplu
Q+N8D/d4lRy0LewCXYDX8JMm5zEUEQz8lrJUkxGl24lSHrO08uluFy08q8qmwDMJDuUDBpjJe8+i
1aNu938XCbm0QJ3Slwy6lC+OjUvu30RH4h4EufAPYxa8XhobOI1MiZ7pTeTsOH2OYCBIHavmknSX
QVTVWZ1X9B4H4AV60s9fd2RuBZbtW0Ad8UetQAde+qMTSL6e/cjDjy8yfPVz/13v4dmX3HSma4z4
7LbA1CtYHJ7l36kBYq6hjEekC3v04O6JahJMgWlFrmauN71qvCViHbBbywJBF25cJq+Qo3YtNtaS
RwC9VdlwYEIsXBSexsrvrO9hdS4dNYCgqeUpgMWfLiJJySFbuYZxDAW3ofhggsYnRWMLA4HkhUa+
eFydRo4SRIknxRIP0ePfy5mC5WYdGqooaFB2XzfZd5K2PFyHPJsOTan3lNkOu/qGPli7OjojHXl3
ERDvWsP+7ODSJMjqriXEQ7AsOSK5IukBa3LZnDjcmYhgUCzlubGecrOlaNEY0UWW0UFoiQToABeE
kzSUp2HuvwtG7Gl2DswsiEwLzWkE0uVB/34dQSY0Yboq8uDAYQjVB+08U9n0ghAKQR7DQfgrFIWG
ocAj/w1Ep9MSGrOStRyRcxs4bYHF83weLJAlZ/CR55kcefAz5fyh2Pw4NTXKBcSJVZe5CTqEuhVy
s3zbjME8iBhoIo/75E4adb64SWF+Upz90Z1UAG5d41cw7WBctM6hdylR20p8fyr6PRWr0iML4jaQ
rncdFmhXVBkysQclNnNd9lWR5tDvYWlrUqnVX0V7mZ5FAzPmCoswhU4oq6G56DVr1/0NfjvXWPG7
04uYoBeOxzmTNVfwQ+rU/ooECALzN//s46qQ01OSOCtGUNgE8EaZKCJcRFQ8XgQmshmxocQCkOrg
YE6TrkieG1IBwJOXYUMHSAscCyGhMKjp/uXwSlfPhoiG+1I5JLpH2yusw+AWtRBQK49C55W5cWzS
V4rcBetRZIXEgPgnmzyE/DRXhvHVFJ9nqAWIL/Tj9AnejCRfg0MWGPPuMuxWQI90Q2cFxpx/qPuI
IzHK0O8xa3yv1M9eahcd7RjUiZTqo9uFXoqJD9uQsoXZjs22pKX0WYbdxFi3J38nTSPbl6fBbfkt
/3Vx8rqbEn9EccUTx+r2mXVyJDoa/5WUwK6WtRp8G9J3sf53FY0eI2LmgajR7ToN7YEwKCw8CYaf
zOSgcLOPonBMgJB/5KliE0Z3u1o34etOy/aPZhktXKlvCA4rmcesI8fcIOCwx8r9szjCBZDpRl/0
ufXa5zhqE1A4HU1WIwrG7Mbgunkg6qTh9NYieYIQtf0rbemcMTO3ZkQnsoybiEGkkk1B539OMs41
9iW37twD+NGtVbQTe4sxIsD5RiTm4KTaqnpPbjCsA5S+pnIzgdnpCkCqy8EsAbTzHEKDE3NgFNqA
wqCckCIdXiZ9b2hcUZWnIA75VIBokaJOaDvOXw7uOhCRcmFJjZZiub/nGnUntMiUc95w1QbuQMpk
pnebueO0rpY3mivmOKOavH/9mYexAuENKjwjuEZwZMn4Qs1L8r3kpS5uVVSMYxq+XAfM+S6s5D3g
W+K2IwLTltGZGHhgZv1FTiZgnT7NXVMn3GlAuZwXsCwjjLV48Gl29im1+Egc+UfuK6MbS30FmppM
kRHe+guv4kgI2PDvhr/jaSXX9W9S7cU+HKsIbwkz8quEyUaXtMeMyOkBePgR9tiIyIYhNEJbRDu4
904Opeo70+B1dhL9DpQBNb34kMGXE9Ep9Z+P+zAW63aZ+JGq06ux36aF0TiszwDFM9OjqyJMSdDc
JXJ9xjxZkqz24PqKux+FSFSS/LOAxyYAB/zl/41ILywx1F/PdkhLYiQe9SBOMk0Ol46QDqtFkAyp
21Osfqnw6uFQFfvkCHpLLZD+o5355dE3BRlf9EAvYii61jrDeDI34C2d4bHBlk3f8M1rqMcJkQlB
U6Nvda6E+rqL5uswaX5NIyqnuycaZjGC7kFAcehDG3TwSCViPVqmueCn8elw1EgqcJ84Zp74fVJI
FnV8rNWKEwwMhFxQqZf0NKBUhPvcPW0mc+Pql7yLaJahCuLxZMSp8C0b8IYf7PsIsCjyUKgGnIcF
UWbG7hhIkVcmZEleW1TBMrAZdvo8A3vhLqTn04HF+HKrd/AQiOyFbgZe8LJ37Vgx+sOpSmDczUHG
KmGuafysM/5czCmkp22eVBFI6AXGlAbC7hz2tdk9KbDVvfTsaBGTqHJWK7Xl7kdQKTh9VCp65ofx
V/pvoO4eXRUKQyxkB8nYHOQ+lpnVZFEP9Qn735rjXryZbY6sZPfNQJLEzuuiqcqsqC0LXnOWNbqA
Tu7VvcZCX3X6SUUSrd6sVZchF8gvKbFivqXNuiqKp7AG9Fabq0NQwN91s7ANA1Cs0JzauZEXF0Pe
OsPcJIpaIqrPH7KsD33b3ZC2/e14GXQldYPZ4BsoZsD6f0lAaKfNURy0qkNbR9I20wXLYlHgSc31
Wr+T5UxBsDyZJoeTTjcZ2SBP+zbNQQMl2z7O6b1w3FtvtccPX6zevVENnRyOrkA5gn1dh/2hAahI
vf+F/zGHxxdZabzwPO7JlYxpjjH2SUSsBGvAt1aQxunwdnHbQvsYX8fzL31NS7nvdf0vurQdawhK
KRCKKSrrQMrHWg+yFNTDUShikTlhK30shBUwLW+/CiEwyDZpuhKdi6f4zRLCe4jsCPpDsZYgoCyY
qd0UMoLAS7N0oTm3u8Kq1XBRqiC8NX74BoiAdSO761zYZTOCIwxfJj4y7NUegazThyQxz6xnDLmf
/9j1qhbFyEvMkqMRmASC+uJqEIrZLFf5d/7QznCxI1ZBWf9SXzJ35oLJPjVSyCJWHDuCMUuflO4A
H9mIaFoNNTlS/CDht/ITLncwIIlFakoVRj1uxrR8D5+wpy+VqItG3rP/yR53IF+rAL3QO6evejnN
1Ah1TKNJOkKtsm56DJQXhRVX8/YBczEB3Z+wC3f/em2pblJFfyOtKQ/Rkri4l7j1cv4dUUPCT2zx
Z/7esPtUb6rK7yqPkZxAz419DAedJ3DVRreZTiNHMF8raqsNCCzUMcdFdPoh+5+wURg8a2pS08wF
3SPRAj4KBSyD/AxIzTi7YsSFhJ/1sAD7kOCeLKOzHRkFB5sWHbsKGbDwNJ/7DgATa1wnpGLAApGB
4L6MEspb7dsDwFM1TUbDdRFL7rZXprmJ61Mylu3UtYtMuY3ogNHVozDslgx5H6qlEBIRyFnN38GB
usOWBMSLIJQr04Y6YvQgBaKckKNRTf4HYFKzWCKrR+/SylLl0hchbJhk8/sgS75y2jgmVwyr3tAj
hiaySUVPxGaNuklz6Gx5zRdPkeOw+DrH7ElSNrBGPjrgzsEXi4cq8TIGFLmYK6BOq5EK/YcRWMDq
H0ToLhxehKEshGFiz2gvN81FqxU9uDbcnbuIQCncCYv7P/xjxxrGOVEloNIxAsJ3D0eeGJkeR/9d
5de628dsNi/kZBvMvwfq3jLebTU/86U6HvXUtPLnn4JsQAIYVd1cEeJ2JHhGZEI+SO35TpHbZT+B
DZUbV45oXVWcUuQzdXtTISaH5U8FJ+4bZ/sA1yyBq0xexTpTM2jKIQuiN4AE/zoJXq3LKL0Jgzo6
Z69ca67VVpIT8sGuTBmeqHHMIewu5ZrGg5ozjqphj5R+3H41xUFj1QQidG6Zc6/opFI17GW2OLtK
R2xCy276yobsgMb7JBfoHM3eRm3rfGg3cbo6OGUPOjwntIgUJHNXGW7/S52e12E5umcOfO5k9WqN
XUDKqsyXjMDwRqu1LiuTIKzRIxetydVJNvsoh81qW9Zp0Dpjt3Abf6jTF6Eu2TVrmvpgRb1bHkWp
ymNGk8zTBDHh28RWxOYKvomQfXJizIFQ5KhYZ/uTqGTrpBpyMa0ELTJSrK9/Hx/gEVAVyQ/+ot4l
XiyGsmj0EFIT2/BPRnFcP276QE+148xlATu9jFkKL0dxrj7Ar3v6L2udWSLjAkbMkVWQkBqJeqG1
BSQ/NBPTG+phkyYs6UezCOd71w7KpYftqJm1WNu1+dp5s8fmjLM6QDdG0jDtx4SEEwtbnUELFiWU
EYtU6Cvf5xNsq6fhxTANaxF3+9OOmDeU8HgbT4ZyhtI6ZYNDSCUiIlLO6Nhi+LQDWKL0HXd1yE7k
kA6QDojjObePtemRA3nV7uK9frhSQ20IcIUON+zDfBflUZRfNkVDonzWUjZJfIhu528RTHQntnBk
Mc+78635TNHACbZVJmpomkcGRE5CewCvVcGoVANH6s4IrQA+OrAhSmkXSoGmIp1W/3wOhvD7aZWa
tA/syx182/HgIQR9t2uWpMVWMsdbPYu2/6xqToCkfEGB9cEB3401FcsmXADY7Y0/jdgjJtf0WDLo
jx7aQBM0dPMSkMfd3Zs2weTrZtA60iaVi+Ix1gsxfWkf3x07z0MuHFVpbYD4rz9KYf+07A9EzgTI
Mu/RN7VCozcJs3ishAnmFbzdnoJoM4OVfHALslC+halSOidEFCuOSpcsN9OhE+7VA9WXjQwjz7Oj
UJuYHfeuEg+tnSfYI7Q2ENATcKTe0NYC0IJ44ro4rESDueaUTfxcBno05m1X0kRN/8sV1xB5Zu2t
rT2c6WOz02/WjpZ4X6HCnJzImgqFF/59PGuMiaJXrQLwzq/DHsVnPC8xZAJ2jNhBSkPNEoH6HeI0
ehNIomBDbbqGdnk3hGw68tHoQpyY3om7R4cLGXqVchUedZfaK214XC0isq17G7pT5VJDMC8Gsz5Z
ANDmxi9qyQnK/amffI9Sy+nn30yCevDe3wt0JpRm4Fs45N+6+YWrg60d+MYdBFBNTjFbZ1mpjlHc
15Ubr7gKTRjYfMVDTdx7yOIsd9PCekYxhvsXMIJCDTqkKo8SyCDnlV4bhHMsJUoYNXZic4O61Wug
BSUSJdY1u/vIUNJijiCGYc2NplG6HYbIZ/gWsQsPFpi1xkzl+hkcwmUc7+Oz75EF8EeA2eSnH2vg
p8BNVw0C0UU5lGBmV6VpCrqyLJz+ozcd0FY5c3U7jJKehXBNWPiBnC6zhUJtb4B/HShLqmk/zeE7
DiHAB3pd5YbDPopd6udskoU9CSIg4j9GfxJyYB6D05OmUDo3Rew5xeh9q+AQIJNEHxTPeVash4bM
DIUj9QTQKq03PVlA+nNopt1sW+jny/Mxbk96E9Bt0lTnSvNYX2TV6s40N16meNU3kLmloqh1jssP
Mz47hhDPqhlpEcN91dONy85SBfyuTojrAby7Bz9CuWQ6HNfS3BR5X69iZz1lr6STese7FJzBkkpR
Vbgl9Bu/20dMlUB9MTg3auTZLOjhlzN6iMOfnXqAEFJsTXWl8qVaTBtAFVv0Y09J5CysLsOpkQhN
XRUp4e/iK1xHIqQqetWhU0isc60TllEzXy/V1TP6gxtudSJ4dF5xc2ram4qCjkdzF7N6W/Pw89YH
md9sh2zIf8QkvUNUEBDwtbl3qK6k13bBvyXP034wLbOH3kA0veOga7xVgNYugJNkzys1v3WOTJiX
xM1UKU52G42VOvO5oWJRDE7IEOsZTqGPXgFuSLmeGiZn42n3x7zCLxJTKjZ+6RF69CIdebEnDPbU
xuxgAytCQDRl0aLP76v78qSWJDdzXG2q1iTMbbicVMd4MYmGYIZ/4WWq/7RB1gTAkPO30uvxPRXH
eQg2BqT7Ah/Y28nx17TKmQLIpDYLwoBiZTsRQYRn60CwZMkg30uDn6GmGXJlp10/Nxscu7HvoCbb
u/oCO2DOxNQkZexNSPQD+5aFxGj3iAwuQ84v9Jkr9KQO2qibaf2Ks89sxvEX8ET3lYzxQkqcFwDv
xz3lOqK1beZaPut2X6ERdzmadPegIKPIZ2dA3A0FcTsEfIcRiQya7G0UiJuQt5KudzhfPV2h9pWh
HczXE4Ah5H5GvtVyMZGTpKpkMMs0So6//cpsg2lkj9kcPiTZj/A3c0dVtMagIy69kRB+J9KoVQ04
QuB88/U8pfxoqO+W33h1PnuqqAWyy6hN5FH+UTiQvzbyz6x3/lzzH+ZCstCgmyAWIcTlOtiSC69H
TKWChdOtoNPAsbfIlIc3wWvufHQq9dfQKLYyR5LeSSDMwInYEnOwNOZyrnggEARzTYZqPXhFX8a1
iiJgIJmOT7QDhL1ovqebDgQeSQ/UA6qJ7uYbeAyFd9ytGOWUZhWcu/qmPmEjb4PA4WTT1c0FwV2W
082ugi4phpyKCz5IIsxxbjvV1V60FpSfrXA2nD7ylEg4YNqS0IBqabQz3W6GtljNM0OW/ldr4UpB
mt/F15KJWytvNw+y8U6wp2tOgXYKLgYiXcLC3XnpFy5jjOZlm3Psvm3wERowP6uqpHM9ioqqPmAZ
Zv8b/rK6YXHg3tf65/nRhAkZdAr8W3cSjTLgHJgfxRprb43vH4Tr8lAkqqQRJ6ZqX9TdV/E2+7T3
8eg6mPuVf/4I8Ny5RTgiqiZoqYwlS4dFMFCVPadhbZtfJyPqiflUAtb2guYUYnh7w99Uj9nLmlVF
ci1nsicFhYiN67tChwXkOy89ROLaNfz64eIRYtGH9PbJo+YT+iGGSEtHi2+hFaeiOYTdKiaixNYD
i/yPNWPyYA5jheq4eI+gRgoE3kIk+ww8LO7YBHMKiCvAhTFOrPx/xSf3HQguaxeXLsDbL8EVkn6u
8vFcp9IG7DZ4n7nClTbty3JvXTcXq97Hvl4xwESkxOqB7zXJhOf/7keSUu5k3eUKyQ+K8DXwX2Dg
vqDEuQdUGrpolIhAkFBY+TMtYsDO9K382r8lwonOXbZb7/WggxlcwkWrHXDuQYNAKX+RyVeR2Zrf
EZQhjY9QP4DIUAUNQ5KjR4H4uVs3kOPpcN9PgK1HDT/QHsy72c5KnI1fYzHKpqSCIcstP7CHeoUR
klw1UDvtikCOmwUiAs6CXWJ/fXtjqyh0nvkETWdf4YDlHUwkRTR2via1f7PLlAInne52JJwZ6VUo
el0NgcOBK07XDacb79V19x1yLImVL4u+ionOc0kaDK+sYjqRlAdn1VUdS6zCm1ne+MNCDZa1rhLm
JOZLAeoW7jRVE82teJLvbNf9HMPaIV+4V7M1oQQa2B/vemvnql9O4rIAxggf1vvdc+X+44ex8Cip
7nHWYQHh3p/dz2H49xZIDvqO44qoCS0nMt3DogSyKKaL2nWlxW3RMfkC/mjyvwap/OzVCeckRRg9
Vo1aNWrhrJqwQvAETGKnP/B36Lt3Poe32VS9lk7GFbsl3X4lOmEmgBJdABR2OU0giHKoiHW5507C
zZvw8RUEYiz4cd1ILhIhEKNZx+KvdOWwTuzR2L1TFiGTPAj2TJ1PZDMX/4/uNmUlFuxhOln/yxy8
77RcsXPBl0rHYCre2MBYvKMnFEh8n84b80MK7+0cwMUhBBQdRsKWJCJCS7Jew24gzG/X0yuqY0e3
fcMRFsIltpQA955ZYISeZqD9xrzGvmtluuBzXAwQi/Sg74VlIp6RJZO3zA5mtcU2LtQpU6B9x/sM
PPl+qRigu4lmEefr5WA9HF+6M7tbVjrMWRHSaw1IoAKw7Qhdsy1UPOa8kTPlKUkxzSIFjS2sT7ov
nT0AP5cNKSRPF2+/NK0WJQJTbDNOjRo8OGPdQeJZkFnHpvJOGK0LcqGEq48CmrAt5nrrwogoJnn5
cniEt3X7gS8qY92nQiL8pNPQi9InVIMQTrS8XQJNUJmVlmoYzIq8Vypqv+MGhtWHlyveFQ3qdXOf
DqUrs8ywic87CiKWomtJSoSoi0Ccu2SZUoXaoGGqAd+fbKWg1l6QGyrPf/Tpq+u4CygWse+UPpJQ
UqN+J7Jpc5TamPm9DEdyZonkZ2YO4kHFOpvDGRSUsowyz0Mu9Cxc8LdQ9w0mCIfMfp7bwpi9M3wv
A2jrM087R+cP8JJp1JZOpHnJyLEpScVPG3kpo+01rSSmbSNxonjz7xcq5RQ9v9UT1gSBXED4SkLj
vxx8PLQ9J9yB9LWRKI8d4Xzs/YDZju1eMWGqexC4WWo2EEpNoUh6j4eCs3k/UH9rUOCctXc3wIWv
gUtodiwlrt714Hl/kiNQKFE3gsB29zblK15YNefVlwVkTFjAw9mOca0q3b5QDLIeL7/bvjBquxDq
9C90HyEU0YOCAX7iGibda5X7+LjacDJA4m+CwFqCamH5rzmuGsMOhWAaTIQj6MK/6Fc2qHY/W3Vw
cp1doMIqLAa7JcPFfIPVlfU7oeYOVwkMf+nF5KvXsFWh2v1rYyCcFGWW2phRo7ahGeZ0XU5IShc5
sdxK7EZ7szcD9OqBV7zrjaaVexeOziDD2bFcnllqk6sAJa61EBPl+6cVkQ6zda6YSHfhi6+T3bWp
gCuQixDV6533BfdHGsv8ORgEW8iqnEcD1yZcsFMD7Cbl2oJ6oWALA+2Yx28FszqLx8gW8ux/Ckev
NhNLkyWrUV6TPdWWFpwC6iG75T8iQa7VdyazWQJfZQ4J9J9W6KH2C0aR7wdIjjFk1SzdiJpF7sPU
6dd6RzTdncpovcBx1NfHFdTyx9K0TmlSGmcjjjoSI+SPUR10HxJdJDuX5Wv7khfd3UqRqEn+XAlL
CpgkZma1Hz9ZC34TGUMp1lfE/1x/ihF4g3kwmyz+V8c79Vzg0l9D1s9RsJSNZqmpc+MLpOPOVPdU
/10kuaT3CKXgIrzkgTeb0CAaiaz7Q1E/Rl6u5OghRleCjG4wyLUmeJ/N/kdBemUoOD/ybiVPNtar
xohggjqRD/fXBLsvEyPjnL524DrGFE3g8i9m8lt3pxkfClUnmv285iRkjRLKe/TTqpQpG3vOiaAR
hxzJvQFIZv+GkTZpQDd/tXjfiIr1nhvsQhgw2XoFnymtjXSbs2skxWZwkm9Fu3hPu3e+zPS5Voal
uYjG+uiTBxFMXKD5Umutvo0cmNXeN8HYAkIjXRDXEqD/cuxClOkIZ2eGORcCTX8TvW1JIfKlO+eY
cNy4flk1w0P+0eKPoSSXc4YtMg/tvuoK/JC3RQnzPOFMVtlR2hP0f9FPR9S9ProokDuAPV3hr9Kk
nyzD1/BNeGZsIvSX65OeIUy+x/J0qy6uaVs6NcMQSJaSqagZsZoZW/muCWExP7fD2t6EhpPi94r5
Z3TLa+gdt72vT4li6C+DhVQVIS9yYezI05L0Of5rRJ8wRDjuma1QrG9MkXfiHXPeoQCsL6sx0w+l
QneRBtb5qJOerToX0shummvq8Zs77munCI1JhrvpFMI5WCKZUmeH0GW1tqz1olB9o2ev6aXGKKIz
5uMM/lgaT08zPU+2BYDDHqPxH1TiTcoYJndeDV4iJjIM5K9E3k2BXShrHab/XptEUbbfYMnZT4pd
Otm6C7Y2r2HFjYdEee6o3Onp38ZbqeFeIddpt2sBLDbCCbAG5lhA7i4WiTfy+m/UbgtKyKvkP9BY
CCuSD8eW6sWL3HHJc2Ne+FWGtEyswcjnpOjcy529/z3xeVEamXgY/O7pPqxDxdOLcncJqPz8z8ek
v0KhqIyp6YHw2+UiRcSqeDW6WIPMQAo+avKN8raY1MYhRdahSs5QGFKl321akH0Ao98vl6OnlJhO
2IaoCXIuxzeGsPqiyo/d9Tf9/OMY0NV7510CWSZMXRtAApl5Kx9f8zPsQz1NNqg43YB0bHYd8M1e
MzzJOaPzs5nO6Ae1Ku82t89JCieXcrnJx82DYt+S3kscfq+8Im/vgJxhgMYnWNTwg45qyBs4nm5l
ZeK4n+eu7c0uHiNZ2TeLvauyFpL83qgWLkbKRVElQChmhP/q6dornPWzqRPvPWR3ws+MmpI9/tjq
XvGBRS6bGLttbvtP/rbInB3VCI4YLDUf4Lz8pl52saciX6Oa5SkVZCr96yX/VO9tz62D73Qs8+UT
Z04rFJQUjq9G5fEvKyNEVIvPUg/C/7HwHmrdTz67UOIxFj4vXQvkEo4nh76fHsF6bp/vQB8vCrgG
3++hsv1eOOjA+TgIgd0uU2ORlkwFaMLaxICkHuBK82iksnHsi4L0w0GATJX5QZdMFSQE3OIOZhdr
CnNoTm6Mp6MGO373ssPxaLfximMvmxfTtUSUrFx00ZANNAHfTTZ0fWJRbbbTKxJPuzZoMnnN7MQD
oEMj3fg+44HwOb3EFHH1zc56TVh0Ay1CKJpYqgfbkx2PHJc9Z/RDmjg1voGnqS6X4W5yFCV2QU3F
D21vUI3Fik68laIWg1F6DjyNcqpZ1S1ZJ89OPHw618Cw2NMBAnCMVh8EGYFhlcFFe66NaSVn4bYq
/iMDiNVAkw2QaYjQocx8C9SeEl5y1WK0tQX+rm57jWgnIRUYN3FZjfPEDj9lvn9CtCTv7Zvc/TbO
kXIJpSXu13WiHcrVnlyQh0jWKSwGFSIpxzpdvC3W2f3iQeXUdOw/5zLkIhTyxLEebJHRMV3u4DmM
q582n/i/vjRMZRsMg8p7R07d4wxkfTLX1+nDWXOFhg3z7AcdXEmU0O3BBTaKHbBPqw13nV1DmDe3
f4oZ7vqQ2jUfPnj4E9ygv3vS3fthExe/w+OrGhZIw7VeZ7n2XHBy5Evwq9vDQ9MYyeH+LaZuMfw5
bbXJlkptdW9KiDsgrc7D+4Jm5GwQ1bRXqlt9RcKbC8Dou5EeGB0TBoRPSePSs2bAxExsaqA17vp3
MjB/wGgzMioHLyegB/ym8bWY7hBiEl5axHe26BWvpdRSEKLwcVthO6crlPw4uEGXWWfbcV+ezDua
plqam1Ub3/yMg7B5FjaXuTw8KnOrRJSpicDzJfuTIxJSx4HiS7UYQTEA6835sU6E96ohKHDyBkk5
2VyWVJD7gqs0oAXyoOPTmhKOz7iUqxfzN838pZyMWt+rGyqCM8DDkf/79+FnIL130JHvqxo4k5e3
bRLzk86VpmQIhuZlizhkLdKwO2BiDSsHZ1ljz3EghOypT3+SWf33WoXcww4vJ+e2eY5Eu8sl6DtP
SinQDVD1ThJav7JipYStaGqnQe0Qpfvlaz/BuyTHvEGSKW3PR+wjOEiEjuLJk6RrS4jLH0/Co6VW
GlBoTHe96Lp547YDmR2hBxOL8XOVasTqPKPUd4HUzp4h4YD/GLSsNFZ94cAH2d+XLGiXyXs8dHs2
/coXfYCI0up1T6EYOqThZ39mKsFpoULpBLB+CXDxAenLUI4V2o8j88k5361G18p88GFa5/oPv4p0
pw4NcynYCWfV170kfhKjv1r6UrW7gO+JZh8UZJNJc0aV5gmE0gkKGMxik9qz1hM1/zhluKAzta0H
/0Q9q2jPkBcBL+g9Ok0MTovUyhjL0p8RW74ybIZHRtqfi5nug5EXpzwGzAGUc9+KH4Jqht2pZNUI
HgrySAqpgRqh6DUdV3BIzaSrcf7wYS8Wex+9VopQ7RXxBsELjjf5brvgdP+WwBZr5lkJRiSbxPNU
J5teqlpK3iygfhiKukvCZdChBCVN7JOsfFsbGKK+RbNlc/IOVKSqltXllamc/Kyc544qbe8xhafj
Pzj57LNOig3N9EEkUZ11Ubhsq8CE6gkWdr3ueiuZ50VLvnzVAynVCNtrFBEs4+ReDMGc9ooiRW0P
D8nqDI0q+I4RGeqHYFmyjO+a47/l91wzmVd/HZPmuGkTxXsBDqBvcuZEWQfQhp/sGPLTKMGpIQsm
4/nnrGwtfKUyBLf8LnZM0Rz/F+PSuhQxIxyVGQY0nge7o4pFJbSlNBqEqn2alY5VmBzD3hpUtknk
EZRIcQ1zzzb/5duWh6Zy0rb5x5xfy/IyDpfCCfPkZ+r3qKD+c+7mLg8vBXHkTvSKl0igiymsfFCQ
MeFUm0jZsmbeoBgbTzbWgDlwHKxj5IwjGB96wcAVEKCak4aFI1zLrtghg/v1/Nh2k0CaZAsb43LS
DOVWvDWcN4a2olMdZgr36s1jQLzUgtdNIIrpZVL3qXJHiC9TQgeUAsbTSSbRSIr5nAcqSMq8a3s5
VPD6jkN4T3TPDvj1pnI45aJEgW22EaLIitZyJVz0Ice2rGX2HyaRcDHLN7M5sdojbMtFNetPuQKF
J+DJypjMIaiSUpl6SBBeCOLUsDwdPPpKloNOii0ITvclJteFlkurOy57Z9dCSxwXzc19RBd0aQyC
yPzVZxcIsI2PCPVGPHN5b5c/GLuXYIg02/3vko6KotpzdjNd9kY9AUbv2J/YhjhbsEaO1qNOg1L9
Is2//P4/SKMFCgvSI3qTkvtcOiidzVqM9xcu9bSRU6gk1hwuz838H8gF/MALqIV80zbJeWdGPr11
tgbif4VP5EBzhfi6VqFZWCPBTN7+qP+dIUAW9D3t6XszGeInHflwsTOwmj0YLzGEqYDHqQxVUnIR
8aybv62Fh9Dgww1ofOV0SWGSGIKJy/U/+xpSgC0eoMfHchrK2445kVWJrek5pJgrOyzbt5jH1iwC
PTSlwkm8QOem4IMz49Yr6ODQ/egMrQ6+c/5kg/UNR3FMv02MNweYkeDvDGpUBCBY6tcJQ21Cfp9N
gXTCPzXuynsTISrL8MtxfsVPkV3o4sjLgKTt4ov9nl/Sa2drR+PE1V3S1zkGDr8lZr7Dh1zepVQ5
+NY6azx7tiNxc9OYCbx/EAzaQaAcgaz6eRavvlaIxM1ZmlSyriDLWjcj2Ip1u4TJeVowgpUBIoYi
FJmTs45TQwBv6qL177JY+WnLbO7lh8EQ0vy7Hfe6/zQddZ4vq7dDHgyRSYAv8uLhm/MBcAYM0Caq
IihQ9EpC6rasQA4kitlQa+2W9P1tYiMing8D5uTvvCDQnTlbNpLZeWfsF4vK4dkNTg3Ir6ISVoJd
M+51ZchcxB5PPHIwfZsUU2uhABGK7urzde6dEjOpvxj/gLtUi7IIKRL4AtaE/cf1Zcjzch5Rn6ik
rONaO916GQ0jBerveSeDdnPtOustTnoVe0k13VlWQPOJv0bu2gzK+vvB7g1fSdf80OWp+m8POxcX
cEnBXrAa2OdHb4TpBLXWGEq3IuNi0Ny7k7ez4VhU8oTChC2HdU307OzAnWtsRDvtAugav599db1Y
g7J/Vndq8arDTFz1kMyfZravLsws/shJPSo6albEuIvOf9CsNjgFWPNQ/CHRPM4CaOJKJ9E7kEqQ
6gpxZz/KWHvSeiN57LZ1himpPhxcY4e2USSkhkV62/+i4bV5Tck2idu7yCudEwG5allj1a73lGVr
pOBHUPP4UR51zmJzdQoN4qwVeMi59t2AZwFTW6pJMTX0MR/UdWMlnS09VZvmEltaWvRKM/pf495Z
1I61xYrIbpX5uWAFHAyI2qWEKmEcyO8HP3c09dvOLYMB1TCH1zL1wucJTYr7qksiN7PcKa4j1VMG
hDIFyH+5QsUdu56O5vIi4I6HXYzplrUuzJdx5RVbdPFrrfShXifeES9xv9HR8EQnYMvWU0K8wt/4
DX/kaSpdXm5QvDsJspqVR5W+NMRNNG2nAothO+46Ro1N2JaIn++T/4uXw2A4LZdp8UenqQbIyuf3
EsCYzO2gRFQ8u5YPw8GlTfDej8OXDuAEZfurbElx7YEjOn7aU3cSk7lYfXFtntSOUx9brG3wkMnl
M34Zd8vydLrqL4XFSrW/zatQlIj+Pp71T1o3C7etw8LqpVOVcuBwy/v490R+vqdFacbkxNcBTQfn
M9WBkHOGsXDjY+bcwQ/FDNj6R4FkBlzTOemqNc5dSGalzKwFYX8vX7Q6UOvuV1tL9HhvQeastEEP
atLx+irnlrLwn5039fCZtEQuCv46rojKKWUze4TloRcMglAKpLjLOnZF7Q/1gGkEpxp3zhOl0Jt6
P7Df0TsbnRDY7iAJ+g9TqyV4eZ4MiLbBiXmd1nQ3qb6pzhIK5UopKyXNYSWOfYL6mAprH6iq9EWF
vJ5Epp6PlAT8gsgmxXChF3UeS5NQyH+5MXSUM298E/njVYtpVNWlYwyVbOR1xSThv2PZUDOu3L5U
IDl1C6D4yYx0Ee/mUfqZQNL3rAqE0ke4vGJTRDr79nbbhr5CIhlqDDUsyY9TVaWJ6jAgNQpbTZ10
k4lMYLy03Tc/XpC9Z/RpmwoPwMsGqPVJPnOGldVF4h04JBgBbctVQurv1NAI9lJd2xvWEeltmrLf
QUiWJapmm8PDgmx8ds6YOsReoVtXnvFifvV0kMqwpT7ZB78docemx0UbESXbGW+mimg=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_MULTI_GT is
  port (
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_out_clk : out STD_LOGIC;
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sync_clk_out : in STD_LOGIC;
    rst_in_out_reg_1 : in STD_LOGIC;
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_MULTI_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_MULTI_GT is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \^gt_rxpmaresetdone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gtwiz_userclk_rx_active_out : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in_r : STD_LOGIC;
  signal \^gtwiz_userclk_rx_usrclk_out\ : STD_LOGIC;
  signal gtwiz_userclk_tx_active_in : STD_LOGIC;
  signal gtx_rx_pcsreset_comb : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC;
  signal ultrascale_rx_userclk_n_1 : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_gt_i_n_86 : STD_LOGIC;
  signal NLW_zynq_bd_C2C2_PHY_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_zynq_bd_C2C2_PHY_0_gt_i_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_zynq_bd_C2C2_PHY_0_gt_i_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_zynq_bd_C2C2_PHY_0_gt_i_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_zynq_bd_C2C2_PHY_0_gt_i_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_zynq_bd_C2C2_PHY_0_gt_i_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_zynq_bd_C2C2_PHY_0_gt_i_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[8]_i_1\ : label is "soft_lutpair150";
  attribute inverted : string;
  attribute inverted of \fabric_pcs_rst_extend_cntr_reg[9]_inv\ : label is "yes";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ultrascale_rx_userclk : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ultrascale_rx_userclk : label is "soft";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of ultrascale_rx_userclk : label is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of ultrascale_rx_userclk : label is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of ultrascale_rx_userclk : label is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair155";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zynq_bd_C2C2_PHY_0_gt_i : label is "zynq_bd_C2C2_PHY_0_gt,zynq_bd_C2C2_PHY_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings of zynq_bd_C2C2_PHY_0_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zynq_bd_C2C2_PHY_0_gt_i : label is "zynq_bd_C2C2_PHY_0_gt_gtwizard_top,Vivado 2023.2";
begin
  AR(0) <= \^ar\(0);
  E(0) <= \^e\(0);
  gt_rxpmaresetdone(0) <= \^gt_rxpmaresetdone\(0);
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk_out\;
  \out\(0) <= \^out\(0);
\fabric_pcs_rst_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\fabric_pcs_rst_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\fabric_pcs_rst_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__1\(2)
    );
\fabric_pcs_rst_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__1\(3)
    );
\fabric_pcs_rst_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__1\(4)
    );
\fabric_pcs_rst_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__1\(5)
    );
\fabric_pcs_rst_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__1\(6)
    );
\fabric_pcs_rst_extend_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => \p_0_in__1\(7)
    );
\fabric_pcs_rst_extend_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      O => \p_0_in__1\(8)
    );
\fabric_pcs_rst_extend_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\
    );
\fabric_pcs_rst_extend_cntr[9]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I2 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => \p_0_in__1\(9)
    );
\fabric_pcs_rst_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(0),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\
    );
\fabric_pcs_rst_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(1),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\
    );
\fabric_pcs_rst_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(2),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\
    );
\fabric_pcs_rst_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(3),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\
    );
\fabric_pcs_rst_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(4),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\
    );
\fabric_pcs_rst_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(5),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\
    );
\fabric_pcs_rst_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(6),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\
    );
\fabric_pcs_rst_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(7),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\
    );
\fabric_pcs_rst_extend_cntr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(8),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\
    );
\fabric_pcs_rst_extend_cntr_reg[9]_inv\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      D => \p_0_in__1\(9),
      PRE => mmcm_not_locked_out2,
      Q => \^e\(0)
    );
gtwiz_userclk_rx_reset_in_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt_rxpmaresetdone\(0),
      O => gtwiz_userclk_rx_reset_in
    );
gtwiz_userclk_rx_reset_in_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gtwiz_userclk_rx_reset_in,
      Q => gtwiz_userclk_rx_reset_in_r,
      R => '0'
    );
ultrascale_rx_userclk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_ultrascale_rx_userclk
     port map (
      gtwiz_reset_clk_freerun_in => '0',
      gtwiz_userclk_rx_active_out => gtwiz_userclk_rx_active_out,
      gtwiz_userclk_rx_reset_in => gtwiz_userclk_rx_reset_in_r,
      gtwiz_userclk_rx_srcclk_in => zynq_bd_C2C2_PHY_0_gt_i_n_86,
      gtwiz_userclk_rx_usrclk2_out => ultrascale_rx_userclk_n_1,
      gtwiz_userclk_rx_usrclk_out => \^gtwiz_userclk_rx_usrclk_out\,
      lopt => lopt_4,
      lopt_1 => lopt_5,
      lopt_2 => lopt_6
    );
\usrclk_rx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__10\(0)
    );
\usrclk_rx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__10\(1)
    );
\usrclk_rx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__10\(2)
    );
\usrclk_rx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__10\(3)
    );
\usrclk_rx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__10\(4)
    );
\usrclk_rx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__10\(5)
    );
\usrclk_rx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__10\(6)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => gtx_rx_pcsreset_comb
    );
\usrclk_rx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__10\(7)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_userclk_rx_active_out,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_rx_active_in_extend_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\
    );
\usrclk_rx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(0),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_rx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(1),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_rx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(2),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_rx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(3),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_rx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(4),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_rx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(5),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_rx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(6),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_rx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(7),
      Q => \^out\(0)
    );
\usrclk_tx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\usrclk_tx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\usrclk_tx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\usrclk_tx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__2\(3)
    );
\usrclk_tx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\usrclk_tx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\usrclk_tx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__2\(6)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^e\(0),
      I1 => gtwiz_userclk_tx_active_in,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\
    );
\usrclk_tx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      I1 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      O => \p_0_in__2\(7)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_tx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(0),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_tx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(1),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_tx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(2),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_tx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(3),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_tx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(4),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_tx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(5),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_tx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(6),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_tx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(7),
      Q => gtwiz_userclk_tx_active_in
    );
zynq_bd_C2C2_PHY_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_gt
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15 downto 0) => gt_dmonitorout(15 downto 0),
      drpaddr_in(9 downto 0) => gt0_drpaddr(9 downto 0),
      drpclk_in(0) => init_clk,
      drpdi_in(15 downto 0) => gt0_drpdi(15 downto 0),
      drpdo_out(15 downto 0) => gt0_drpdo(15 downto 0),
      drpen_in(0) => gt0_drpen,
      drprdy_out(0) => gt0_drprdy,
      drpwe_in(0) => gt0_drpwe,
      eyescandataerror_out(0) => gt_eyescandataerror(0),
      eyescanreset_in(0) => gt_eyescanreset(0),
      eyescantrigger_in(0) => gt_eyescantrigger(0),
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gt_powergood(0),
      gtrefclk0_in(0) => refclk1_in,
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_zynq_bd_C2C2_PHY_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => rst_in_out_reg_0,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => rst_in_out_reg,
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => \^out\(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in,
      gtwiz_userclk_tx_reset_in(0) => \^ar\(0),
      gtwiz_userdata_rx_out(31 downto 0) => D(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\(63 downto 0),
      loopback_in(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => gtwiz_userclk_rx_reset_in_r,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      pcsrsvdin_in(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      rxbufreset_in(0) => gt_rxbufreset(0),
      rxbufstatus_out(2 downto 0) => gt_rxbufstatus(2 downto 0),
      rxcdrhold_in(0) => gt_rxcdrhold(0),
      rxcdrovrden_in(0) => gt_rxcdrovrden_in,
      rxdatavalid_out(1) => NLW_zynq_bd_C2C2_PHY_0_gt_i_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => gt_rxdfelpmreset(0),
      rxgearboxslip_in(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\(0),
      rxheader_out(5 downto 2) => NLW_zynq_bd_C2C2_PHY_0_gt_i_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\(1 downto 0),
      rxheadervalid_out(1) => NLW_zynq_bd_C2C2_PHY_0_gt_i_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => gt_rxlpmen(0),
      rxoutclk_out(0) => zynq_bd_C2C2_PHY_0_gt_i_n_86,
      rxpcsreset_in(0) => gt_rxpcsreset(0),
      rxpmareset_in(0) => gt_rxpmareset(0),
      rxpmaresetdone_out(0) => \^gt_rxpmaresetdone\(0),
      rxpolarity_in(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      rxprbscntreset_in(0) => gt_rxprbscntreset(0),
      rxprbserr_out(0) => gt_rxprbserr(0),
      rxprbssel_in(3 downto 0) => gt_rxprbssel(3 downto 0),
      rxresetdone_out(0) => gt_rxresetdone(0),
      rxstartofseq_out(1 downto 0) => NLW_zynq_bd_C2C2_PHY_0_gt_i_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxusrclk2_in(0) => ultrascale_rx_userclk_n_1,
      rxusrclk_in(0) => \^gtwiz_userclk_rx_usrclk_out\,
      txbufstatus_out(1 downto 0) => gt_txbufstatus(1 downto 0),
      txdiffctrl_in(4 downto 0) => gt_txdiffctrl(4 downto 0),
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => Q(1 downto 0),
      txinhibit_in(0) => gt_txinhibit(0),
      txoutclk_out(0) => tx_out_clk,
      txoutclkfabric_out(0) => NLW_zynq_bd_C2C2_PHY_0_gt_i_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_zynq_bd_C2C2_PHY_0_gt_i_txoutclkpcs_out_UNCONNECTED(0),
      txpcsreset_in(0) => gt_txpcsreset(0),
      txpmareset_in(0) => gt_txpmareset(0),
      txpmaresetdone_out(0) => txpmaresetdone_out,
      txpolarity_in(0) => gt_txpolarity(0),
      txpostcursor_in(4 downto 0) => gt_txpostcursor(4 downto 0),
      txprbsforceerr_in(0) => gt_txprbsforceerr(0),
      txprbssel_in(3 downto 0) => gt_txprbssel(3 downto 0),
      txprecursor_in(4 downto 0) => gt_txprecursor(4 downto 0),
      txresetdone_out(0) => gt_txresetdone(0),
      txsequence_in(6 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(6 downto 0),
      txusrclk2_in(0) => rst_in_out_reg_1,
      txusrclk_in(0) => sync_clk_out
    );
zynq_bd_C2C2_PHY_0_gt_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out,
      O => \^ar\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_fifo_gen_master is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_fifo_gen_master : entity is "zynq_bd_C2C2_PHY_0_fifo_gen_master,fifo_generator_v13_2_9,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_fifo_gen_master : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_fifo_gen_master : entity is "fifo_generator_v13_2_9,Vivado 2023.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_fifo_gen_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_fifo_gen_master is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 72;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 72;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 12;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 450;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 449;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  dout(71) <= \<const0>\;
  dout(70) <= \<const0>\;
  dout(69) <= \<const0>\;
  dout(68) <= \^dout\(68);
  dout(67) <= \<const0>\;
  dout(66) <= \<const0>\;
  dout(65 downto 0) <= \^dout\(65 downto 0);
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_9
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 69) => NLW_U0_dout_UNCONNECTED(71 downto 69),
      dout(68) => \^dout\(68),
      dout(67 downto 66) => NLW_U0_dout_UNCONNECTED(67 downto 66),
      dout(65 downto 0) => \^dout\(65 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    do_rd_en_i : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    ILLEGAL_BTF_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    wr_err_rd_clk_sync_reg_0 : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    rxfsm_reset_i : out STD_LOGIC;
    \LINK_RESET_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LINK_RESET_OUT0 : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    START_CB_WRITES_OUT : out STD_LOGIC;
    ANY_VLD_BTF_FLAG : out STD_LOGIC;
    srst : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d5_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    CC_RXLOSSOFSYNC_OUT_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_btf_detect_c : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    HARD_ERR_reg : in STD_LOGIC;
    gt_txbufstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_usr_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    allow_block_sync_propagation_reg : in STD_LOGIC;
    LINK_RESET_OUT_reg : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    FINAL_GATER_FOR_FIFO_DIN_reg_0 : in STD_LOGIC;
    \wr_monitor_flag_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valid_btf_detect_extend_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    START_CB_WRITES_OUT_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal \^any_vld_btf_flag\ : STD_LOGIC;
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN0 : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal SOFT_ERR_i_2_n_0 : STD_LOGIC;
  signal \^start_cb_writes_out\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_3_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_4_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_5_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_6_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_7_n_0 : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal \^do_rd_en_i\ : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_2_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_3_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_4_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_5_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_i_1_n_0 : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_c : STD_LOGIC;
  signal master_do_rd_en_q : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_2_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[5]_i_1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FINAL_GATER_FOR_FIFO_DIN_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_3 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_4 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of RXDATAVALID_IN_REG_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of SOFT_ERR_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of SOFT_ERR_i_2 : label is "soft_lutpair32";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of do_wr_en_i_2 : label is "soft_lutpair29";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of master_do_rd_en_q_reg : label is "no";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \master_fifo.data_fifo\ : label is "zynq_bd_C2C2_PHY_0_fifo_gen_master,fifo_generator_v13_2_9,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \master_fifo.data_fifo\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \master_fifo.data_fifo\ : label is "fifo_generator_v13_2_9,Vivado 2023.2";
  attribute inverted : string;
  attribute inverted of new_underflow_flag_c_reg_inv : label is "yes";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of rxfsm_reset_i_inferred_i_1 : label is "soft_lutpair30";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute SHREG_EXTRACT of valid_btf_detect_reg : label is "no";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wait_for_wr_en[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_for_wr_en[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_for_wr_en[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wait_for_wr_en[5]_i_2\ : label is "soft_lutpair25";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 ";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_2\ : label is "soft_lutpair31";
  attribute SHREG_EXTRACT of wr_err_rd_clk_sync_reg : label is "no";
  attribute SOFT_HLUTNM of \wr_monitor_flag[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_2\ : label is "soft_lutpair27";
begin
  ANY_VLD_BTF_FLAG <= \^any_vld_btf_flag\;
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  START_CB_WRITES_OUT <= \^start_cb_writes_out\;
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  do_rd_en_i <= \^do_rd_en_i\;
  dout(65 downto 0) <= \^dout\(65 downto 0);
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => any_vld_btf_fifo_din_detect_dlyd,
      I2 => \^any_vld_btf_flag\,
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => \^any_vld_btf_flag\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => SR(0)
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => SR(0)
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => SR(0)
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i,
      S => CC_RXLOSSOFSYNC_OUT_reg_0
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_c,
      Q => CC_detect_dlyd1,
      R => SR(0)
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => SR(0)
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \^bit_err_chan_bond_i\,
      I1 => new_do_wr_en,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(3),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAEAEB"
    )
        port map (
      I0 => \wr_monitor_flag_reg[3]_0\(0),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => link_reset_0_c,
      I1 => allow_block_sync_propagation_reg,
      I2 => hard_err_rst_int,
      O => \LINK_RESET_reg[0]_0\(0)
    );
HARD_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => rxbuferr_out_i(1),
      I1 => rxbuferr_out_i(0),
      I2 => HARD_ERR_reg,
      I3 => gt_txbufstatus(0),
      I4 => enable_err_detect_i,
      O => wr_err_rd_clk_sync_reg_0
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3_n_0\,
      I4 => \LINK_RESET[0]_i_4_n_0\,
      I5 => \LINK_RESET[0]_i_5_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LINK_RESET_OUT_reg,
      I1 => link_reset_0_c,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_0_c,
      R => '0'
    );
RXDATAVALID_IN_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => master_do_rd_en_q,
      I1 => p_0_in4_in,
      O => rxdatavalid_i
    );
\RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SOFT_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBF0000"
    )
        port map (
      I0 => illegal_btf_i,
      I1 => hold_reg,
      I2 => \^dout\(65),
      I3 => \^dout\(64),
      I4 => SOFT_ERR_i_2_n_0,
      O => ILLEGAL_BTF_reg
    );
SOFT_ERR_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => master_do_rd_en_q,
      I2 => enable_err_detect_i,
      O => SOFT_ERR_i_2_n_0
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => START_CB_WRITES_OUT_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^start_cb_writes_out\,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => \^start_cb_writes_out\,
      R => SR(0)
    );
any_vld_btf_fifo_din_detect_dlyd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0,
      I1 => SR(0),
      I2 => wait_for_wr_en_wr4(3),
      I3 => wait_for_wr_en_wr4(1),
      O => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0,
      O => any_vld_btf_fifo_din_detect
    );
any_vld_btf_fifo_din_detect_dlyd_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(2),
      I1 => wait_for_wr_en_wr4(4),
      I2 => wait_for_wr_en_wr4(5),
      I3 => wait_for_wr_en_wr4(0),
      O => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in0_in,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => SR(0)
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_15\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(6) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(5) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(4) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \count_for_reset_r_reg[0]_i_2_n_8\,
      O(6) => \count_for_reset_r_reg[0]_i_2_n_9\,
      O(5) => \count_for_reset_r_reg[0]_i_2_n_10\,
      O(4) => \count_for_reset_r_reg[0]_i_2_n_11\,
      O(3) => \count_for_reset_r_reg[0]_i_2_n_12\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_13\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_14\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_15\,
      S(7 downto 1) => count_for_reset_r_reg(7 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_13\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_12\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_11\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_10\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_9\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_8\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_15\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[16]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[16]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[16]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[16]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[16]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(23 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_14\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_13\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_12\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_14\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_11\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_10\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_9\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_8\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_13\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_12\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_11\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_10\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_9\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_8\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_15\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(6) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[8]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[8]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[8]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[8]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[8]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(15 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_14\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
do_rd_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c,
      Q => \^do_rd_en_i\,
      R => do_rd_en
    );
do_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => FINAL_GATER_FOR_FIFO_DIN0,
      I1 => p_1_in,
      I2 => overflow_flag_c,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      I4 => \^final_gater_for_fifo_din_i\,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      O => FINAL_GATER_FOR_FIFO_DIN0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
first_cb_to_write_to_fifo_dlyd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => first_cb_to_write_to_fifo_dlyd_i_2_n_0,
      I4 => first_cb_to_write_to_fifo_dlyd_i_3_n_0,
      O => first_cb_to_write_to_fifo
    );
first_cb_to_write_to_fifo_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => first_cb_to_write_to_fifo_dlyd_i_4_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_2_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => first_cb_to_write_to_fifo_dlyd_i_5_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_3_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => first_cb_to_write_to_fifo_dlyd_i_4_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => first_cb_to_write_to_fifo_dlyd_i_5_n_0
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => SR(0)
    );
hard_err_usr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => hard_err_usr_reg,
      I1 => rxbuferr_out_i(1),
      I2 => rxbuferr_out_i(0),
      I3 => HARD_ERR_reg,
      I4 => channel_up_tx_if,
      I5 => gt_txbufstatus(0),
      O => hard_err_usr0
    );
hold_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_rd_en_i\,
      I1 => hold_reg,
      O => hold_reg_i_1_n_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => hold_reg_i_1_n_0,
      Q => hold_reg,
      R => CC_RXLOSSOFSYNC_OUT_reg_0
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => \out\,
      Q => master_do_rd_en_q,
      R => cbcc_fifo_reset_rd_clk
    );
\master_fifo.data_fifo\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_fifo_gen_master
     port map (
      din(71 downto 32) => en32_fifo_din_i(79 downto 40),
      din(31 downto 0) => en32_fifo_din_i(31 downto 0),
      dout(71 downto 69) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(71 downto 69),
      dout(68) => p_0_in4_in,
      dout(67 downto 66) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(67 downto 66),
      dout(65 downto 0) => \^dout\(65 downto 0),
      empty => underflow_flag_c,
      full => overflow_flag_c,
      overflow => wr_err_c,
      prog_empty => buffer_too_empty_c,
      prog_full => \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\,
      rd_clk => s_level_out_d5_reg,
      rd_en => \out\,
      rd_rst_busy => \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\,
      srst => srst,
      underflow => rd_err_c,
      wr_clk => gtwiz_userclk_rx_usrclk_out,
      wr_en => new_do_wr_en,
      wr_rst_busy => \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_1_in,
      Q => p_0_in0_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_i(0),
      R => do_rd_en
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => allow_block_sync_propagation_reg,
      I1 => LINK_RESET_OUT_reg,
      I2 => link_reset_0_c,
      I3 => hard_err_rst_int,
      O => rxfsm_reset_i
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
u_cdc_overflow_flag_c: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      full => overflow_flag_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_cdc_rxlossofsync_in: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_50\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      s_level_out_d5_reg_1 => s_level_out_d5_reg
    );
u_cdc_wr_err_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized3_51\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      overflow => wr_err_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_rst_sync_btf_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_52\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg5_reg_0 => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1_n_0\
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      O => \wait_for_rd_en[1]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wait_for_rd_en(1),
      I1 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_2_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[0]_i_1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[1]_i_1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[2]_i_2_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      O => \p_0_in__8\(0)
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      O => \p_0_in__8\(1)
    );
\wait_for_wr_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(2),
      O => \p_0_in__8\(2)
    );
\wait_for_wr_en[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wait_for_wr_en_reg(1),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(2),
      I3 => wait_for_wr_en_reg(3),
      O => \p_0_in__8\(3)
    );
\wait_for_wr_en[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wait_for_wr_en_reg(2),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(1),
      I3 => wait_for_wr_en_reg(3),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__8\(4)
    );
\wait_for_wr_en[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(5),
      O => \wait_for_wr_en[5]_i_1_n_0\
    );
\wait_for_wr_en[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wait_for_wr_en_reg(3),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(0),
      I3 => wait_for_wr_en_reg(2),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__8\(5)
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(0),
      Q => wait_for_wr_en_reg(0),
      R => SR(0)
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(1),
      Q => wait_for_wr_en_reg(1),
      R => SR(0)
    );
\wait_for_wr_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(2),
      Q => wait_for_wr_en_reg(2),
      R => SR(0)
    );
\wait_for_wr_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(3),
      Q => wait_for_wr_en_reg(3),
      R => SR(0)
    );
\wait_for_wr_en_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(4),
      Q => wait_for_wr_en_reg(4),
      R => SR(0)
    );
\wait_for_wr_en_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(5),
      Q => wait_for_wr_en_reg(5),
      R => SR(0)
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(2),
      Q => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(3),
      Q => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(4),
      Q => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(5),
      Q => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(2),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(3),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(4),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(5),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F0F0F0F0"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => do_wr_en,
      I3 => first_cb_to_write_to_fifo_dlyd,
      I4 => p_1_in,
      I5 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => SR(0)
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => SR(0)
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => SR(0)
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => SR(0)
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => SR(0)
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => SR(0)
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => SR(0)
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => SR(0)
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => SR(0)
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => SR(0)
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => SR(0)
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => SR(0)
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => SR(0)
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => SR(0)
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => SR(0)
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => SR(0)
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => SR(0)
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => SR(0)
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => SR(0)
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => SR(0)
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => SR(0)
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => SR(0)
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => SR(0)
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => SR(0)
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => SR(0)
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => SR(0)
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => SR(0)
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => SR(0)
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => SR(0)
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => p_0_in0_in,
      Q => wdth_conv_1stage(36),
      R => SR(0)
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => SR(0)
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => SR(0)
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => SR(0)
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => SR(0)
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => SR(0)
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => SR(0)
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => SR(0)
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => SR(0)
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => SR(0)
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => SR(0)
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => SR(0)
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => SR(0)
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => SR(0)
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => SR(0)
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => SR(0)
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => SR(0)
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => SR(0)
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => SR(0)
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => SR(0)
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => SR(0)
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => SR(0)
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => SR(0)
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => SR(0)
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => SR(0)
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => SR(0)
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => SR(0)
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => SR(0)
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => SR(0)
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => SR(0)
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => SR(0)
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => SR(0)
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => SR(0)
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => SR(0)
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => SR(0)
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => SR(0)
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => SR(0)
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => SR(0)
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => SR(0)
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => SR(0)
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => SR(0)
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => SR(0)
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => SR(0)
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => SR(0)
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => SR(0)
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => SR(0)
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => SR(0)
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => SR(0)
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => SR(0)
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => SR(0)
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => SR(0)
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => SR(0)
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => SR(0)
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => SR(0)
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => SR(0)
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => SR(0)
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => SR(0)
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => SR(0)
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => SR(0)
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => SR(0)
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => SR(0)
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => SR(0)
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => SR(0)
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => SR(0)
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => SR(0)
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => SR(0)
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => SR(0)
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => SR(0)
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => SR(0)
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => SR(0)
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => SR(0)
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => SR(0)
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => SR(0)
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => SR(0)
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => SR(0)
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => SR(0)
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => SR(0)
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => SR(0)
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => SR(0)
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => SR(0)
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => SR(0)
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => SR(0)
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => SR(0)
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => SR(0)
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => SR(0)
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => SR(0)
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => SR(0)
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => SR(0)
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => SR(0)
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => SR(0)
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => SR(0)
    );
\wdth_conv_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\wdth_conv_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      O => \wdth_conv_count[1]_i_1_n_0\
    );
\wdth_conv_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => bit80_prsnt,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => p_2_in(1)
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => p_2_in(0),
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => p_2_in(1),
      Q => bit80_prsnt,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__9\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__9\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__9\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222A2A2A"
    )
        port map (
      I0 => new_do_wr_en,
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      O => wr_monitor_flag
    );
\wr_monitor_flag[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__9\(3)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(0),
      Q => wr_monitor_flag_reg(0),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(1),
      Q => wr_monitor_flag_reg(1),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(2),
      Q => wr_monitor_flag_reg(2),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(3),
      Q => wr_monitor_flag_reg(3),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_WRAPPER is
  port (
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : out STD_LOGIC;
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_out_clk : out STD_LOGIC;
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    gt_pll_lock : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    RX_NEG_OUT_reg_0 : out STD_LOGIC;
    \txseq_counter_i_reg[1]_0\ : out STD_LOGIC;
    TXDATAVALID_IN : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    ILLEGAL_BTF_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    wr_err_rd_clk_sync_reg : out STD_LOGIC;
    tx_dst_rdy_n_r0 : out STD_LOGIC;
    hold_reg_reg : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rst_in_out_reg : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sync_clk_out : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg : in STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_reset_i : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    Q : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    hard_err_usr_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    do_cc_r : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[24]\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_WRAPPER;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_WRAPPER is
  signal ANY_VLD_BTF_FLAG : STD_LOGIC;
  signal CB_detect : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal \^clk\ : STD_LOGIC;
  signal FSM_RESETDONE_j : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal HPCNT_RESET_IN : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal \^rx_neg_out_reg_0\ : STD_LOGIC;
  signal START_CB_WRITES_OUT : STD_LOGIC;
  signal \TX_DATA[63]_i_3_n_0\ : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal allow_block_sync_propagation : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal cb_bit_err_out : STD_LOGIC;
  signal cbcc_data_srst : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal cdr_reset_fsm_cntr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_i_1_n_0 : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_reg_n_0 : STD_LOGIC;
  signal common_reset_cbcc_i_n_1 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_36 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal fsm_resetdone_initclk : STD_LOGIC;
  signal fsm_resetdone_to_rxreset_in : STD_LOGIC;
  signal \^gt_cplllock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gt_cplllock_j : STD_LOGIC;
  signal \^gt_rxbufstatus\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gt_txbufstatus\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gtwiz_userclk_rx_active_in : STD_LOGIC;
  signal hard_err_cntr_r : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal hard_err_cntr_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hard_err_rst_int : STD_LOGIC;
  signal hard_err_rst_int0 : STD_LOGIC;
  signal hard_err_rst_int_i_4_n_0 : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal hard_err_usr0 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in_1 : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 52 to 52 );
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pre_r1_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r1_rxdatavalid_i : STD_LOGIC;
  signal pre_r1_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r1_rxheadervalid_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal reset_initclk : STD_LOGIC;
  signal rx_elastic_buf_err : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_fsm_resetdone_i_i : STD_LOGIC;
  signal rx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_ii : signal is "true";
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdatavalid_i_0 : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambler_64b66b_gtx0_i_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_ii : signal is "true";
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txdatavalid_symgen_i\ : STD_LOGIC;
  signal \txseq_counter_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_3_n_0\ : STD_LOGIC;
  signal txseq_counter_i_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_cdc__check_polarity_n_0\ : STD_LOGIC;
  signal u_cdc_hard_err_init_n_1 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_initclk_n_1 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_gtx_reset_comb_n_0 : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal valid_btf_detect_c : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_3\ : label is "soft_lutpair167";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of data_v_r_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of extend_cc_r_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of hard_err_rst_int_i_3 : label is "soft_lutpair163";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of pos_rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pos_rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of pos_rxheadervalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of pre_r1_rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of pre_r1_rxheadervalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of rxheadervalid_i_reg : label is "no";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \txseq_counter_i[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \txseq_counter_i[4]_i_1\ : label is "soft_lutpair156";
begin
  CLK <= \^clk\;
  RX_NEG_OUT_reg_0 <= \^rx_neg_out_reg_0\;
  gt_cplllock(0) <= \^gt_cplllock\(0);
  gt_rxbufstatus(2 downto 0) <= \^gt_rxbufstatus\(2 downto 0);
  gt_txbufstatus(1 downto 0) <= \^gt_txbufstatus\(1 downto 0);
  in0 <= \^in0\;
  txdatavalid_symgen_i <= \^txdatavalid_symgen_i\;
FSM_RESETDONE_j_reg: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \^in0\,
      Q => FSM_RESETDONE_j,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => allow_block_sync_propagation,
      I1 => cdr_reset_fsm_lnkreset,
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I1 => cdr_reset_fsm_cntr_r(7),
      I2 => cdr_reset_fsm_cntr_r(6),
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(5),
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => '0',
      Q => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      S => p_2_in_1
    );
\FSM_onehot_cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      Q => cdr_reset_fsm_lnkreset,
      R => p_2_in_1
    );
\FSM_onehot_cdr_reset_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\,
      Q => allow_block_sync_propagation,
      R => p_2_in_1
    );
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => link_reset_out,
      R => '0'
    );
PLLLKDET_OUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gt_cplllock\(0),
      I1 => rx_fsm_resetdone_ii,
      I2 => tx_fsm_resetdone_ii,
      O => gt_pll_lock
    );
RX_NEG_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => \u_cdc__check_polarity_n_0\,
      Q => \^rx_neg_out_reg_0\,
      R => '0'
    );
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txdatavalid_symgen_i\,
      I1 => rst_pma_init_usrclk,
      O => stg5_reg
    );
\TX_DATA[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      O => \^txdatavalid_symgen_i\
    );
\TX_DATA[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => txseq_counter_i_reg(5),
      I1 => txseq_counter_i_reg(4),
      I2 => txseq_counter_i_reg(2),
      I3 => txseq_counter_i_reg(3),
      I4 => txseq_counter_i_reg(6),
      I5 => txseq_counter_i_reg(0),
      O => \TX_DATA[63]_i_3_n_0\
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => allow_block_sync_propagation,
      Q => allow_block_sync_propagation_reg_n_0,
      R => p_2_in_1
    );
block_sync_sm_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_BLOCK_SYNC_SM
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      rxheadervalid_i => rxheadervalid_i
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => blocksync_out_i,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_RXLOSSOFSYNC_OUT_reg_0 => common_reset_cbcc_i_n_1,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      FINAL_GATER_FOR_FIFO_DIN_reg_0 => all_start_cb_writes_i,
      HARD_ERR_reg => rx_elastic_buf_err,
      ILLEGAL_BTF_reg => ILLEGAL_BTF_reg,
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      LINK_RESET_OUT_reg => cdr_reset_fsm_lnkreset_reg_n_0,
      \LINK_RESET_reg[0]_0\(0) => p_2_in_1,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      START_CB_WRITES_OUT_reg_0 => all_vld_btf_flag_i,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      allow_block_sync_propagation_reg => rst_in_out_reg,
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      channel_up_tx_if => channel_up_tx_if,
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      do_rd_en_i => do_rd_en_i,
      dout(65 downto 0) => dout(65 downto 0),
      enable_err_detect_i => enable_err_detect_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      gt_txbufstatus(0) => \^gt_txbufstatus\(1),
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr_reg => hard_err_usr_reg_0,
      hold_reg_reg_0 => hold_reg_reg,
      illegal_btf_i => illegal_btf_i,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      \out\ => master_do_rd_en_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      rxfsm_reset_i => rxfsm_reset_i,
      s_level_out_d5_reg => rst_in_out_reg_0,
      srst => cbcc_data_srst,
      valid_btf_detect_c => valid_btf_detect_c,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1,
      \valid_btf_detect_extend_r_reg[4]_0\(0) => new_gtx_rx_pcsreset_comb,
      wr_err_rd_clk_sync_reg_0 => wr_err_rd_clk_sync_reg,
      \wr_monitor_flag_reg[3]_0\(0) => cbcc_fifo_reset_to_fifo_wr_clk
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(0),
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(0),
      I1 => cdr_reset_fsm_cntr_r(1),
      I2 => cdr_reset_fsm_cntr_r(2),
      I3 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(2),
      I2 => cdr_reset_fsm_cntr_r(1),
      I3 => cdr_reset_fsm_cntr_r(0),
      I4 => cdr_reset_fsm_cntr_r(3),
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      I4 => cdr_reset_fsm_cntr_r(4),
      I5 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(6),
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I1 => allow_block_sync_propagation,
      I2 => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      I4 => cdr_reset_fsm_cntr_r(6),
      I5 => cdr_reset_fsm_cntr_r(7),
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => cdr_reset_fsm_cntr_r(4),
      I3 => cdr_reset_fsm_cntr_r(6),
      I4 => cdr_reset_fsm_cntr_r(7),
      I5 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      O => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(0),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(1),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(2),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(3),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(4),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(5),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(6),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      Q => cdr_reset_fsm_cntr_r(7),
      R => p_2_in_1
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I2 => allow_block_sync_propagation,
      O => cdr_reset_fsm_lnkreset_i_1_n_0
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => cdr_reset_fsm_lnkreset,
      Q => cdr_reset_fsm_lnkreset_reg_n_0,
      R => p_2_in_1
    );
common_logic_cbcc_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_logic_cbcc
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CLK => \^clk\,
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      master_do_rd_en_out_reg_0 => do_rd_en_i,
      master_do_rd_en_out_reg_1 => rst_in_out_reg_0,
      \out\ => bit_err_chan_bond_i
    );
common_reset_cbcc_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_common_reset_cbcc
     port map (
      SR(0) => cbcc_fifo_reset_wr_clk,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      srst => cbcc_data_srst,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg(0) => new_gtx_rx_pcsreset_comb,
      stg5_reg => common_reset_cbcc_i_n_1,
      stg5_reg_0 => rst_in_out_reg_0,
      stg9_reg(0) => cbcc_fifo_reset_to_fifo_wr_clk
    );
data_v_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      O => TXDATAVALID_IN
    );
descrambler_64b66b_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_DESCRAMBLER_64B66B
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CB_detect_dlyd0p5_reg(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      E(0) => rxdatavalid_i_0,
      Q(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_i(31 downto 0),
      \descrambler_reg[39]_0\(1) => descrambler_64b66b_gtx0_i_n_36,
      \descrambler_reg[39]_0\(0) => poly(52),
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => rxlossofsync_out_q,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      \unscrambled_data_i_reg[13]_0\(0) => unscrambled_data_i052_out,
      valid_btf_detect_c => valid_btf_detect_c
    );
extend_cc_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F100"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      I2 => extend_cc_r,
      I3 => Q,
      O => \txseq_counter_i_reg[1]_0\
    );
\hard_err_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      O => \p_0_in__4\(0)
    );
\hard_err_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      I1 => hard_err_cntr_r_reg(1),
      O => \p_0_in__4\(1)
    );
\hard_err_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \p_0_in__4\(2)
    );
\hard_err_cntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(1),
      I3 => hard_err_cntr_r_reg(3),
      O => \p_0_in__4\(3)
    );
\hard_err_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(1),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(2),
      I4 => hard_err_cntr_r_reg(4),
      O => \p_0_in__4\(4)
    );
\hard_err_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(4),
      I5 => hard_err_cntr_r_reg(5),
      O => \p_0_in__4\(5)
    );
\hard_err_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(6),
      O => \p_0_in__4\(6)
    );
\hard_err_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(5),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(4),
      I4 => hard_err_cntr_r_reg(6),
      I5 => hard_err_cntr_r_reg(7),
      O => \p_0_in__4\(7)
    );
\hard_err_cntr_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => hard_err_cntr_r_reg(6),
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(7),
      O => \hard_err_cntr_r[7]_i_4_n_0\
    );
\hard_err_cntr_r[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(7),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(4),
      O => \hard_err_cntr_r[7]_i_5_n_0\
    );
\hard_err_cntr_r[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \hard_err_cntr_r[7]_i_6_n_0\
    );
\hard_err_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(0),
      Q => hard_err_cntr_r_reg(0),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(1),
      Q => hard_err_cntr_r_reg(1),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(2),
      Q => hard_err_cntr_r_reg(2),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(3),
      Q => hard_err_cntr_r_reg(3),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(4),
      Q => hard_err_cntr_r_reg(4),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(5),
      Q => hard_err_cntr_r_reg(5),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(6),
      Q => hard_err_cntr_r_reg(6),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(7),
      Q => hard_err_cntr_r_reg(7),
      R => HPCNT_RESET_IN
    );
hard_err_rst_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => hard_err_rst_int_i_4_n_0,
      I1 => hard_err_cntr_r_reg(2),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(1),
      O => hard_err_rst_int0
    );
hard_err_rst_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(4),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(5),
      I5 => hard_err_cntr_r_reg(7),
      O => hard_err_rst_int_i_4_n_0
    );
hard_err_rst_int_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_cdc_hard_err_init_n_1,
      Q => hard_err_rst_int,
      R => '0'
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => hard_err_usr0,
      Q => hard_err_usr,
      R => '0'
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => u_rst_sync_fsm_resetdone_n_0,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_r1_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(0),
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(1),
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_r1_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r1_rxdata_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r1_rxdata_from_gtx_i(10),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r1_rxdata_from_gtx_i(11),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r1_rxdata_from_gtx_i(12),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r1_rxdata_from_gtx_i(13),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r1_rxdata_from_gtx_i(14),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r1_rxdata_from_gtx_i(15),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r1_rxdata_from_gtx_i(16),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r1_rxdata_from_gtx_i(17),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r1_rxdata_from_gtx_i(18),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r1_rxdata_from_gtx_i(19),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r1_rxdata_from_gtx_i(1),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r1_rxdata_from_gtx_i(20),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r1_rxdata_from_gtx_i(21),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r1_rxdata_from_gtx_i(22),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r1_rxdata_from_gtx_i(23),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r1_rxdata_from_gtx_i(24),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r1_rxdata_from_gtx_i(25),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r1_rxdata_from_gtx_i(26),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r1_rxdata_from_gtx_i(27),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r1_rxdata_from_gtx_i(28),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r1_rxdata_from_gtx_i(29),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r1_rxdata_from_gtx_i(2),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r1_rxdata_from_gtx_i(30),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r1_rxdata_from_gtx_i(31),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r1_rxdata_from_gtx_i(3),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r1_rxdata_from_gtx_i(4),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r1_rxdata_from_gtx_i(5),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r1_rxdata_from_gtx_i(6),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r1_rxdata_from_gtx_i(7),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r1_rxdata_from_gtx_i(8),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r1_rxdata_from_gtx_i(9),
      R => '0'
    );
pre_r1_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdatavalid_i,
      Q => pre_r1_rxdatavalid_i,
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxheader_from_gtx_i(0),
      Q => pre_r1_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxheader_from_gtx_i(1),
      Q => pre_r1_rxheader_from_gtx_i(1),
      R => '0'
    );
pre_r1_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxheadervalid_i,
      Q => pre_r1_rxheadervalid_i,
      R => '0'
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i_0,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxdatavalid_i_0,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => tx_reset_i,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
scrambler_64b66b_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SCRAMBLER_64B66B
     port map (
      Q(6 downto 0) => txseq_counter_i_reg(6 downto 0),
      \SCRAMBLED_DATA_OUT_reg[24]_0\(57 downto 0) => \SCRAMBLED_DATA_OUT_reg[24]\(57 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_0\(63 downto 0) => scrambled_data_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_1\ => rst_in_out_reg_0,
      scrambler(11 downto 0) => scrambler(11 downto 0),
      tempData(5 downto 0) => tempData(5 downto 0),
      \txseq_counter_i_reg[0]\ => scrambler_64b66b_gtx0_i_n_0
    );
tx_dst_rdy_n_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      I2 => do_cc_r,
      I3 => Q,
      O => tx_dst_rdy_n_r0
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      O => \txseq_counter_i[0]_i_1_n_0\
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      I1 => txseq_counter_i_reg(1),
      O => \txseq_counter_i[1]_i_1_n_0\
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => txseq_counter_i_reg(1),
      I1 => txseq_counter_i_reg(0),
      I2 => txseq_counter_i_reg(2),
      O => \txseq_counter_i[2]_i_1_n_0\
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => txseq_counter_i_reg(2),
      I1 => txseq_counter_i_reg(0),
      I2 => txseq_counter_i_reg(1),
      I3 => txseq_counter_i_reg(3),
      O => \txseq_counter_i[3]_i_1_n_0\
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => txseq_counter_i_reg(2),
      I1 => txseq_counter_i_reg(3),
      I2 => txseq_counter_i_reg(0),
      I3 => txseq_counter_i_reg(1),
      I4 => txseq_counter_i_reg(4),
      O => \txseq_counter_i[4]_i_1_n_0\
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      I1 => txseq_counter_i_reg(1),
      I2 => txseq_counter_i_reg(3),
      I3 => txseq_counter_i_reg(2),
      I4 => txseq_counter_i_reg(4),
      I5 => txseq_counter_i_reg(5),
      O => \txseq_counter_i[5]_i_1_n_0\
    );
\txseq_counter_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC6CCCCCCC"
    )
        port map (
      I0 => txseq_counter_i_reg(5),
      I1 => txseq_counter_i_reg(6),
      I2 => txseq_counter_i_reg(4),
      I3 => txseq_counter_i_reg(2),
      I4 => txseq_counter_i_reg(3),
      I5 => scrambler_64b66b_gtx0_i_n_0,
      O => \txseq_counter_i[6]_i_2_n_0\
    );
\txseq_counter_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => txseq_counter_i_reg(3),
      I1 => txseq_counter_i_reg(4),
      I2 => txseq_counter_i_reg(1),
      I3 => txseq_counter_i_reg(2),
      I4 => txseq_counter_i_reg(6),
      I5 => txseq_counter_i_reg(5),
      O => \txseq_counter_i[6]_i_3_n_0\
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[0]_i_1_n_0\,
      Q => txseq_counter_i_reg(0),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[1]_i_1_n_0\,
      Q => txseq_counter_i_reg(1),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[2]_i_1_n_0\,
      Q => txseq_counter_i_reg(2),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[3]_i_1_n_0\,
      Q => txseq_counter_i_reg(3),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[4]_i_1_n_0\,
      Q => txseq_counter_i_reg(4),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[5]_i_1_n_0\,
      Q => txseq_counter_i_reg(5),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[6]_i_2_n_0\,
      Q => txseq_counter_i_reg(6),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\u_cdc__check_polarity\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync
     port map (
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      RX_NEG_OUT_reg => \^rx_neg_out_reg_0\,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \rxheader_from_gtx_i_reg[0]\ => \u_cdc__check_polarity_n_0\,
      rxheadervalid_i => rxheadervalid_i,
      s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg
    );
u_cdc_gt_cplllock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0\
     port map (
      cplllock_out(0) => gt_cplllock_j,
      gt_cplllock(0) => \^gt_cplllock\(0),
      init_clk => init_clk
    );
u_cdc_hard_err_init: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_1\
     port map (
      E(0) => hard_err_cntr_r,
      Q(2 downto 0) => hard_err_cntr_r_reg(2 downto 0),
      SR(0) => HPCNT_RESET_IN,
      \hard_err_cntr_r_reg[0]\ => \hard_err_cntr_r[7]_i_4_n_0\,
      \hard_err_cntr_r_reg[0]_0\ => \hard_err_cntr_r[7]_i_5_n_0\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_rst_int0 => hard_err_rst_int0,
      hard_err_rst_int_reg => u_cdc_hard_err_init_n_1,
      in0 => hard_err_usr,
      init_clk => init_clk
    );
u_cdc_rx_elastic_buferr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized1\
     port map (
      gt_rxbufstatus(0) => \^gt_rxbufstatus\(2),
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => rx_elastic_buf_err,
      s_level_out_d5_reg_0 => rst_in_out_reg_0
    );
u_cdc_rx_fsm_resetdone_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_2\
     port map (
      init_clk => init_clk,
      \out\ => rx_fsm_resetdone_i,
      rx_fsm_resetdone_ii => rx_fsm_resetdone_ii
    );
\u_cdc_rxpolarity_\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => sync_rx_polarity_r,
      s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0
    );
u_cdc_tx_fsm_resetdone_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_cdc_sync__parameterized0_3\
     port map (
      init_clk => init_clk,
      \out\ => tx_fsm_resetdone_i,
      tx_fsm_resetdone_ii => tx_fsm_resetdone_ii
    );
u_rst_done_sync_rx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0\
     port map (
      \out\ => rx_fsm_resetdone_i,
      stg3_reg_0 => rx_fsm_resetdone_i_i,
      stg3_reg_1 => rst_in_out_reg_0
    );
u_rst_done_sync_rx1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_4\
     port map (
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => rx_fsm_resetdone_i
    );
u_rst_done_sync_tx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_5\
     port map (
      FSM_RESETDONE_j_reg => rx_fsm_resetdone_i_i,
      in0 => \^in0\,
      \out\ => tx_fsm_resetdone_i,
      stg2_reg_0 => rst_in_out_reg_0
    );
u_rst_done_sync_tx1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized0_6\
     port map (
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => tx_fsm_resetdone_i
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1\
     port map (
      E(0) => u_rst_sync_blocksyncall_initclk_sync_n_0,
      \FSM_onehot_cdr_reset_fsm_r_reg[0]\ => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\,
      Q(2) => allow_block_sync_propagation,
      Q(1) => cdr_reset_fsm_lnkreset,
      Q(0) => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_7\
     port map (
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => allow_block_sync_propagation_reg_n_0,
      rxlossofsync_out_i => rxlossofsync_out_i
    );
u_rst_sync_fsm_resetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_8\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => FSM_RESETDONE_j,
      \out\(0) => gtwiz_userclk_rx_active_in,
      stg5_reg_0 => u_rst_sync_fsm_resetdone_n_0
    );
u_rst_sync_fsm_resetdone_initclk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_9\
     port map (
      \count_for_reset_r_reg[23]\ => rst_in_out_reg,
      \count_for_reset_r_reg[23]_0\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \dly_gt_rst_r_reg[18]\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      in0 => FSM_RESETDONE_j,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1
    );
u_rst_sync_gtx_reset_comb: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_10\
     port map (
      Q(0) => txseq_counter_i_reg(0),
      SR(0) => u_rst_sync_gtx_reset_comb_n_0,
      in0 => stableclk_gtx_reset_comb,
      stg5_reg_0 => rst_in_out_reg_0,
      \txseq_counter_i_reg[0]\ => \txseq_counter_i[6]_i_3_n_0\
    );
u_rst_sync_reset_initclk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_11\
     port map (
      SR(0) => SR(0),
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      \hard_err_cntr_r_reg[7]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \hard_err_cntr_r_reg[7]_0\ => rst_in_out_reg,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      stg5_reg_0(0) => HPCNT_RESET_IN
    );
u_rst_sync_rxreset_in: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_12\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => rxreset_for_lanes_q
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync__parameterized1_13\
     port map (
      E(0) => sel,
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(52),
      I1 => rxdata_from_gtx_i(13),
      I2 => descrambler_64b66b_gtx0_i_n_36,
      O => unscrambled_data_i052_out
    );
zynq_bd_C2C2_PHY_0_multi_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_MULTI_GT
     port map (
      AR(0) => AR(0),
      D(31 downto 0) => pre_rxdata_from_gtx_i(31 downto 0),
      E(0) => sel,
      Q(1 downto 0) => tx_hdr_r(1 downto 0),
      cplllock_out(0) => gt_cplllock_j,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_powergood(0) => gt_powergood(0),
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => \^gt_rxbufstatus\(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_txbufstatus(1 downto 0) => \^gt_txbufstatus\(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\(63 downto 0) => scrambled_data_i(63 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\(0) => rxgearboxslip_i,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => sync_rx_polarity_r,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(6 downto 0) => txseq_counter_i_reg(6 downto 0),
      gtwiz_reset_rx_done_out(0) => rx_fsm_resetdone_i,
      gtwiz_reset_tx_done_out(0) => tx_fsm_resetdone_i,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      init_clk => init_clk,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      \out\(0) => gtwiz_userclk_rx_active_in,
      refclk1_in => refclk1_in,
      rst_in_out_reg => rst_in_out_reg,
      rst_in_out_reg_0 => rxfsm_reset_i,
      rst_in_out_reg_1 => rst_in_out_reg_0,
      rxdatavalid_out(0) => pre_rxdatavalid_i,
      rxheadervalid_out(0) => pre_rxheadervalid_i,
      rxn => rxn,
      rxp => rxp,
      sync_clk_out => sync_clk_out,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_core is
  port (
    link_reset_out : out STD_LOGIC;
    lane_up_flop_i : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_out_clk : out STD_LOGIC;
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pll_lock : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_in_out_reg : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sync_clk_out : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_core is
  signal \^channel_up_rx_if_reg\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal \^system_reset_reg\ : STD_LOGIC;
  signal TXDATAVALID_IN : STD_LOGIC;
  signal TXHEADER_IN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal aurora_lane_0_i_n_13 : STD_LOGIC;
  signal \channel_init_sm_i/reset_lanes_c\ : STD_LOGIC;
  signal channel_up_tx_if : STD_LOGIC;
  signal check_polarity_i : STD_LOGIC;
  signal core_reset_logic_i_n_3 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_ch_bond_i : STD_LOGIC;
  signal gen_na_idles_i : STD_LOGIC;
  signal global_logic_i_n_11 : STD_LOGIC;
  signal global_logic_i_n_6 : STD_LOGIC;
  signal global_logic_i_n_7 : STD_LOGIC;
  signal global_logic_i_n_9 : STD_LOGIC;
  signal hard_err_i : STD_LOGIC;
  signal illegal_btf_i : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0\ : STD_LOGIC;
  signal \^lane_up_flop_i\ : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal remote_ready_i : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal rx_lossofsync_i : STD_LOGIC;
  signal rx_neg_i : STD_LOGIC;
  signal rx_pe_data_v_i : STD_LOGIC;
  signal rx_polarity_i : STD_LOGIC;
  signal \rx_stream_datapath_i/RX_D0\ : STD_LOGIC;
  signal rxdatavalid_i : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData08_out\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk\ : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 0 to 57 );
  signal tx_pe_data_v_i : STD_LOGIC;
  signal tx_reset_i : STD_LOGIC;
  signal \tx_stream_control_sm_i/R0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/do_cc_r\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/do_cc_r_reg0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/tx_dst_rdy_n_r0\ : STD_LOGIC;
  signal tx_stream_i_n_4 : STD_LOGIC;
  signal tx_stream_i_n_5 : STD_LOGIC;
  signal tx_stream_i_n_6 : STD_LOGIC;
  signal tx_stream_i_n_69 : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_100 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_101 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_102 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_103 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_104 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_105 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_106 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_107 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_108 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_109 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_110 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_111 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_112 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_113 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_114 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_115 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_121 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_123 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_125 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_127 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_129 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_130 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_131 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_132 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_133 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_134 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_135 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_50 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_51 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_52 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_53 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_54 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_55 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_56 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_57 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_58 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_59 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_60 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_61 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_62 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_63 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_64 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_65 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_66 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_67 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_68 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_69 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_70 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_71 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_72 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_73 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_74 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_75 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_76 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_77 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_78 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_79 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_80 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_81 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_82 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_83 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_84 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_85 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_86 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_87 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_88 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_89 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_90 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_91 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_92 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_93 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_94 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_95 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_96 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_97 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_98 : STD_LOGIC;
  signal zynq_bd_C2C2_PHY_0_wrapper_i_n_99 : STD_LOGIC;
begin
  CHANNEL_UP_RX_IF_reg <= \^channel_up_rx_if_reg\;
  SYSTEM_RESET_reg <= \^system_reset_reg\;
  lane_up_flop_i <= \^lane_up_flop_i\;
  link_reset_out <= \^link_reset_out\;
aurora_lane_0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_AURORA_LANE
     port map (
      CLK => CLK,
      D(1 downto 0) => TXHEADER_IN(1 downto 0),
      HARD_ERR_reg => zynq_bd_C2C2_PHY_0_wrapper_i_n_127,
      Q(59) => TX_PE_DATA(0),
      Q(58) => TX_PE_DATA(1),
      Q(57) => TX_PE_DATA(2),
      Q(56) => TX_PE_DATA(3),
      Q(55) => TX_PE_DATA(4),
      Q(54) => TX_PE_DATA(5),
      Q(53) => TX_PE_DATA(6),
      Q(52) => TX_PE_DATA(7),
      Q(51) => TX_PE_DATA(8),
      Q(50) => TX_PE_DATA(9),
      Q(49) => TX_PE_DATA(10),
      Q(48) => TX_PE_DATA(11),
      Q(47) => TX_PE_DATA(12),
      Q(46) => TX_PE_DATA(13),
      Q(45) => TX_PE_DATA(14),
      Q(44) => TX_PE_DATA(15),
      Q(43) => TX_PE_DATA(16),
      Q(42) => TX_PE_DATA(17),
      Q(41) => TX_PE_DATA(18),
      Q(40) => TX_PE_DATA(19),
      Q(39) => TX_PE_DATA(20),
      Q(38) => TX_PE_DATA(21),
      Q(37) => TX_PE_DATA(22),
      Q(36) => TX_PE_DATA(23),
      Q(35) => TX_PE_DATA(24),
      Q(34) => TX_PE_DATA(25),
      Q(33) => TX_PE_DATA(26),
      Q(32) => TX_PE_DATA(27),
      Q(31) => TX_PE_DATA(28),
      Q(30) => TX_PE_DATA(29),
      Q(29) => TX_PE_DATA(30),
      Q(28) => TX_PE_DATA(31),
      Q(27) => TX_PE_DATA(32),
      Q(26) => TX_PE_DATA(33),
      Q(25) => TX_PE_DATA(34),
      Q(24) => TX_PE_DATA(35),
      Q(23) => TX_PE_DATA(36),
      Q(22) => TX_PE_DATA(37),
      Q(21) => TX_PE_DATA(38),
      Q(20) => TX_PE_DATA(39),
      Q(19) => TX_PE_DATA(40),
      Q(18) => TX_PE_DATA(41),
      Q(17) => TX_PE_DATA(42),
      Q(16) => TX_PE_DATA(43),
      Q(15) => TX_PE_DATA(44),
      Q(14) => TX_PE_DATA(45),
      Q(13) => TX_PE_DATA(46),
      Q(12) => TX_PE_DATA(47),
      Q(11) => TX_PE_DATA(52),
      Q(10) => TX_PE_DATA(53),
      Q(9) => TX_PE_DATA(54),
      Q(8) => TX_PE_DATA(55),
      Q(7) => TX_PE_DATA(56),
      Q(6) => TX_PE_DATA(57),
      Q(5) => TX_PE_DATA(58),
      Q(4) => TX_PE_DATA(59),
      Q(3) => TX_PE_DATA(60),
      Q(2) => TX_PE_DATA(61),
      Q(1) => TX_PE_DATA(62),
      Q(0) => TX_PE_DATA(63),
      \RX_DATA_REG_reg[0]\ => zynq_bd_C2C2_PHY_0_wrapper_i_n_129,
      RX_IDLE => RX_IDLE,
      \RX_PE_DATA_reg[0]\(63) => RX_PE_DATA(0),
      \RX_PE_DATA_reg[0]\(62) => RX_PE_DATA(1),
      \RX_PE_DATA_reg[0]\(61) => RX_PE_DATA(2),
      \RX_PE_DATA_reg[0]\(60) => RX_PE_DATA(3),
      \RX_PE_DATA_reg[0]\(59) => RX_PE_DATA(4),
      \RX_PE_DATA_reg[0]\(58) => RX_PE_DATA(5),
      \RX_PE_DATA_reg[0]\(57) => RX_PE_DATA(6),
      \RX_PE_DATA_reg[0]\(56) => RX_PE_DATA(7),
      \RX_PE_DATA_reg[0]\(55) => RX_PE_DATA(8),
      \RX_PE_DATA_reg[0]\(54) => RX_PE_DATA(9),
      \RX_PE_DATA_reg[0]\(53) => RX_PE_DATA(10),
      \RX_PE_DATA_reg[0]\(52) => RX_PE_DATA(11),
      \RX_PE_DATA_reg[0]\(51) => RX_PE_DATA(12),
      \RX_PE_DATA_reg[0]\(50) => RX_PE_DATA(13),
      \RX_PE_DATA_reg[0]\(49) => RX_PE_DATA(14),
      \RX_PE_DATA_reg[0]\(48) => RX_PE_DATA(15),
      \RX_PE_DATA_reg[0]\(47) => RX_PE_DATA(16),
      \RX_PE_DATA_reg[0]\(46) => RX_PE_DATA(17),
      \RX_PE_DATA_reg[0]\(45) => RX_PE_DATA(18),
      \RX_PE_DATA_reg[0]\(44) => RX_PE_DATA(19),
      \RX_PE_DATA_reg[0]\(43) => RX_PE_DATA(20),
      \RX_PE_DATA_reg[0]\(42) => RX_PE_DATA(21),
      \RX_PE_DATA_reg[0]\(41) => RX_PE_DATA(22),
      \RX_PE_DATA_reg[0]\(40) => RX_PE_DATA(23),
      \RX_PE_DATA_reg[0]\(39) => RX_PE_DATA(24),
      \RX_PE_DATA_reg[0]\(38) => RX_PE_DATA(25),
      \RX_PE_DATA_reg[0]\(37) => RX_PE_DATA(26),
      \RX_PE_DATA_reg[0]\(36) => RX_PE_DATA(27),
      \RX_PE_DATA_reg[0]\(35) => RX_PE_DATA(28),
      \RX_PE_DATA_reg[0]\(34) => RX_PE_DATA(29),
      \RX_PE_DATA_reg[0]\(33) => RX_PE_DATA(30),
      \RX_PE_DATA_reg[0]\(32) => RX_PE_DATA(31),
      \RX_PE_DATA_reg[0]\(31) => RX_PE_DATA(32),
      \RX_PE_DATA_reg[0]\(30) => RX_PE_DATA(33),
      \RX_PE_DATA_reg[0]\(29) => RX_PE_DATA(34),
      \RX_PE_DATA_reg[0]\(28) => RX_PE_DATA(35),
      \RX_PE_DATA_reg[0]\(27) => RX_PE_DATA(36),
      \RX_PE_DATA_reg[0]\(26) => RX_PE_DATA(37),
      \RX_PE_DATA_reg[0]\(25) => RX_PE_DATA(38),
      \RX_PE_DATA_reg[0]\(24) => RX_PE_DATA(39),
      \RX_PE_DATA_reg[0]\(23) => RX_PE_DATA(40),
      \RX_PE_DATA_reg[0]\(22) => RX_PE_DATA(41),
      \RX_PE_DATA_reg[0]\(21) => RX_PE_DATA(42),
      \RX_PE_DATA_reg[0]\(20) => RX_PE_DATA(43),
      \RX_PE_DATA_reg[0]\(19) => RX_PE_DATA(44),
      \RX_PE_DATA_reg[0]\(18) => RX_PE_DATA(45),
      \RX_PE_DATA_reg[0]\(17) => RX_PE_DATA(46),
      \RX_PE_DATA_reg[0]\(16) => RX_PE_DATA(47),
      \RX_PE_DATA_reg[0]\(15) => RX_PE_DATA(48),
      \RX_PE_DATA_reg[0]\(14) => RX_PE_DATA(49),
      \RX_PE_DATA_reg[0]\(13) => RX_PE_DATA(50),
      \RX_PE_DATA_reg[0]\(12) => RX_PE_DATA(51),
      \RX_PE_DATA_reg[0]\(11) => RX_PE_DATA(52),
      \RX_PE_DATA_reg[0]\(10) => RX_PE_DATA(53),
      \RX_PE_DATA_reg[0]\(9) => RX_PE_DATA(54),
      \RX_PE_DATA_reg[0]\(8) => RX_PE_DATA(55),
      \RX_PE_DATA_reg[0]\(7) => RX_PE_DATA(56),
      \RX_PE_DATA_reg[0]\(6) => RX_PE_DATA(57),
      \RX_PE_DATA_reg[0]\(5) => RX_PE_DATA(58),
      \RX_PE_DATA_reg[0]\(4) => RX_PE_DATA(59),
      \RX_PE_DATA_reg[0]\(3) => RX_PE_DATA(60),
      \RX_PE_DATA_reg[0]\(2) => RX_PE_DATA(61),
      \RX_PE_DATA_reg[0]\(1) => RX_PE_DATA(62),
      \RX_PE_DATA_reg[0]\(0) => RX_PE_DATA(63),
      \SCRAMBLED_DATA_OUT_reg[5]\(11) => zynq_bd_C2C2_PHY_0_wrapper_i_n_130,
      \SCRAMBLED_DATA_OUT_reg[5]\(10) => zynq_bd_C2C2_PHY_0_wrapper_i_n_131,
      \SCRAMBLED_DATA_OUT_reg[5]\(9) => zynq_bd_C2C2_PHY_0_wrapper_i_n_132,
      \SCRAMBLED_DATA_OUT_reg[5]\(8) => zynq_bd_C2C2_PHY_0_wrapper_i_n_133,
      \SCRAMBLED_DATA_OUT_reg[5]\(7) => zynq_bd_C2C2_PHY_0_wrapper_i_n_134,
      \SCRAMBLED_DATA_OUT_reg[5]\(6) => zynq_bd_C2C2_PHY_0_wrapper_i_n_135,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      SOFT_ERR_reg => aurora_lane_0_i_n_13,
      SOFT_ERR_reg_0 => zynq_bd_C2C2_PHY_0_wrapper_i_n_125,
      SR(0) => \^system_reset_reg\,
      \TX_DATA_reg[44]\(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      \TX_DATA_reg[44]\(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      \TX_DATA_reg[44]\(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      \TX_DATA_reg[44]\(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      \TX_DATA_reg[44]\(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      \TX_DATA_reg[44]\(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      \TX_DATA_reg[55]\(3) => global_logic_i_n_6,
      \TX_DATA_reg[55]\(2) => global_logic_i_n_7,
      \TX_DATA_reg[55]\(1) => tx_stream_i_n_4,
      \TX_DATA_reg[55]\(0) => tx_stream_i_n_5,
      \TX_DATA_reg[59]\ => zynq_bd_C2C2_PHY_0_wrapper_i_n_123,
      \TX_DATA_reg[63]\(57) => tx_data_i(0),
      \TX_DATA_reg[63]\(56) => tx_data_i(1),
      \TX_DATA_reg[63]\(55) => tx_data_i(2),
      \TX_DATA_reg[63]\(54) => tx_data_i(3),
      \TX_DATA_reg[63]\(53) => tx_data_i(4),
      \TX_DATA_reg[63]\(52) => tx_data_i(5),
      \TX_DATA_reg[63]\(51) => tx_data_i(6),
      \TX_DATA_reg[63]\(50) => tx_data_i(7),
      \TX_DATA_reg[63]\(49) => tx_data_i(8),
      \TX_DATA_reg[63]\(48) => tx_data_i(9),
      \TX_DATA_reg[63]\(47) => tx_data_i(10),
      \TX_DATA_reg[63]\(46) => tx_data_i(11),
      \TX_DATA_reg[63]\(45) => tx_data_i(12),
      \TX_DATA_reg[63]\(44) => tx_data_i(13),
      \TX_DATA_reg[63]\(43) => tx_data_i(14),
      \TX_DATA_reg[63]\(42) => tx_data_i(15),
      \TX_DATA_reg[63]\(41) => tx_data_i(16),
      \TX_DATA_reg[63]\(40) => tx_data_i(17),
      \TX_DATA_reg[63]\(39) => tx_data_i(18),
      \TX_DATA_reg[63]\(38) => tx_data_i(19),
      \TX_DATA_reg[63]\(37) => tx_data_i(20),
      \TX_DATA_reg[63]\(36) => tx_data_i(21),
      \TX_DATA_reg[63]\(35) => tx_data_i(22),
      \TX_DATA_reg[63]\(34) => tx_data_i(23),
      \TX_DATA_reg[63]\(33) => tx_data_i(24),
      \TX_DATA_reg[63]\(32) => tx_data_i(25),
      \TX_DATA_reg[63]\(31) => tx_data_i(26),
      \TX_DATA_reg[63]\(30) => tx_data_i(27),
      \TX_DATA_reg[63]\(29) => tx_data_i(28),
      \TX_DATA_reg[63]\(28) => tx_data_i(29),
      \TX_DATA_reg[63]\(27) => tx_data_i(30),
      \TX_DATA_reg[63]\(26) => tx_data_i(31),
      \TX_DATA_reg[63]\(25) => tx_data_i(32),
      \TX_DATA_reg[63]\(24) => tx_data_i(33),
      \TX_DATA_reg[63]\(23) => tx_data_i(34),
      \TX_DATA_reg[63]\(22) => tx_data_i(35),
      \TX_DATA_reg[63]\(21) => tx_data_i(36),
      \TX_DATA_reg[63]\(20) => tx_data_i(37),
      \TX_DATA_reg[63]\(19) => tx_data_i(38),
      \TX_DATA_reg[63]\(18) => tx_data_i(39),
      \TX_DATA_reg[63]\(17) => tx_data_i(40),
      \TX_DATA_reg[63]\(16) => tx_data_i(41),
      \TX_DATA_reg[63]\(15) => tx_data_i(42),
      \TX_DATA_reg[63]\(14) => tx_data_i(43),
      \TX_DATA_reg[63]\(13) => tx_data_i(44),
      \TX_DATA_reg[63]\(12) => tx_data_i(45),
      \TX_DATA_reg[63]\(11) => tx_data_i(46),
      \TX_DATA_reg[63]\(10) => tx_data_i(47),
      \TX_DATA_reg[63]\(9) => tx_data_i(48),
      \TX_DATA_reg[63]\(8) => tx_data_i(49),
      \TX_DATA_reg[63]\(7) => tx_data_i(50),
      \TX_DATA_reg[63]\(6) => tx_data_i(51),
      \TX_DATA_reg[63]\(5) => tx_data_i(52),
      \TX_DATA_reg[63]\(4) => tx_data_i(53),
      \TX_DATA_reg[63]\(3) => tx_data_i(54),
      \TX_DATA_reg[63]\(2) => tx_data_i(55),
      \TX_DATA_reg[63]\(1) => tx_data_i(56),
      \TX_DATA_reg[63]\(0) => tx_data_i(57),
      \TX_DATA_reg[63]_0\ => tx_stream_i_n_69,
      TX_HEADER_1_reg => tx_stream_i_n_6,
      channel_up_tx_if => channel_up_tx_if,
      check_polarity_r_reg => check_polarity_i,
      dout(65) => zynq_bd_C2C2_PHY_0_wrapper_i_n_50,
      dout(64) => zynq_bd_C2C2_PHY_0_wrapper_i_n_51,
      dout(63) => zynq_bd_C2C2_PHY_0_wrapper_i_n_52,
      dout(62) => zynq_bd_C2C2_PHY_0_wrapper_i_n_53,
      dout(61) => zynq_bd_C2C2_PHY_0_wrapper_i_n_54,
      dout(60) => zynq_bd_C2C2_PHY_0_wrapper_i_n_55,
      dout(59) => zynq_bd_C2C2_PHY_0_wrapper_i_n_56,
      dout(58) => zynq_bd_C2C2_PHY_0_wrapper_i_n_57,
      dout(57) => zynq_bd_C2C2_PHY_0_wrapper_i_n_58,
      dout(56) => zynq_bd_C2C2_PHY_0_wrapper_i_n_59,
      dout(55) => zynq_bd_C2C2_PHY_0_wrapper_i_n_60,
      dout(54) => zynq_bd_C2C2_PHY_0_wrapper_i_n_61,
      dout(53) => zynq_bd_C2C2_PHY_0_wrapper_i_n_62,
      dout(52) => zynq_bd_C2C2_PHY_0_wrapper_i_n_63,
      dout(51) => zynq_bd_C2C2_PHY_0_wrapper_i_n_64,
      dout(50) => zynq_bd_C2C2_PHY_0_wrapper_i_n_65,
      dout(49) => zynq_bd_C2C2_PHY_0_wrapper_i_n_66,
      dout(48) => zynq_bd_C2C2_PHY_0_wrapper_i_n_67,
      dout(47) => zynq_bd_C2C2_PHY_0_wrapper_i_n_68,
      dout(46) => zynq_bd_C2C2_PHY_0_wrapper_i_n_69,
      dout(45) => zynq_bd_C2C2_PHY_0_wrapper_i_n_70,
      dout(44) => zynq_bd_C2C2_PHY_0_wrapper_i_n_71,
      dout(43) => zynq_bd_C2C2_PHY_0_wrapper_i_n_72,
      dout(42) => zynq_bd_C2C2_PHY_0_wrapper_i_n_73,
      dout(41) => zynq_bd_C2C2_PHY_0_wrapper_i_n_74,
      dout(40) => zynq_bd_C2C2_PHY_0_wrapper_i_n_75,
      dout(39) => zynq_bd_C2C2_PHY_0_wrapper_i_n_76,
      dout(38) => zynq_bd_C2C2_PHY_0_wrapper_i_n_77,
      dout(37) => zynq_bd_C2C2_PHY_0_wrapper_i_n_78,
      dout(36) => zynq_bd_C2C2_PHY_0_wrapper_i_n_79,
      dout(35) => zynq_bd_C2C2_PHY_0_wrapper_i_n_80,
      dout(34) => zynq_bd_C2C2_PHY_0_wrapper_i_n_81,
      dout(33) => zynq_bd_C2C2_PHY_0_wrapper_i_n_82,
      dout(32) => zynq_bd_C2C2_PHY_0_wrapper_i_n_83,
      dout(31) => zynq_bd_C2C2_PHY_0_wrapper_i_n_84,
      dout(30) => zynq_bd_C2C2_PHY_0_wrapper_i_n_85,
      dout(29) => zynq_bd_C2C2_PHY_0_wrapper_i_n_86,
      dout(28) => zynq_bd_C2C2_PHY_0_wrapper_i_n_87,
      dout(27) => zynq_bd_C2C2_PHY_0_wrapper_i_n_88,
      dout(26) => zynq_bd_C2C2_PHY_0_wrapper_i_n_89,
      dout(25) => zynq_bd_C2C2_PHY_0_wrapper_i_n_90,
      dout(24) => zynq_bd_C2C2_PHY_0_wrapper_i_n_91,
      dout(23) => zynq_bd_C2C2_PHY_0_wrapper_i_n_92,
      dout(22) => zynq_bd_C2C2_PHY_0_wrapper_i_n_93,
      dout(21) => zynq_bd_C2C2_PHY_0_wrapper_i_n_94,
      dout(20) => zynq_bd_C2C2_PHY_0_wrapper_i_n_95,
      dout(19) => zynq_bd_C2C2_PHY_0_wrapper_i_n_96,
      dout(18) => zynq_bd_C2C2_PHY_0_wrapper_i_n_97,
      dout(17) => zynq_bd_C2C2_PHY_0_wrapper_i_n_98,
      dout(16) => zynq_bd_C2C2_PHY_0_wrapper_i_n_99,
      dout(15) => zynq_bd_C2C2_PHY_0_wrapper_i_n_100,
      dout(14) => zynq_bd_C2C2_PHY_0_wrapper_i_n_101,
      dout(13) => zynq_bd_C2C2_PHY_0_wrapper_i_n_102,
      dout(12) => zynq_bd_C2C2_PHY_0_wrapper_i_n_103,
      dout(11) => zynq_bd_C2C2_PHY_0_wrapper_i_n_104,
      dout(10) => zynq_bd_C2C2_PHY_0_wrapper_i_n_105,
      dout(9) => zynq_bd_C2C2_PHY_0_wrapper_i_n_106,
      dout(8) => zynq_bd_C2C2_PHY_0_wrapper_i_n_107,
      dout(7) => zynq_bd_C2C2_PHY_0_wrapper_i_n_108,
      dout(6) => zynq_bd_C2C2_PHY_0_wrapper_i_n_109,
      dout(5) => zynq_bd_C2C2_PHY_0_wrapper_i_n_110,
      dout(4) => zynq_bd_C2C2_PHY_0_wrapper_i_n_111,
      dout(3) => zynq_bd_C2C2_PHY_0_wrapper_i_n_112,
      dout(2) => zynq_bd_C2C2_PHY_0_wrapper_i_n_113,
      dout(1) => zynq_bd_C2C2_PHY_0_wrapper_i_n_114,
      dout(0) => zynq_bd_C2C2_PHY_0_wrapper_i_n_115,
      enable_err_detect_i => enable_err_detect_i,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      hard_err_i => hard_err_i,
      illegal_btf_i => illegal_btf_i,
      in0 => rx_neg_i,
      lane_up_flop_i => \^lane_up_flop_i\,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      remote_ready_i => remote_ready_i,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rx_polarity_r_reg => rx_polarity_i,
      rxdatavalid_i => rxdatavalid_i,
      stg1_zynq_bd_C2C2_PHY_0_cdc_to_reg => rst_in_out_reg,
      tx_pe_data_v_i => tx_pe_data_v_i,
      tx_reset_i => tx_reset_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
core_reset_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RESET_LOGIC
     port map (
      CLK => CLK,
      SR(0) => \^system_reset_reg\,
      SYSTEM_RESET_reg_0 => core_reset_logic_i_n_3,
      hard_err_i => hard_err_i,
      in0 => fsm_resetdone,
      link_reset_out => \^link_reset_out\,
      power_down => power_down,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      sysreset_from_support => sysreset_from_support,
      tx_reset_i => tx_reset_i,
      wait_for_lane_up_r_reg => \^lane_up_flop_i\
    );
global_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_GLOBAL_LOGIC
     port map (
      CHANNEL_UP_RX_IF_reg => \^channel_up_rx_if_reg\,
      CHANNEL_UP_RX_IF_reg_0 => global_logic_i_n_9,
      CHANNEL_UP_RX_IF_reg_1 => global_logic_i_n_11,
      CHANNEL_UP_RX_IF_reg_2(0) => \^system_reset_reg\,
      CLK => CLK,
      E(0) => \rx_stream_datapath_i/RX_D0\,
      Q(1) => TX_PE_DATA(48),
      Q(0) => TX_PE_DATA(49),
      R0 => \tx_stream_control_sm_i/R0\,
      RX_IDLE => RX_IDLE,
      SR(0) => reset_lanes_i,
      TXDATAVALID_IN => TXDATAVALID_IN,
      channel_up_tx_if => channel_up_tx_if,
      gen_cc_flop_0_i(1) => global_logic_i_n_6,
      gen_cc_flop_0_i(0) => global_logic_i_n_7,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_pe_data_v_i => rx_pe_data_v_i,
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg => core_reset_logic_i_n_3
    );
rx_stream_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_RX_STREAM
     port map (
      CLK => CLK,
      D(63) => RX_PE_DATA(0),
      D(62) => RX_PE_DATA(1),
      D(61) => RX_PE_DATA(2),
      D(60) => RX_PE_DATA(3),
      D(59) => RX_PE_DATA(4),
      D(58) => RX_PE_DATA(5),
      D(57) => RX_PE_DATA(6),
      D(56) => RX_PE_DATA(7),
      D(55) => RX_PE_DATA(8),
      D(54) => RX_PE_DATA(9),
      D(53) => RX_PE_DATA(10),
      D(52) => RX_PE_DATA(11),
      D(51) => RX_PE_DATA(12),
      D(50) => RX_PE_DATA(13),
      D(49) => RX_PE_DATA(14),
      D(48) => RX_PE_DATA(15),
      D(47) => RX_PE_DATA(16),
      D(46) => RX_PE_DATA(17),
      D(45) => RX_PE_DATA(18),
      D(44) => RX_PE_DATA(19),
      D(43) => RX_PE_DATA(20),
      D(42) => RX_PE_DATA(21),
      D(41) => RX_PE_DATA(22),
      D(40) => RX_PE_DATA(23),
      D(39) => RX_PE_DATA(24),
      D(38) => RX_PE_DATA(25),
      D(37) => RX_PE_DATA(26),
      D(36) => RX_PE_DATA(27),
      D(35) => RX_PE_DATA(28),
      D(34) => RX_PE_DATA(29),
      D(33) => RX_PE_DATA(30),
      D(32) => RX_PE_DATA(31),
      D(31) => RX_PE_DATA(32),
      D(30) => RX_PE_DATA(33),
      D(29) => RX_PE_DATA(34),
      D(28) => RX_PE_DATA(35),
      D(27) => RX_PE_DATA(36),
      D(26) => RX_PE_DATA(37),
      D(25) => RX_PE_DATA(38),
      D(24) => RX_PE_DATA(39),
      D(23) => RX_PE_DATA(40),
      D(22) => RX_PE_DATA(41),
      D(21) => RX_PE_DATA(42),
      D(20) => RX_PE_DATA(43),
      D(19) => RX_PE_DATA(44),
      D(18) => RX_PE_DATA(45),
      D(17) => RX_PE_DATA(46),
      D(16) => RX_PE_DATA(47),
      D(15) => RX_PE_DATA(48),
      D(14) => RX_PE_DATA(49),
      D(13) => RX_PE_DATA(50),
      D(12) => RX_PE_DATA(51),
      D(11) => RX_PE_DATA(52),
      D(10) => RX_PE_DATA(53),
      D(9) => RX_PE_DATA(54),
      D(8) => RX_PE_DATA(55),
      D(7) => RX_PE_DATA(56),
      D(6) => RX_PE_DATA(57),
      D(5) => RX_PE_DATA(58),
      D(4) => RX_PE_DATA(59),
      D(3) => RX_PE_DATA(60),
      D(2) => RX_PE_DATA(61),
      D(1) => RX_PE_DATA(62),
      D(0) => RX_PE_DATA(63),
      E(0) => \rx_stream_datapath_i/RX_D0\,
      RX_SRC_RDY_N_reg_inv => global_logic_i_n_11,
      SR(0) => reset_lanes_i,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid
    );
soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => aurora_lane_0_i_n_13,
      Q => soft_err,
      R => \^system_reset_reg\
    );
standard_cc_module_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_STANDARD_CC_MODULE
     port map (
      CLK => CLK,
      Q => do_cc_i,
      SR => global_logic_i_n_9,
      \count_16d_srl_r_reg[0]_0\ => \^channel_up_rx_if_reg\,
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\
    );
tx_stream_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_TX_STREAM
     port map (
      CLK => CLK,
      Q(61) => TX_PE_DATA(0),
      Q(60) => TX_PE_DATA(1),
      Q(59) => TX_PE_DATA(2),
      Q(58) => TX_PE_DATA(3),
      Q(57) => TX_PE_DATA(4),
      Q(56) => TX_PE_DATA(5),
      Q(55) => TX_PE_DATA(6),
      Q(54) => TX_PE_DATA(7),
      Q(53) => TX_PE_DATA(8),
      Q(52) => TX_PE_DATA(9),
      Q(51) => TX_PE_DATA(10),
      Q(50) => TX_PE_DATA(11),
      Q(49) => TX_PE_DATA(12),
      Q(48) => TX_PE_DATA(13),
      Q(47) => TX_PE_DATA(14),
      Q(46) => TX_PE_DATA(15),
      Q(45) => TX_PE_DATA(16),
      Q(44) => TX_PE_DATA(17),
      Q(43) => TX_PE_DATA(18),
      Q(42) => TX_PE_DATA(19),
      Q(41) => TX_PE_DATA(20),
      Q(40) => TX_PE_DATA(21),
      Q(39) => TX_PE_DATA(22),
      Q(38) => TX_PE_DATA(23),
      Q(37) => TX_PE_DATA(24),
      Q(36) => TX_PE_DATA(25),
      Q(35) => TX_PE_DATA(26),
      Q(34) => TX_PE_DATA(27),
      Q(33) => TX_PE_DATA(28),
      Q(32) => TX_PE_DATA(29),
      Q(31) => TX_PE_DATA(30),
      Q(30) => TX_PE_DATA(31),
      Q(29) => TX_PE_DATA(32),
      Q(28) => TX_PE_DATA(33),
      Q(27) => TX_PE_DATA(34),
      Q(26) => TX_PE_DATA(35),
      Q(25) => TX_PE_DATA(36),
      Q(24) => TX_PE_DATA(37),
      Q(23) => TX_PE_DATA(38),
      Q(22) => TX_PE_DATA(39),
      Q(21) => TX_PE_DATA(40),
      Q(20) => TX_PE_DATA(41),
      Q(19) => TX_PE_DATA(42),
      Q(18) => TX_PE_DATA(43),
      Q(17) => TX_PE_DATA(44),
      Q(16) => TX_PE_DATA(45),
      Q(15) => TX_PE_DATA(46),
      Q(14) => TX_PE_DATA(47),
      Q(13) => TX_PE_DATA(48),
      Q(12) => TX_PE_DATA(49),
      Q(11) => TX_PE_DATA(52),
      Q(10) => TX_PE_DATA(53),
      Q(9) => TX_PE_DATA(54),
      Q(8) => TX_PE_DATA(55),
      Q(7) => TX_PE_DATA(56),
      Q(6) => TX_PE_DATA(57),
      Q(5) => TX_PE_DATA(58),
      Q(4) => TX_PE_DATA(59),
      Q(3) => TX_PE_DATA(60),
      Q(2) => TX_PE_DATA(61),
      Q(1) => TX_PE_DATA(62),
      Q(0) => TX_PE_DATA(63),
      R0 => \tx_stream_control_sm_i/R0\,
      TX_PE_DATA_V_reg => tx_stream_i_n_69,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => \tx_stream_control_sm_i/do_cc_r\,
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => zynq_bd_C2C2_PHY_0_wrapper_i_n_121,
      gen_cc_flop_0_i => tx_stream_i_n_6,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_dst_rdy_n_r0 => \tx_stream_control_sm_i/tx_dst_rdy_n_r0\,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      wait_for_lane_up_r_reg(1) => tx_stream_i_n_4,
      wait_for_lane_up_r_reg(0) => tx_stream_i_n_5
    );
zynq_bd_C2C2_PHY_0_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_WRAPPER
     port map (
      AR(0) => AR(0),
      CLK => gtwiz_userclk_rx_usrclk_out,
      D(1 downto 0) => TXHEADER_IN(1 downto 0),
      ILLEGAL_BTF_reg => zynq_bd_C2C2_PHY_0_wrapper_i_n_125,
      Q => do_cc_i,
      RX_NEG_OUT_reg_0 => rx_neg_i,
      \SCRAMBLED_DATA_OUT_reg[24]\(57) => tx_data_i(0),
      \SCRAMBLED_DATA_OUT_reg[24]\(56) => tx_data_i(1),
      \SCRAMBLED_DATA_OUT_reg[24]\(55) => tx_data_i(2),
      \SCRAMBLED_DATA_OUT_reg[24]\(54) => tx_data_i(3),
      \SCRAMBLED_DATA_OUT_reg[24]\(53) => tx_data_i(4),
      \SCRAMBLED_DATA_OUT_reg[24]\(52) => tx_data_i(5),
      \SCRAMBLED_DATA_OUT_reg[24]\(51) => tx_data_i(6),
      \SCRAMBLED_DATA_OUT_reg[24]\(50) => tx_data_i(7),
      \SCRAMBLED_DATA_OUT_reg[24]\(49) => tx_data_i(8),
      \SCRAMBLED_DATA_OUT_reg[24]\(48) => tx_data_i(9),
      \SCRAMBLED_DATA_OUT_reg[24]\(47) => tx_data_i(10),
      \SCRAMBLED_DATA_OUT_reg[24]\(46) => tx_data_i(11),
      \SCRAMBLED_DATA_OUT_reg[24]\(45) => tx_data_i(12),
      \SCRAMBLED_DATA_OUT_reg[24]\(44) => tx_data_i(13),
      \SCRAMBLED_DATA_OUT_reg[24]\(43) => tx_data_i(14),
      \SCRAMBLED_DATA_OUT_reg[24]\(42) => tx_data_i(15),
      \SCRAMBLED_DATA_OUT_reg[24]\(41) => tx_data_i(16),
      \SCRAMBLED_DATA_OUT_reg[24]\(40) => tx_data_i(17),
      \SCRAMBLED_DATA_OUT_reg[24]\(39) => tx_data_i(18),
      \SCRAMBLED_DATA_OUT_reg[24]\(38) => tx_data_i(19),
      \SCRAMBLED_DATA_OUT_reg[24]\(37) => tx_data_i(20),
      \SCRAMBLED_DATA_OUT_reg[24]\(36) => tx_data_i(21),
      \SCRAMBLED_DATA_OUT_reg[24]\(35) => tx_data_i(22),
      \SCRAMBLED_DATA_OUT_reg[24]\(34) => tx_data_i(23),
      \SCRAMBLED_DATA_OUT_reg[24]\(33) => tx_data_i(24),
      \SCRAMBLED_DATA_OUT_reg[24]\(32) => tx_data_i(25),
      \SCRAMBLED_DATA_OUT_reg[24]\(31) => tx_data_i(26),
      \SCRAMBLED_DATA_OUT_reg[24]\(30) => tx_data_i(27),
      \SCRAMBLED_DATA_OUT_reg[24]\(29) => tx_data_i(28),
      \SCRAMBLED_DATA_OUT_reg[24]\(28) => tx_data_i(29),
      \SCRAMBLED_DATA_OUT_reg[24]\(27) => tx_data_i(30),
      \SCRAMBLED_DATA_OUT_reg[24]\(26) => tx_data_i(31),
      \SCRAMBLED_DATA_OUT_reg[24]\(25) => tx_data_i(32),
      \SCRAMBLED_DATA_OUT_reg[24]\(24) => tx_data_i(33),
      \SCRAMBLED_DATA_OUT_reg[24]\(23) => tx_data_i(34),
      \SCRAMBLED_DATA_OUT_reg[24]\(22) => tx_data_i(35),
      \SCRAMBLED_DATA_OUT_reg[24]\(21) => tx_data_i(36),
      \SCRAMBLED_DATA_OUT_reg[24]\(20) => tx_data_i(37),
      \SCRAMBLED_DATA_OUT_reg[24]\(19) => tx_data_i(38),
      \SCRAMBLED_DATA_OUT_reg[24]\(18) => tx_data_i(39),
      \SCRAMBLED_DATA_OUT_reg[24]\(17) => tx_data_i(40),
      \SCRAMBLED_DATA_OUT_reg[24]\(16) => tx_data_i(41),
      \SCRAMBLED_DATA_OUT_reg[24]\(15) => tx_data_i(42),
      \SCRAMBLED_DATA_OUT_reg[24]\(14) => tx_data_i(43),
      \SCRAMBLED_DATA_OUT_reg[24]\(13) => tx_data_i(44),
      \SCRAMBLED_DATA_OUT_reg[24]\(12) => tx_data_i(45),
      \SCRAMBLED_DATA_OUT_reg[24]\(11) => tx_data_i(46),
      \SCRAMBLED_DATA_OUT_reg[24]\(10) => tx_data_i(47),
      \SCRAMBLED_DATA_OUT_reg[24]\(9) => tx_data_i(48),
      \SCRAMBLED_DATA_OUT_reg[24]\(8) => tx_data_i(49),
      \SCRAMBLED_DATA_OUT_reg[24]\(7) => tx_data_i(50),
      \SCRAMBLED_DATA_OUT_reg[24]\(6) => tx_data_i(51),
      \SCRAMBLED_DATA_OUT_reg[24]\(5) => tx_data_i(52),
      \SCRAMBLED_DATA_OUT_reg[24]\(4) => tx_data_i(53),
      \SCRAMBLED_DATA_OUT_reg[24]\(3) => tx_data_i(54),
      \SCRAMBLED_DATA_OUT_reg[24]\(2) => tx_data_i(55),
      \SCRAMBLED_DATA_OUT_reg[24]\(1) => tx_data_i(56),
      \SCRAMBLED_DATA_OUT_reg[24]\(0) => tx_data_i(57),
      SR(0) => \^system_reset_reg\,
      TXDATAVALID_IN => TXDATAVALID_IN,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => \tx_stream_control_sm_i/do_cc_r\,
      dout(65) => zynq_bd_C2C2_PHY_0_wrapper_i_n_50,
      dout(64) => zynq_bd_C2C2_PHY_0_wrapper_i_n_51,
      dout(63) => zynq_bd_C2C2_PHY_0_wrapper_i_n_52,
      dout(62) => zynq_bd_C2C2_PHY_0_wrapper_i_n_53,
      dout(61) => zynq_bd_C2C2_PHY_0_wrapper_i_n_54,
      dout(60) => zynq_bd_C2C2_PHY_0_wrapper_i_n_55,
      dout(59) => zynq_bd_C2C2_PHY_0_wrapper_i_n_56,
      dout(58) => zynq_bd_C2C2_PHY_0_wrapper_i_n_57,
      dout(57) => zynq_bd_C2C2_PHY_0_wrapper_i_n_58,
      dout(56) => zynq_bd_C2C2_PHY_0_wrapper_i_n_59,
      dout(55) => zynq_bd_C2C2_PHY_0_wrapper_i_n_60,
      dout(54) => zynq_bd_C2C2_PHY_0_wrapper_i_n_61,
      dout(53) => zynq_bd_C2C2_PHY_0_wrapper_i_n_62,
      dout(52) => zynq_bd_C2C2_PHY_0_wrapper_i_n_63,
      dout(51) => zynq_bd_C2C2_PHY_0_wrapper_i_n_64,
      dout(50) => zynq_bd_C2C2_PHY_0_wrapper_i_n_65,
      dout(49) => zynq_bd_C2C2_PHY_0_wrapper_i_n_66,
      dout(48) => zynq_bd_C2C2_PHY_0_wrapper_i_n_67,
      dout(47) => zynq_bd_C2C2_PHY_0_wrapper_i_n_68,
      dout(46) => zynq_bd_C2C2_PHY_0_wrapper_i_n_69,
      dout(45) => zynq_bd_C2C2_PHY_0_wrapper_i_n_70,
      dout(44) => zynq_bd_C2C2_PHY_0_wrapper_i_n_71,
      dout(43) => zynq_bd_C2C2_PHY_0_wrapper_i_n_72,
      dout(42) => zynq_bd_C2C2_PHY_0_wrapper_i_n_73,
      dout(41) => zynq_bd_C2C2_PHY_0_wrapper_i_n_74,
      dout(40) => zynq_bd_C2C2_PHY_0_wrapper_i_n_75,
      dout(39) => zynq_bd_C2C2_PHY_0_wrapper_i_n_76,
      dout(38) => zynq_bd_C2C2_PHY_0_wrapper_i_n_77,
      dout(37) => zynq_bd_C2C2_PHY_0_wrapper_i_n_78,
      dout(36) => zynq_bd_C2C2_PHY_0_wrapper_i_n_79,
      dout(35) => zynq_bd_C2C2_PHY_0_wrapper_i_n_80,
      dout(34) => zynq_bd_C2C2_PHY_0_wrapper_i_n_81,
      dout(33) => zynq_bd_C2C2_PHY_0_wrapper_i_n_82,
      dout(32) => zynq_bd_C2C2_PHY_0_wrapper_i_n_83,
      dout(31) => zynq_bd_C2C2_PHY_0_wrapper_i_n_84,
      dout(30) => zynq_bd_C2C2_PHY_0_wrapper_i_n_85,
      dout(29) => zynq_bd_C2C2_PHY_0_wrapper_i_n_86,
      dout(28) => zynq_bd_C2C2_PHY_0_wrapper_i_n_87,
      dout(27) => zynq_bd_C2C2_PHY_0_wrapper_i_n_88,
      dout(26) => zynq_bd_C2C2_PHY_0_wrapper_i_n_89,
      dout(25) => zynq_bd_C2C2_PHY_0_wrapper_i_n_90,
      dout(24) => zynq_bd_C2C2_PHY_0_wrapper_i_n_91,
      dout(23) => zynq_bd_C2C2_PHY_0_wrapper_i_n_92,
      dout(22) => zynq_bd_C2C2_PHY_0_wrapper_i_n_93,
      dout(21) => zynq_bd_C2C2_PHY_0_wrapper_i_n_94,
      dout(20) => zynq_bd_C2C2_PHY_0_wrapper_i_n_95,
      dout(19) => zynq_bd_C2C2_PHY_0_wrapper_i_n_96,
      dout(18) => zynq_bd_C2C2_PHY_0_wrapper_i_n_97,
      dout(17) => zynq_bd_C2C2_PHY_0_wrapper_i_n_98,
      dout(16) => zynq_bd_C2C2_PHY_0_wrapper_i_n_99,
      dout(15) => zynq_bd_C2C2_PHY_0_wrapper_i_n_100,
      dout(14) => zynq_bd_C2C2_PHY_0_wrapper_i_n_101,
      dout(13) => zynq_bd_C2C2_PHY_0_wrapper_i_n_102,
      dout(12) => zynq_bd_C2C2_PHY_0_wrapper_i_n_103,
      dout(11) => zynq_bd_C2C2_PHY_0_wrapper_i_n_104,
      dout(10) => zynq_bd_C2C2_PHY_0_wrapper_i_n_105,
      dout(9) => zynq_bd_C2C2_PHY_0_wrapper_i_n_106,
      dout(8) => zynq_bd_C2C2_PHY_0_wrapper_i_n_107,
      dout(7) => zynq_bd_C2C2_PHY_0_wrapper_i_n_108,
      dout(6) => zynq_bd_C2C2_PHY_0_wrapper_i_n_109,
      dout(5) => zynq_bd_C2C2_PHY_0_wrapper_i_n_110,
      dout(4) => zynq_bd_C2C2_PHY_0_wrapper_i_n_111,
      dout(3) => zynq_bd_C2C2_PHY_0_wrapper_i_n_112,
      dout(2) => zynq_bd_C2C2_PHY_0_wrapper_i_n_113,
      dout(1) => zynq_bd_C2C2_PHY_0_wrapper_i_n_114,
      dout(0) => zynq_bd_C2C2_PHY_0_wrapper_i_n_115,
      enable_err_detect_i => enable_err_detect_i,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_cplllock(0) => gt_cplllock(0),
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => gt_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_txbufstatus(1 downto 0) => gt_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      hard_err_usr_reg_0 => \^channel_up_rx_if_reg\,
      hold_reg_reg => zynq_bd_C2C2_PHY_0_wrapper_i_n_129,
      illegal_btf_i => illegal_btf_i,
      in0 => fsm_resetdone,
      init_clk => init_clk,
      link_reset_out => \^link_reset_out\,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      refclk1_in => refclk1_in,
      rst_in_out_reg => rst_in_out_reg,
      rst_in_out_reg_0 => CLK,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg => check_polarity_i,
      s_level_out_d1_zynq_bd_C2C2_PHY_0_cdc_to_reg_0 => rx_polarity_i,
      scrambler(11) => zynq_bd_C2C2_PHY_0_wrapper_i_n_130,
      scrambler(10) => zynq_bd_C2C2_PHY_0_wrapper_i_n_131,
      scrambler(9) => zynq_bd_C2C2_PHY_0_wrapper_i_n_132,
      scrambler(8) => zynq_bd_C2C2_PHY_0_wrapper_i_n_133,
      scrambler(7) => zynq_bd_C2C2_PHY_0_wrapper_i_n_134,
      scrambler(6) => zynq_bd_C2C2_PHY_0_wrapper_i_n_135,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      stg5_reg => zynq_bd_C2C2_PHY_0_wrapper_i_n_123,
      sync_clk_out => sync_clk_out,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      tx_dst_rdy_n_r0 => \tx_stream_control_sm_i/tx_dst_rdy_n_r0\,
      tx_out_clk => tx_out_clk,
      tx_reset_i => tx_reset_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txn => txn,
      txp => txp,
      \txseq_counter_i_reg[1]_0\ => zynq_bd_C2C2_PHY_0_wrapper_i_n_121,
      wr_err_rd_clk_sync_reg => zynq_bd_C2C2_PHY_0_wrapper_i_n_127
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_support is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qplllock : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute DLY_FACTOR : integer;
  attribute DLY_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_support : entity is 16;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_support : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_support;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal bufg_gt_clr_delayed : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_1_n_0 : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_2_n_0 : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_3_n_0 : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_4_n_0 : STD_LOGIC;
  signal bufg_gt_clr_dly_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal bufg_gt_clr_out : STD_LOGIC;
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_reset_sync_n_0 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \^mmcm_not_locked_out2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stg5 : STD_LOGIC;
  signal \^sync_clk_out\ : STD_LOGIC;
  signal sysreset_from_support : STD_LOGIC;
  signal \^tx_out_clk\ : STD_LOGIC;
  signal \^user_clk_out\ : STD_LOGIC;
  signal \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bufg_gt_clr_delayed_i_3 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \bufg_gt_clr_dly_cnt[0]_i_1\ : label is "soft_lutpair168";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bufg_gt_clr_dly_cnt_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bufg_gt_clr_dly_cnt_reg[8]_i_1\ : label is 35;
begin
  gt_qplllock <= \<const0>\;
  gt_reset_out <= \^gt_reset_out\;
  mmcm_not_locked_out2 <= \^mmcm_not_locked_out2\;
  sync_clk_out <= \^sync_clk_out\;
  tx_out_clk <= \^tx_out_clk\;
  user_clk_out <= \^user_clk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
bufg_gt_clr_delayed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => bufg_gt_clr_delayed,
      I1 => bufg_gt_clr_delayed_i_2_n_0,
      I2 => bufg_gt_clr_delayed_i_3_n_0,
      I3 => bufg_gt_clr_delayed_i_4_n_0,
      O => bufg_gt_clr_delayed_i_1_n_0
    );
bufg_gt_clr_delayed_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(6),
      I1 => bufg_gt_clr_dly_cnt_reg(7),
      I2 => bufg_gt_clr_dly_cnt_reg(4),
      I3 => bufg_gt_clr_dly_cnt_reg(5),
      I4 => bufg_gt_clr_dly_cnt_reg(9),
      I5 => bufg_gt_clr_dly_cnt_reg(8),
      O => bufg_gt_clr_delayed_i_2_n_0
    );
bufg_gt_clr_delayed_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(1),
      I1 => bufg_gt_clr_dly_cnt_reg(0),
      I2 => bufg_gt_clr_dly_cnt_reg(3),
      I3 => bufg_gt_clr_dly_cnt_reg(2),
      O => bufg_gt_clr_delayed_i_3_n_0
    );
bufg_gt_clr_delayed_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(12),
      I1 => bufg_gt_clr_dly_cnt_reg(13),
      I2 => bufg_gt_clr_dly_cnt_reg(10),
      I3 => bufg_gt_clr_dly_cnt_reg(11),
      I4 => bufg_gt_clr_dly_cnt_reg(15),
      I5 => bufg_gt_clr_dly_cnt_reg(14),
      O => bufg_gt_clr_delayed_i_4_n_0
    );
bufg_gt_clr_delayed_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => bufg_gt_clr_delayed_i_1_n_0,
      PRE => bufg_gt_clr_out,
      Q => bufg_gt_clr_delayed
    );
\bufg_gt_clr_dly_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(0),
      O => p_0_in(0)
    );
\bufg_gt_clr_dly_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(0),
      Q => bufg_gt_clr_dly_cnt_reg(0)
    );
\bufg_gt_clr_dly_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(10),
      Q => bufg_gt_clr_dly_cnt_reg(10)
    );
\bufg_gt_clr_dly_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(11),
      Q => bufg_gt_clr_dly_cnt_reg(11)
    );
\bufg_gt_clr_dly_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(12),
      Q => bufg_gt_clr_dly_cnt_reg(12)
    );
\bufg_gt_clr_dly_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(13),
      Q => bufg_gt_clr_dly_cnt_reg(13)
    );
\bufg_gt_clr_dly_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(14),
      Q => bufg_gt_clr_dly_cnt_reg(14)
    );
\bufg_gt_clr_dly_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(15),
      Q => bufg_gt_clr_dly_cnt_reg(15)
    );
\bufg_gt_clr_dly_cnt_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_2\,
      CO(4) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_3\,
      CO(3) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_4\,
      CO(2) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_5\,
      CO(1) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_6\,
      CO(0) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => p_0_in(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => bufg_gt_clr_dly_cnt_reg(15 downto 9)
    );
\bufg_gt_clr_dly_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(1),
      Q => bufg_gt_clr_dly_cnt_reg(1)
    );
\bufg_gt_clr_dly_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(2),
      Q => bufg_gt_clr_dly_cnt_reg(2)
    );
\bufg_gt_clr_dly_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(3),
      Q => bufg_gt_clr_dly_cnt_reg(3)
    );
\bufg_gt_clr_dly_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(4),
      Q => bufg_gt_clr_dly_cnt_reg(4)
    );
\bufg_gt_clr_dly_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(5),
      Q => bufg_gt_clr_dly_cnt_reg(5)
    );
\bufg_gt_clr_dly_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(6),
      Q => bufg_gt_clr_dly_cnt_reg(6)
    );
\bufg_gt_clr_dly_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(7),
      Q => bufg_gt_clr_dly_cnt_reg(7)
    );
\bufg_gt_clr_dly_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(8),
      Q => bufg_gt_clr_dly_cnt_reg(8)
    );
\bufg_gt_clr_dly_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => bufg_gt_clr_dly_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_0\,
      CO(6) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_1\,
      CO(5) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_2\,
      CO(4) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_3\,
      CO(3) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_4\,
      CO(2) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_5\,
      CO(1) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_6\,
      CO(0) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_0_in(8 downto 1),
      S(7 downto 0) => bufg_gt_clr_dly_cnt_reg(8 downto 1)
    );
\bufg_gt_clr_dly_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(9),
      Q => bufg_gt_clr_dly_cnt_reg(9)
    );
clock_module_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_CLOCK_MODULE
     port map (
      CLK => \^user_clk_out\,
      bufg_gt_clr_delayed => bufg_gt_clr_delayed,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      sync_clk_out => \^sync_clk_out\,
      tx_out_clk => \^tx_out_clk\
    );
gt_reset_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync
     port map (
      D(0) => gt_reset_sync_n_0,
      init_clk => init_clk,
      pma_init => pma_init
    );
reset_pb_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_rst_sync_0
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      reset_pb => reset_pb
    );
support_reset_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_SUPPORT_RESET_LOGIC
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      \debounce_gt_rst_r_reg[0]_0\(0) => gt_reset_sync_n_0,
      \dly_gt_rst_r_reg[18]_0\ => \^gt_reset_out\,
      init_clk => init_clk,
      sysreset_from_support => sysreset_from_support
    );
zynq_bd_C2C2_PHY_0_core_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_core
     port map (
      AR(0) => bufg_gt_clr_out,
      CHANNEL_UP_RX_IF_reg => channel_up,
      CLK => \^user_clk_out\,
      SYSTEM_RESET_reg => sys_reset_out,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_cplllock(0) => gt_cplllock(0),
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => gt_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_txbufstatus(1 downto 0) => gt_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      gtwiz_userclk_rx_usrclk_out => gt_rxusrclk_out,
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up_flop_i => lane_up,
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => bufg_gt_clr_delayed,
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      power_down => power_down,
      refclk1_in => refclk1_in,
      rst_in_out_reg => \^gt_reset_out\,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk_out => \^sync_clk_out\,
      sysreset_from_support => sysreset_from_support,
      tx_out_clk => \^tx_out_clk\,
      txn => txn,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclk1_in : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qplllock : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute EGW_IS_PARENT_IP : integer;
  attribute EGW_IS_PARENT_IP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 1;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "aurora_64b66b_v12_0_14, Coregen v14.3_ip3, Number of lanes = 1, Line rate is double5.0Gbps, Reference Clock is double100.0MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_gt_qplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_mmcm_not_locked_out_UNCONNECTED : STD_LOGIC;
  attribute DLY_FACTOR : integer;
  attribute DLY_FACTOR of inst : label is 16;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
  gt_qplllock <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zynq_bd_C2C2_PHY_0_support
     port map (
      channel_up => channel_up,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_cplllock(0) => gt_cplllock(0),
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_qplllock => NLW_inst_gt_qplllock_UNCONNECTED,
      gt_reset_out => gt_reset_out,
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => gt_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxrate(2 downto 0) => B"000",
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_rxusrclk_out => gt_rxusrclk_out,
      gt_txbufstatus(1 downto 0) => gt_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up => lane_up(0),
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out => NLW_inst_mmcm_not_locked_out_UNCONNECTED,
      mmcm_not_locked_out2 => mmcm_not_locked_out,
      pma_init => pma_init,
      power_down => power_down,
      refclk1_in => refclk1_in,
      reset_pb => reset_pb,
      rxn => rxn(0),
      rxp => rxp(0),
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk_out => sync_clk_out,
      sys_reset_out => sys_reset_out,
      tx_out_clk => tx_out_clk,
      txn => txn(0),
      txp => txp(0),
      user_clk_out => user_clk_out
    );
end STRUCTURE;
