
---------- Begin Simulation Statistics ----------
final_tick                               1084977855500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    97272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14857.10                       # Real time elapsed on the host
host_tick_rate                               73027548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440973452                       # Number of instructions simulated
sim_ops                                    1445178442                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.084978                       # Number of seconds simulated
sim_ticks                                1084977855500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.574578                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              176309603                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           199052151                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25373237                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258990256                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21444017                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22214713                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          770696                       # Number of indirect misses.
system.cpu0.branchPred.lookups              332596615                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149206                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050459                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13292253                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655071                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32011620                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63498581                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518515                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572252                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1998123602                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.626374                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.359065                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1383147494     69.22%     69.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    365578242     18.30%     87.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90801886      4.54%     92.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84087511      4.21%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26648866      1.33%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8403969      0.42%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4688662      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2755352      0.14%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32011620      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1998123602                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112855                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818544                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697364                       # Number of loads committed
system.cpu0.commit.membars                    2104054                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104060      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530900     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747815     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256460     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572252                       # Class of committed instruction
system.cpu0.commit.refs                     536004303                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518515                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572252                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.728033                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.728033                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            275237261                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             12103470                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           172906252                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1343093777                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               780345517                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                944608774                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13300472                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15454247                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3635339                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  332596615                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242738118                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1238780042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7574968                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1371382627                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          395                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               50763034                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153913                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         752965178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         197753620                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.634624                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2017127363                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.680392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902501                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1039669572     51.54%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               733105665     36.34%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126255425      6.26%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96789941      4.80%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16572351      0.82%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2455184      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174122      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     475      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104628      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2017127363                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      143810084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13360584                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319219102                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.603557                       # Inst execution rate
system.cpu0.iew.exec_refs                   574898069                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150569602                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              223239134                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            424065176                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056750                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7420135                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151119249                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1315039278                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            424328467                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10786543                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1304248176                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                979523                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5691715                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13300472                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7836403                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       157433                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21074834                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        77469                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7715                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4516428                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35367812                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3812310                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7715                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       403954                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12956630                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                588632498                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1292043524                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841980                       # average fanout of values written-back
system.cpu0.iew.wb_producers                495616730                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.597909                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1292105209                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1596936086                       # number of integer regfile reads
system.cpu0.int_regfile_writes              832456805                       # number of integer regfile writes
system.cpu0.ipc                              0.578693                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.578693                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106154      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            720200537     54.77%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848665      0.90%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100414      0.16%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           428990033     32.62%     88.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149788866     11.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1315034719                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1517185                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001154                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 260915     17.20%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1012428     66.73%     83.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               243826     16.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1314445696                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4648826515                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1292043474                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1378513691                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1311878305                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1315034719                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160973                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63467023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           112633                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18899770                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2017127363                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.651934                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855739                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1095003156     54.29%     54.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          626973554     31.08%     85.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          210582790     10.44%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74901752      3.71%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7808153      0.39%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             687092      0.03%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             820880      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             202911      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             147075      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2017127363                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.608548                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11036234                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2475613                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           424065176                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151119249                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2061                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2160937447                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9018287                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              240330280                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543770                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7466060                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               795463119                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8818880                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20334                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1631105922                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1335967488                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          871592773                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                932373178                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18798176                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13300472                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35486993                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71048999                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1631105878                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        173321                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6213                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16335437                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6202                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3281156542                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2649159550                       # The number of ROB writes
system.cpu0.timesIdled                       22449884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2028                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.288700                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12272980                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14389925                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1792903                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17932638                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            667167                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         678995                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11828                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20938878                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41818                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050234                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1325274                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16230383                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1949279                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10736733                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67687592                       # Number of instructions committed
system.cpu1.commit.committedOps              68738036                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    305931707                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224684                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.933645                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277018141     90.55%     90.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14511405      4.74%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5327012      1.74%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4111216      1.34%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1122933      0.37%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       522491      0.17%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1044070      0.34%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       325160      0.11%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1949279      0.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    305931707                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075054                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65722447                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16753314                       # Number of loads committed
system.cpu1.commit.membars                    2100535                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100535      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43607555     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17803548     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5226254      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68738036                       # Class of committed instruction
system.cpu1.commit.refs                      23029814                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67687592                       # Number of Instructions Simulated
system.cpu1.committedOps                     68738036                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.568888                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.568888                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            246682139                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               496561                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11605120                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              83999854                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16865600                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40620958                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1326675                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1228924                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2677690                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20938878                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14630854                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289578592                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               325562                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      87988875                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3588612                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067707                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16800134                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12940147                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.284517                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         308173062                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.288931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.711610                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               250868859     81.41%     81.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36730117     11.92%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11821396      3.84%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7136303      2.32%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1088292      0.35%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  264593      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262573      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     918      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           308173062                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1083938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1388207                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17760557                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.246118                       # Inst execution rate
system.cpu1.iew.exec_refs                    25842532                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6629271                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              209516518                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19653896                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051150                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1375312                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6968546                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79448929                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19213261                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1312943                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76113669                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                885758                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4695813                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1326675                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6900691                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          712056                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31810                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1906                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10671                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2900582                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       692046                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1906                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       402233                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985974                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42930467                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75038214                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829968                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35630921                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242640                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75085614                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                96738646                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50264566                       # number of integer regfile writes
system.cpu1.ipc                              0.218872                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218872                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100757      2.71%      2.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49076591     63.38%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20600516     26.61%     92.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5648594      7.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77426612                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1450604                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018735                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 262189     18.07%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                954857     65.82%     83.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               233554     16.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              76776443                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         464601079                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75038202                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90161181                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76297120                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77426612                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151809                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10710892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           124217                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           391                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4784978                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    308173062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.251244                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.716802                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          259964001     84.36%     84.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30933646     10.04%     94.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10595339      3.44%     97.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3607618      1.17%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1974778      0.64%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             381137      0.12%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             446113      0.14%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             165481      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             104949      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      308173062                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.250363                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7310819                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          893773                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19653896                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6968546                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu1.numCycles                       309257000                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1860681979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              224653940                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45693624                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7028297                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18922056                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3272276                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32634                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105323348                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82446433                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55171249                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40437588                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12122008                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1326675                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22808157                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9477625                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105323336                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24646                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               878                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15318004                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           877                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   383456157                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161196827                       # The number of ROB writes
system.cpu1.timesIdled                          67735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.523657                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11365225                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13446206                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1643958                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16635630                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            614992                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         626211                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11219                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19362985                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31360                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050209                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1206226                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15106491                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1848169                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151349                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9882986                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64208491                       # Number of instructions committed
system.cpu2.commit.committedOps              65258907                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    290160451                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.224906                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.935467                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    262819440     90.58%     90.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13631176      4.70%     95.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5075791      1.75%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3962299      1.37%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978484      0.34%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       493321      0.17%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1039038      0.36%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       312733      0.11%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1848169      0.64%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    290160451                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014220                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62358120                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15864476                       # Number of loads committed
system.cpu2.commit.membars                    2100499                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100499      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41210230     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16914685     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5033349      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65258907                       # Class of committed instruction
system.cpu2.commit.refs                      21948046                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64208491                       # Number of Instructions Simulated
system.cpu2.committedOps                     65258907                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.568716                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.568716                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            234782205                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               461792                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10751808                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79226852                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15877331                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37876359                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1207525                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1145783                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2465853                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19362985                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13841121                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    274581846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               298578                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      82773150                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3290514                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066006                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15982122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11980217                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.282165                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         292209273                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.286865                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.705485                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               238218233     81.52%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34478681     11.80%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11144205      3.81%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6973083      2.39%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  998839      0.34%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  234858      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  161153      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           292209273                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1141063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1263540                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16518955                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.245689                       # Inst execution rate
system.cpu2.iew.exec_refs                    24529724                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6406671                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              197745511                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18488418                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051068                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1254154                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6733905                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75118393                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18123053                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1231528                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72072993                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                785490                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4673266                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1207525                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6759094                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        68530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          616340                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26644                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1910                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12520                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2623942                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       650335                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1910                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       357337                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        906203                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40914670                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71100047                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831667                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34027371                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242372                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71144084                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                91761985                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47758622                       # number of integer regfile writes
system.cpu2.ipc                              0.218880                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218880                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100714      2.87%      2.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46295150     63.15%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.02% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19477208     26.57%     92.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5431301      7.41%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73304521                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1418871                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019356                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 255502     18.01%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                935512     65.93%     83.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               227853     16.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              72622662                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         440347166                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71100035                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         84979185                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  71966741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73304521                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151652                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9859485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           110008                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           303                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4339595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    292209273                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.250863                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.715964                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          246347426     84.31%     84.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29826425     10.21%     94.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9669767      3.31%     97.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3394982      1.16%     98.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1931201      0.66%     99.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             356666      0.12%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             427887      0.15%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             161192      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              93727      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      292209273                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.249887                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7171464                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          906254                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18488418                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6733905                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu2.numCycles                       293350336                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1876590073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              213114359                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43505625                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7172880                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17853440                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3070048                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                30215                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             99603648                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77831773                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52201213                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37626126                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11788094                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1207525                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22377928                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8695588                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        99603636                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29895                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               867                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14742033                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           865                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   363453044                       # The number of ROB reads
system.cpu2.rob.rob_writes                  152337370                       # The number of ROB writes
system.cpu2.timesIdled                          69215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.622257                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10018323                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12125453                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1324022                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14760241                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            513640                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         523520                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            9880                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16988090                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18882                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050180                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           938899                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13571871                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1794124                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151304                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7895975                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58558854                       # Number of instructions committed
system.cpu3.commit.committedOps              59609247                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    258772436                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.230354                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.959170                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    234265178     90.53%     90.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12206924      4.72%     95.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4459671      1.72%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3446817      1.33%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       820730      0.32%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       456332      0.18%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1033662      0.40%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       288998      0.11%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1794124      0.69%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    258772436                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865877                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56857719                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14734212                       # Number of loads committed
system.cpu3.commit.membars                    2100473                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100473      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37258394     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15784392     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4465844      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59609247                       # Class of committed instruction
system.cpu3.commit.refs                      20250248                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58558854                       # Number of Instructions Simulated
system.cpu3.committedOps                     59609247                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.462816                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.462816                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            211053963                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               404945                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9492711                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70641911                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13291067                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 32750590                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                939829                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1021849                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2365430                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16988090                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12303339                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    245258847                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               231186                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73513042                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                2649908                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065004                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13817048                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10531963                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.281296                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         260400879                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.286347                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.705273                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               212389070     81.56%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30608767     11.75%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10047042      3.86%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6068790      2.33%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  932039      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  203874      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151101      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     186      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           260400879                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         936504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              984983                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14713498                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.249159                       # Inst execution rate
system.cpu3.iew.exec_refs                    22356382                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5727719                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              173985297                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16847010                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051096                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           977874                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5953198                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67484178                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16628663                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           960104                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65114632                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                891696                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4946355                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                939829                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7149791                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        64380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          516089                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22292                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1132                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10807                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2112798                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       437162                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1132                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       252861                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        732122                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37571677                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64325110                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.837785                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31476991                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.246138                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64362235                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82655213                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43370978                       # number of integer regfile writes
system.cpu3.ipc                              0.224074                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.224074                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100682      3.18%      3.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41333372     62.56%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17911460     27.11%     92.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4729074      7.16%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66074736                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1398710                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021169                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 252335     18.04%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                923745     66.04%     84.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               222626     15.92%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65372748                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         394051846                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64325098                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75359908                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64332512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66074736                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151666                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7874930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           102813                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3385488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    260400879                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.253742                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.724169                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          219122598     84.15%     84.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27126346     10.42%     94.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8336307      3.20%     97.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2958185      1.14%     98.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1863999      0.72%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             338705      0.13%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             414364      0.16%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             157484      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              82891      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      260400879                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.252833                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6884729                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          783575                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16847010                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5953198                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu3.numCycles                       261337383                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1908602506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              189628685                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39890052                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6982040                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15079767                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2754602                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                27044                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88670157                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69562402                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46850340                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32864378                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11850055                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                939829                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             21854022                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6960288                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88670145                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         34198                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               927                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14045354                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           922                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   324482364                       # The number of ROB reads
system.cpu3.rob.rob_writes                  136642377                       # The number of ROB writes
system.cpu3.timesIdled                          47627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          9671859                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               226741                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10191972                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                245560                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13328276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26586457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1046313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       148196                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     54749146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5466912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    110262547                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5615108                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10326480                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3770235                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9487829                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              987                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            680                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2999741                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2999705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10326480                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           475                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39912613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39912613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1094170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1094170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1402                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13328363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13328363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13328363                       # Request fanout histogram
system.membus.respLayer1.occupancy        68710919282                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44613623764                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7327949496.093750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   46151531897.211205                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 458717947500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147000320000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 937977535500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13751830                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13751830                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13751830                       # number of overall hits
system.cpu2.icache.overall_hits::total       13751830                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        89290                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         89290                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        89290                       # number of overall misses
system.cpu2.icache.overall_misses::total        89290                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1724076500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1724076500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1724076500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1724076500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13841120                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13841120                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13841120                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13841120                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006451                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006451                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006451                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006451                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19308.729981                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19308.729981                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19308.729981                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19308.729981                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          313                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.083333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80699                       # number of writebacks
system.cpu2.icache.writebacks::total            80699                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8559                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8559                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80731                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80731                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80731                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80731                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1534878000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1534878000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1534878000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1534878000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005833                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005833                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005833                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005833                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19012.250561                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19012.250561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19012.250561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19012.250561                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80699                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13751830                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13751830                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        89290                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        89290                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1724076500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1724076500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13841120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13841120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19308.729981                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19308.729981                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8559                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8559                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80731                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80731                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1534878000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1534878000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005833                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005833                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19012.250561                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19012.250561                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990321                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13374519                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80699                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           165.733392                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        325230000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990321                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999698                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999698                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27762971                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27762971                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17882019                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17882019                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17882019                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17882019                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4365705                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4365705                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4365705                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4365705                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 497663286943                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 497663286943                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 497663286943                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 497663286943                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22247724                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22247724                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22247724                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22247724                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.196232                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.196232                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.196232                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.196232                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113993.796407                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113993.796407                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113993.796407                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113993.796407                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5970929                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       420862                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            73462                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4311                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.279151                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    97.625145                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1374853                       # number of writebacks
system.cpu2.dcache.writebacks::total          1374853                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3404478                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3404478                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3404478                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3404478                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       961227                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       961227                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       961227                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       961227                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 101653492830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 101653492830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 101653492830                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 101653492830                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 105753.888343                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105753.888343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 105753.888343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105753.888343                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1374853                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14692933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14692933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2521856                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2521856                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 256136580500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 256136580500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17214789                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17214789                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.146494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.146494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101566.695521                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101566.695521                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1985441                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1985441                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       536415                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       536415                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48488314500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48488314500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90393.285982                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90393.285982                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3189086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3189086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1843849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1843849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 241526706443                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 241526706443                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032935                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032935                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.366357                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.366357                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 130990.502174                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 130990.502174                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1419037                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1419037                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  53165178330                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  53165178330                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084406                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084406                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125149.897672                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125149.897672                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          220                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5607000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5607000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.398551                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.398551                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25486.363636                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25486.363636                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          109                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.197464                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.197464                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33779.816514                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33779.816514                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1321500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1321500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447090                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447090                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7819.526627                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7819.526627                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1178500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1178500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.433862                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.433862                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7185.975610                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7185.975610                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       490500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       490500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634823                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634823                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415386                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415386                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49364873500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49364873500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395527                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395527                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118840.965993                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118840.965993                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415386                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415386                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48949487500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48949487500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395527                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395527                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117840.965993                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117840.965993                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.830536                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19893164                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1376461                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.452399                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        325241500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.830536                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.869704                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.869704                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         47974219                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        47974219                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8153662525.641026                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   48231599219.457176                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 458717965000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   130999340000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 953978515500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12246766                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12246766                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12246766                       # number of overall hits
system.cpu3.icache.overall_hits::total       12246766                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56573                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56573                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56573                       # number of overall misses
system.cpu3.icache.overall_misses::total        56573                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1236021999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1236021999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1236021999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1236021999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12303339                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12303339                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12303339                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12303339                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004598                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004598                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004598                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004598                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21848.266823                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21848.266823                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21848.266823                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21848.266823                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          591                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.214286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52802                       # number of writebacks
system.cpu3.icache.writebacks::total            52802                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3739                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3739                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3739                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3739                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52834                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52834                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52834                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52834                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1114904999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1114904999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1114904999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1114904999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004294                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004294                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004294                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004294                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21102.036548                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21102.036548                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21102.036548                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21102.036548                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52802                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12246766                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12246766                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56573                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56573                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1236021999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1236021999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12303339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12303339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004598                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004598                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21848.266823                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21848.266823                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3739                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3739                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52834                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52834                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1114904999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1114904999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004294                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004294                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21102.036548                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21102.036548                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990203                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11846000                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52802                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           224.347563                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        330721000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990203                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24659512                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24659512                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16094648                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16094648                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16094648                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16094648                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4214564                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4214564                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4214564                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4214564                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 488605307695                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 488605307695                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 488605307695                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 488605307695                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20309212                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20309212                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20309212                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20309212                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.207520                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.207520                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.207520                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.207520                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 115932.587023                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115932.587023                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 115932.587023                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115932.587023                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5743284                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       431536                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            68753                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4175                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    83.535031                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   103.361916                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1254326                       # number of writebacks
system.cpu3.dcache.writebacks::total          1254326                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3317711                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3317711                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3317711                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3317711                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       896853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       896853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       896853                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       896853                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  95440070052                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  95440070052                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  95440070052                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  95440070052                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044160                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044160                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044160                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044160                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106416.625748                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106416.625748                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106416.625748                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106416.625748                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1254326                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13393309                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13393309                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2450491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2450491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 252489257500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 252489257500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15843800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15843800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.154666                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.154666                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103036.190502                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103036.190502                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1939684                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1939684                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       510807                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       510807                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46890411000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46890411000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 91796.727531                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91796.727531                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2701339                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2701339                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1764073                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1764073                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 236116050195                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 236116050195                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4465412                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4465412                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.395053                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.395053                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 133847.097141                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 133847.097141                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1378027                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1378027                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386046                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386046                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  48549659052                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  48549659052                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086452                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086452                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125761.331686                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125761.331686                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          230                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7132500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7132500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.404218                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.404218                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31010.869565                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31010.869565                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.182777                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.182777                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38038.461538                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38038.461538                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1737500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1737500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          401                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          401                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.453865                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.453865                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9546.703297                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9546.703297                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1588500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1588500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.441397                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.441397                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8974.576271                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8974.576271                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       686000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       686000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       658000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       658000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691164                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691164                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359016                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359016                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41048457500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41048457500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050180                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050180                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341861                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341861                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 114336.011487                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 114336.011487                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359015                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359015                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  40689441500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  40689441500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341860                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341860                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 113336.327173                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 113336.327173                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.304027                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18040764                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1255712                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.366960                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        330732500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.304027                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.853251                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.853251                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43976461                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43976461                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    501016444.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   603050353.897865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       226000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1388751000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1080468707500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4509148000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    210971116                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       210971116                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    210971116                       # number of overall hits
system.cpu0.icache.overall_hits::total      210971116                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31767001                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31767001                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31767001                       # number of overall misses
system.cpu0.icache.overall_misses::total     31767001                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 404463707496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 404463707496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 404463707496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 404463707496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242738117                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242738117                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242738117                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242738117                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.130869                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.130869                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.130869                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.130869                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12732.196769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12732.196769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12732.196769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12732.196769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3503                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.372881                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     28624660                       # number of writebacks
system.cpu0.icache.writebacks::total         28624660                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3142308                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3142308                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3142308                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3142308                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     28624693                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     28624693                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     28624693                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     28624693                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 349466828997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 349466828997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 349466828997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 349466828997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.117924                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.117924                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.117924                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.117924                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12208.579110                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12208.579110                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12208.579110                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12208.579110                       # average overall mshr miss latency
system.cpu0.icache.replacements              28624660                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    210971116                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      210971116                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31767001                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31767001                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 404463707496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 404463707496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242738117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242738117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.130869                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.130869                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12732.196769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12732.196769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3142308                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3142308                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     28624693                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     28624693                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 349466828997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 349466828997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.117924                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.117924                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12208.579110                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12208.579110                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          239594367                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         28624660                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.370208                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        514100926                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       514100926                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    512736496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       512736496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    512736496                       # number of overall hits
system.cpu0.dcache.overall_hits::total      512736496                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31654756                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31654756                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31654756                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31654756                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1084334037309                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1084334037309                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1084334037309                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1084334037309                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    544391252                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    544391252                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    544391252                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    544391252                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058147                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058147                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058147                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058147                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34255.011705                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34255.011705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34255.011705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34255.011705                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11534713                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       358612                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           172092                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3569                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.026434                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.479686                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22199378                       # number of writebacks
system.cpu0.dcache.writebacks::total         22199378                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9919788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9919788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9919788                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9919788                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21734968                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21734968                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21734968                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21734968                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 433688920581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 433688920581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 433688920581                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 433688920581                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039925                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039925                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039925                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039925                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19953.510885                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19953.510885                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19953.510885                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19953.510885                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22199378                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    373646669                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      373646669                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24492153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24492153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 685940110000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 685940110000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    398138822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    398138822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28006.525600                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28006.525600                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5261344                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5261344                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19230809                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19230809                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 332375904000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 332375904000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048302                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048302                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17283.511266                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17283.511266                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139089827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139089827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7162603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7162603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 398393927309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 398393927309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252430                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252430                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048974                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048974                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55621.388943                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55621.388943                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4658444                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4658444                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2504159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2504159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 101313016581                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 101313016581                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40457.900869                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40457.900869                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2343                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2343                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1807                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1807                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11759500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11759500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435422                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435422                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6507.747648                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6507.747648                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1151500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1151500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008916                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008916                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 31121.621622                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31121.621622                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3320000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3320000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4048                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4048                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074111                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074111                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11066.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11066.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          293                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          293                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3027000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3027000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072381                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072381                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10331.058020                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10331.058020                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584715                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584715                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465744                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465744                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  55414559500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  55414559500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443372                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443372                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 118980.726536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 118980.726536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465744                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465744                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54948815500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54948815500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443372                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443372                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 117980.726536                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 117980.726536                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994064                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          535528342                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22200475                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.122382                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994064                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999815                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999815                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1113100325                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1113100325                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            28572967                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20430426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               75630                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              238208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75765                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              228797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48630                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              230005                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49900428                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           28572967                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20430426                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              75630                       # number of overall hits
system.l2.overall_hits::.cpu1.data             238208                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75765                       # number of overall hits
system.l2.overall_hits::.cpu2.data             228797                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48630                       # number of overall hits
system.l2.overall_hits::.cpu3.data             230005                       # number of overall hits
system.l2.overall_hits::total                49900428                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1768054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1214817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1146108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1024303                       # number of demand (read+write) misses
system.l2.demand_misses::total                5218764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51723                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1768054                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4589                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1214817                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4966                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1146108                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4204                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1024303                       # number of overall misses
system.l2.overall_misses::total               5218764                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4785351485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 198095937160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    499322492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 153447609797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    545312987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 145302998190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    475250988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 131026849801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     634178632900                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4785351485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 198095937160                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    499322492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 153447609797                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    545312987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 145302998190                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    475250988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 131026849801                       # number of overall miss cycles
system.l2.overall_miss_latency::total    634178632900                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        28624690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22198480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           80219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1453025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1374905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1254308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55119192                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       28624690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22198480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          80219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1453025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1374905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1254308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55119192                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079648                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.057206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.836061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.061513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.833591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.079570                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.816628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094681                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079648                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.057206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.836061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.061513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.833591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.079570                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.816628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094681                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92518.830791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112041.791235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 108808.562214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126313.354025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 109809.300644                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126779.499131                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 113047.333016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 127918.057256                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 121518.933008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92518.830791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112041.791235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 108808.562214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126313.354025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 109809.300644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126779.499131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 113047.333016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 127918.057256                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 121518.933008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1347656                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     30846                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.689814                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8034665                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3770236                       # number of writebacks
system.l2.writebacks::total                   3770236                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         329937                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            441                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         145416                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         145288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            348                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         143657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              765762                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        329937                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           441                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        145416                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        145288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           348                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        143657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             765762                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        51493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1438117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1069401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1000820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       880646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4453002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        51493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1438117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1069401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1000820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       880646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8962496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13415498                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4253755487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 154611815369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    426497992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 125186189086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    467276990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 118103265950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    411062992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 105085465536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 508545329402                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4253755487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 154611815369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    426497992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 125186189086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    467276990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 118103265950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    411062992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 105085465536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 911157883743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1419703213145                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.051708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.735983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.056001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.727919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.072983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.702097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.051708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.735983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.056001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.727919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.072983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.702097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243391                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82608.422252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 107509.900355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 102820.152363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117061.971221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 103356.998452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118006.500619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 106603.473029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119327.704362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114202.807320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82608.422252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 107509.900355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 102820.152363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117061.971221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 103356.998452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118006.500619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 106603.473029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119327.704362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101663.407576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105825.606559                       # average overall mshr miss latency
system.l2.replacements                       18742819                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5742707                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5742707                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5742708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5742708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     48927437                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48927437                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     48927438                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48927438                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8962496                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8962496                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 911157883743                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 911157883743                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101663.407576                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101663.407576                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   45                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                163                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       272500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.741935                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.783654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6703.703704                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1109.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   663.043478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1671.779141                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       542500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       709000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1115000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       934500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3301000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.771429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.725806                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.774038                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.592593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20257.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20648.148148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20766.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20503.105590                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              137                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       162500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       162500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.865854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.741935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.805882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5078.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1186.131387                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          136                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1418500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       468000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       631000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2735500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.865854                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.647059                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.741935                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.775000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19978.873239                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20347.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20354.838710                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20113.970588                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1844027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            61466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            64790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            75650                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2045933                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1124320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         830152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         774164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         668327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3396963                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 130903651328                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 106485349089                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  99798102340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  86954655410                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424141758167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2968347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       838954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       743977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5442896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.378770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.931062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.922773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.898317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.624109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116429.176149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128272.110516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128910.802285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130107.949267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124859.104490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       193497                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        76795                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        76531                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        75791                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           422614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       930823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       753357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       697633                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       592536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2974349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103449161562                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  89284174355                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  83382035115                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71632375168                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 347747746200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.313583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.831551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.796444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.546464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111137.307052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118515.092254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119521.345915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120891.178204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116915.582603                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      28572967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         75630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28772992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4785351485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    499322492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    545312987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    475250988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6305237952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     28624690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        80219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       28838474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.057206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.061513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.079570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92518.830791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 108808.562214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 109809.300644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 113047.333016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96289.636114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          441                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          445                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          348                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1464                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        51493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        64018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4253755487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    426497992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    467276990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    411062992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5558593461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.051708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.056001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.072983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82608.422252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 102820.152363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 103356.998452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 106603.473029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86828.602284                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18586399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       176742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       164007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       154355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19081503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       643734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       384665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       371944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       355976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1756319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67192285832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46962260708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45504895850                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44072194391                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 203731636781                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19230133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       561407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       535951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20837822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.685180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.693989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.697539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104378.960614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122086.128730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122343.406131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123806.645367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115999.221543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       136440                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        68621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        68757                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        67866                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       341684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       507294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       316044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       303187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       288110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1414635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51162653807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35902014731                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  34721230835                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  33453090368                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155238989741                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.562950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.565699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.564555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100854.048751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113598.153203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114520.843028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116112.215362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109737.840320                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          143                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               219                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          384                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          158                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          142                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             831                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8315456                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5882966                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      6701964                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      7005456                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27905842                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          527                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          194                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          158                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1050                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.728653                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.814433                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.859649                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.898734                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.791429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21654.833333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 37233.962025                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 45591.591837                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 49334.197183                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33581.037304                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           77                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           79                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          360                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          260                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5215731                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1655990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1395490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1281987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9549198                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.493359                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.417526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.397661                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.392405                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.448571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20060.503846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20444.320988                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20521.911765                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20677.209677                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20274.305732                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999947                       # Cycle average of tags in use
system.l2.tags.total_refs                   117896857                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18743394                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.290048                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.702670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.053355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.005665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.506357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.043735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.469313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.032327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.400439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.773599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.464104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.308962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 897069610                       # Number of tag accesses
system.l2.tags.data_accesses                897069610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3295616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92616064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        265472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      68868736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        289344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      64484736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        246848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      56812800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    565996224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          852875840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3295616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       265472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       289344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       246848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4097280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241295040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241295040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          51494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1447126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1076074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1007574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         887700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8843691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13326185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3770235                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3770235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3037496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         85362170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           244680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63474785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           266682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59434149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           227514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52363096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    521666153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             786076726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3037496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       244680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       266682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       227514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3776372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222396281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222396281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222396281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3037496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        85362170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          244680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63474785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          266682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59434149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          227514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52363096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    521666153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1008473007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3743869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     51494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1417031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1069088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    999163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    877360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8839497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003081478750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231603                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231603                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20751909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3534567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13326186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3770236                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13326186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3770236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  60027                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26367                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            790886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            804016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            866006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1045327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            810173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            817283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            817091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            807407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            806285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            789080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           912983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           786531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           800680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           799186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           797820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           815405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           239184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233604                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 703788330710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66330795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            952528811960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53051.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71801.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9616228                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1636186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13326186                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3770236                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1021961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1178634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1430372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1391075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1430368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1413505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1183588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1009396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  797183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  549632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 495029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 514059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 343007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 209682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 125749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  71976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  48012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 124476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 229434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 244825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 248274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  28919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  31433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  34128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  34339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     42                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5757591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.079012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.918593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.630273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1963213     34.10%     34.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2927838     50.85%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       401594      6.98%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       193883      3.37%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51405      0.89%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26021      0.45%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21630      0.38%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16613      0.29%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155394      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5757591                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.279711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.446920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.269509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231598    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231603                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.153477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.641700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215344     92.98%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1026      0.44%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10556      4.56%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3342      1.44%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              892      0.39%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              265      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              114      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231603                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              849034176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3841728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239606400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               852875904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241295104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    786.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1084977847500                       # Total gap between requests
system.mem_ctrls.avgGap                      63462.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3295616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     90689984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       265472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     68421632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       289344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     63946432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       246848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     56151040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    565727808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239606400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3037496.095697964076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83586944.692255049944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 244679.648210571235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63062699.070912048221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 266681.940588233527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58938006.592338234186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 227514.320913252945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51753166.864519476891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 521418759.961041390896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220839898.976168543100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        51494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1447127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1076074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1007574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       887700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8843691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3770236                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2117808404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  94585881158                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    250840700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80263090017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    276052208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  76060307757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    248010432                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  68095882885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 630630938399                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26207487108800                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41127.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65361.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     60472.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74588.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     61059.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75488.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     64301.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     76710.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71308.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6951152.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20315713320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10798046325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46466905800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9790256160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85647010800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     170203821720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     273301962720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       616523716845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.236221                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 708450536978                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36229700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 340297618522                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20793514980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11052011520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48253469460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9752640840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85647010800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287191213380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     174786264480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       637476125460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.547591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 451053806011                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36229700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 597694349489                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6643072717.857142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   44165248073.628616                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 458717590500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154947675000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 930030180500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14543143                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14543143                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14543143                       # number of overall hits
system.cpu1.icache.overall_hits::total       14543143                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        87711                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         87711                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        87711                       # number of overall misses
system.cpu1.icache.overall_misses::total        87711                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1660714000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1660714000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1660714000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1660714000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14630854                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14630854                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14630854                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14630854                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005995                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005995                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005995                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005995                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18933.930750                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18933.930750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18933.930750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18933.930750                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          509                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.555556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        80187                       # number of writebacks
system.cpu1.icache.writebacks::total            80187                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7492                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7492                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7492                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7492                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        80219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        80219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        80219                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        80219                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1488449000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1488449000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1488449000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1488449000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005483                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005483                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005483                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005483                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18554.818684                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18554.818684                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18554.818684                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18554.818684                       # average overall mshr miss latency
system.cpu1.icache.replacements                 80187                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14543143                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14543143                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        87711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        87711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1660714000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1660714000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14630854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14630854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005995                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005995                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18933.930750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18933.930750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7492                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7492                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        80219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        80219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1488449000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1488449000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005483                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005483                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18554.818684                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18554.818684                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990449                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14159619                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80187                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.582476                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        319259000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990449                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29341927                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29341927                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18907688                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18907688                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18907688                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18907688                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4528816                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4528816                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4528816                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4528816                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 514923934030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 514923934030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 514923934030                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 514923934030                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23436504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23436504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23436504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23436504                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193238                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193238                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193238                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193238                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113699.460086                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113699.460086                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113699.460086                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113699.460086                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5936871                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       406051                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            73551                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4315                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.717747                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.102202                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1453041                       # number of writebacks
system.cpu1.dcache.writebacks::total          1453041                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3520387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3520387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3520387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3520387                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1008429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1008429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1008429                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1008429                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 106201373641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 106201373641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 106201373641                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 106201373641                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043028                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043028                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043028                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043028                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105313.684594                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105313.684594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105313.684594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105313.684594                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1453041                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15597319                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15597319                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2613348                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2613348                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 263490829000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 263490829000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18210667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18210667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100825.006467                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100825.006467                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2051507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2051507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       561841                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       561841                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50145748000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50145748000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030852                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030852                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89252.560778                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89252.560778                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3310369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3310369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1915468                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1915468                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 251433105030                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 251433105030                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225837                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225837                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.366538                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.366538                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131264.581309                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131264.581309                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1468880                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1468880                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446588                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446588                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56055625641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56055625641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125519.775814                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125519.775814                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          257                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          257                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6168500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6168500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.454867                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.454867                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24001.945525                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24001.945525                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.240708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.240708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28257.352941                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28257.352941                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       899000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       899000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.397183                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.397183                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6375.886525                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6375.886525                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       770000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       770000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.388732                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.388732                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5579.710145                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5579.710145                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       129500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       129500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       120500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       120500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603797                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603797                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446437                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446437                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  53226579000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  53226579000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 119225.285987                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 119225.285987                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446437                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446437                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52780142000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52780142000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 118225.285987                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 118225.285987                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.270854                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20965624                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1454747                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.411870                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        319270500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.270854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.945964                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.945964                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50430091                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50430091                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1084977855500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49678708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9512944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49377238                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14972583                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14362949                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1031                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           714                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1745                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5446173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5446172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      28838477                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20840232                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1050                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1050                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     85874042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66599540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       240625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4361474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       242161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4126926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       158470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3765065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165368303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3663958336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2841462912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10265984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185988352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10331520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175984576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6760704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160552576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7055304960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33112887                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241663232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88239973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082731                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81957893     92.88%     92.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5748171      6.51%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 138164      0.16%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 307293      0.35%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  88446      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88239973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       110258382133                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2067189105                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         121386837                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1885891994                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79476481                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33305105248                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       42950229558                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2184500748                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         120610378                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1128043314000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 996025                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   998827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1549.65                       # Real time elapsed on the host
host_tick_rate                               27790497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543487481                       # Number of instructions simulated
sim_ops                                    1547828443                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043065                       # Number of seconds simulated
sim_ticks                                 43065458500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.043588                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14524445                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14664700                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1771005                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18194389                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             23272                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          38660                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15388                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18307905                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7190                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2177                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1760340                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7237237                       # Number of branches committed
system.cpu0.commit.bw_lim_events               309740                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          72460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24539662                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26620540                       # Number of instructions committed
system.cpu0.commit.committedOps              26653641                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     74424163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.358132                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.942841                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     58945287     79.20%     79.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10136820     13.62%     92.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3044712      4.09%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       731306      0.98%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       668822      0.90%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       456690      0.61%     99.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       118681      0.16%     99.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        12105      0.02%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       309740      0.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     74424163                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44216                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26586060                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5590513                       # Number of loads committed
system.cpu0.commit.membars                      49765                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        50188      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18213349     68.33%     68.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5592290     20.98%     89.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2789640     10.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26653641                       # Class of committed instruction
system.cpu0.commit.refs                       8382552                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26620540                       # Number of Instructions Simulated
system.cpu0.committedOps                     26653641                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.198369                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.198369                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             28247276                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                11132                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13072369                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57117982                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7369820                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 40581527                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1762318                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24021                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               726804                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18307905                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4575766                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     70532685                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                46713                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          435                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63816271                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          974                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3546094                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        46                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.branchRate                 0.215027                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6380351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14547717                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.749525                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          78687745                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.812258                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.768891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                28651892     36.41%     36.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38663298     49.14%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9229027     11.73%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2012376      2.56%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   52338      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14093      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   15869      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9557      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   39295      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            78687745                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1908                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1350                       # number of floating regfile writes
system.cpu0.idleCycles                        6454571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2018056                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12159636                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.528231                       # Inst execution rate
system.cpu0.iew.exec_refs                    14914498                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4602486                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17100637                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10458676                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             36844                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1174523                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5693507                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51163944                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10312012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1339007                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44974813                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 84872                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2724709                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1762318                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2904432                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        44245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            7215                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4868163                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2901468                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           273                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       917630                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1100426                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 23315691                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42735767                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745041                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 17371135                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.501933                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      43805444                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65915459                       # number of integer regfile reads
system.cpu0.int_regfile_writes               27039763                       # number of integer regfile writes
system.cpu0.ipc                              0.312659                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.312659                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            51992      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30941990     66.81%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5530      0.01%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1382      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                859      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10449060     22.56%     89.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4861620     10.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            434      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           290      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46313820                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2309                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4583                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2213                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2451                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     269949                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005829                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 224970     83.34%     83.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    55      0.02%     83.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    113      0.04%     83.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     83.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 20227      7.49%     90.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                24521      9.08%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               42      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46529468                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         171784121                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42733554                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         75672062                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51052017                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46313820                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             111927                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24510305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           203370                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         39467                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11645761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     78687745                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.588577                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.919089                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46928038     59.64%     59.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           22638035     28.77%     88.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6102471      7.76%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1453655      1.85%     98.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1083907      1.38%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             198210      0.25%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             212084      0.27%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              60064      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11281      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       78687745                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543958                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            71717                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11101                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10458676                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5693507                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3968                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        85142316                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      988607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20900618                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16617843                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                531213                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9200073                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1332690                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10717                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81728080                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54558181                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           32896336                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39070717                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                748885                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1762318                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2975573                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16278497                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1977                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81726103                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4778446                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             34302                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2113152                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         34567                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   125286601                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106651782                       # The number of ROB writes
system.cpu0.timesIdled                          77535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1726                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.762207                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14586340                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14621108                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1725074                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17866951                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9145                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14500                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5355                       # Number of indirect misses.
system.cpu1.branchPred.lookups               17931197                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          952                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1903                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1704186                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7032413                       # Number of branches committed
system.cpu1.commit.bw_lim_events               286233                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          66602                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23985826                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25416372                       # Number of instructions committed
system.cpu1.commit.committedOps              25447929                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     69793913                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.364615                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54904279     78.67%     78.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9786600     14.02%     92.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2896610      4.15%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       779154      1.12%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       589847      0.85%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       435793      0.62%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       105349      0.15%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10048      0.01%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       286233      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     69793913                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11433                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25390181                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5401007                       # Number of loads committed
system.cpu1.commit.membars                      47413                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        47413      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17619430     69.24%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5402910     21.23%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2377756      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25447929                       # Class of committed instruction
system.cpu1.commit.refs                       7780666                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25416372                       # Number of Instructions Simulated
system.cpu1.committedOps                     25447929                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.974159                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.974159                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             25816756                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                21065                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13074146                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55319934                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6023887                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39721650                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1705105                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                46875                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               694083                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   17931197                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4486258                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     67288431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                35916                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62003802                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3451986                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.237209                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4947013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14595485                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.820239                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          73961481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.840720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764689                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                25140306     33.99%     33.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37899354     51.24%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8848763     11.96%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1952830      2.64%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   31683      0.04%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7326      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   40562      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6438      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34219      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            73961481                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1630840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1952483                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11906858                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.574540                       # Inst execution rate
system.cpu1.iew.exec_refs                    14080743                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4061757                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16329885                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10169227                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             35014                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1166458                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5085911                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49403914                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10018986                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1276900                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43430840                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84335                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2182025                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1705105                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2365591                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21068                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             225                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4768220                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2706252                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       846619                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1105864                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22784137                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41326411                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.745501                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16985604                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.546701                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      42343092                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63650862                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26354575                       # number of integer regfile writes
system.cpu1.ipc                              0.336230                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.336230                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            48328      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30242635     67.65%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 672      0.00%     67.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10152913     22.71%     90.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4262912      9.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44707740                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     243590                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005448                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 228150     93.66%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 14820      6.08%     99.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  620      0.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44903002                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         163819845                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41326411                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73359903                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49296570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44707740                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             107344                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23955985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           199294                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         40742                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11091492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     73961481                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.604473                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.923630                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43275825     58.51%     58.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21818300     29.50%     88.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5986979      8.09%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1407644      1.90%     98.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1032512      1.40%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             159747      0.22%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             210863      0.29%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              58299      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11312      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       73961481                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.591432                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            44566                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1388                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10169227                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5085911                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    915                       # number of misc regfile reads
system.cpu1.numCycles                        75592321                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10461770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19578750                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16012804                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                521932                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7801665                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1245980                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8631                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             78988446                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52769760                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32118022                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38230891                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                122750                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1705105                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2261223                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16105218                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        78988446                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4383847                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             34593                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1856866                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         34590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   118936326                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103036562                       # The number of ROB writes
system.cpu1.timesIdled                          16501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.687752                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14552420                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14598002                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1524499                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16783743                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              7170                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15321                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            8151                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16844892                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          985                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1964                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1496418                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7043923                       # Number of branches committed
system.cpu2.commit.bw_lim_events               345541                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          72554                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22114592                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25300319                       # Number of instructions committed
system.cpu2.commit.committedOps              25334797                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     68796177                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.368259                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.976849                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     54328376     78.97%     78.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9566583     13.91%     92.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2532619      3.68%     96.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       948525      1.38%     97.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       408231      0.59%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       550055      0.80%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       103855      0.15%     99.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        12392      0.02%     99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       345541      0.50%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68796177                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11484                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25272875                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5414078                       # Number of loads committed
system.cpu2.commit.membars                      51753                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        51753      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17651013     69.67%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5416042     21.38%     91.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2215569      8.75%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25334797                       # Class of committed instruction
system.cpu2.commit.refs                       7631611                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25300319                       # Number of Instructions Simulated
system.cpu2.committedOps                     25334797                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.932929                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.932929                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             26337437                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                28290                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13049032                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52495839                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6310830                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37812644                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1497408                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                68621                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               651042                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16844892                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5087989                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     65530790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                36936                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58717705                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3050978                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.227008                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5553030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14559590                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.791301                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          72609361                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.811584                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.761939                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                26249044     36.15%     36.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                35859263     49.39%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8821404     12.15%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1549272      2.13%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   26845      0.04%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   12876      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   55739      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6806      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28112      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72609361                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1594690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1710686                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11577281                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.567048                       # Inst execution rate
system.cpu2.iew.exec_refs                    13444413                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3719813                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               16524522                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9852686                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42522                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           923385                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4500883                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47418285                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9724600                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1138799                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42077268                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 80607                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2286071                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1497408                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2455697                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22569                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             229                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4438608                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2283350                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       642480                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1068206                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 22291879                       # num instructions consuming a value
system.cpu2.iew.wb_count                     40258115                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.742176                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16544504                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.542533                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41159570                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61628069                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25839800                       # number of integer regfile writes
system.cpu2.ipc                              0.340956                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.340956                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            52741      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29483903     68.22%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 816      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     68.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9848488     22.79%     91.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3829839      8.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43216067                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     259548                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.006006                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 242496     93.43%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     93.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 16402      6.32%     99.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  650      0.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43422874                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         159485238                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     40258115                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69501775                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47290981                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43216067                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             127304                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22083488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           184195                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         54750                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9632293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     72609361                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.595186                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.933853                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43273626     59.60%     59.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           20764310     28.60%     88.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5703092      7.85%     96.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1252169      1.72%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1166550      1.61%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             149007      0.21%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             236641      0.33%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              53743      0.07%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              10223      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72609361                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.582395                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            55148                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2522                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9852686                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4500883                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    988                       # number of misc regfile reads
system.cpu2.numCycles                        74204051                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11849394                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19692664                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16047530                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                416947                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7864326                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1413810                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6840                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             74970062                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50244548                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31062926                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36546061                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                121499                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1497408                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2308339                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15015396                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        74970062                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4700563                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             40854                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1683565                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         40919                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   115894227                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98713122                       # The number of ROB writes
system.cpu2.timesIdled                          16362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.412362                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13267209                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13345633                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1110412                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14666923                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11364                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13443                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2079                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14722471                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          964                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1946                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1092955                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7057792                       # Number of branches committed
system.cpu3.commit.bw_lim_events               601062                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77272                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       18125896                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25176798                       # Number of instructions committed
system.cpu3.commit.committedOps              25213634                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     63182767                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.399059                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.115435                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     50056858     79.23%     79.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8631337     13.66%     92.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1865711      2.95%     95.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       986339      1.56%     97.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       260486      0.41%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       664492      1.05%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        96416      0.15%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        20066      0.03%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       601062      0.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     63182767                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11460                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25148471                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5434208                       # Number of loads committed
system.cpu3.commit.membars                      55290                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55290      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17690569     70.16%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5436154     21.56%     91.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031201      8.06%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25213634                       # Class of committed instruction
system.cpu3.commit.refs                       7467355                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25176798                       # Number of Instructions Simulated
system.cpu3.committedOps                     25213634                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.694737                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.694737                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             24971316                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                18116                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12011013                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47087349                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6228376                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33333699                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1093960                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                35243                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               589747                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14722471                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5520584                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59153786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                39073                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      52246773                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                2222842                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.217002                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5951752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13278573                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.770092                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66217098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.794563                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.782904                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                25328295     38.25%     38.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30940694     46.73%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8796329     13.28%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  945173      1.43%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   29360      0.04%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8362      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  127338      0.19%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   10841      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   30706      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66217098                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1627761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1243785                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10728821                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.577562                       # Inst execution rate
system.cpu3.iew.exec_refs                    12366513                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3351282                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               15007609                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9104623                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             47945                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           567312                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3842269                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43307293                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9015231                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           885761                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             39184637                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 94423                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2410420                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1093960                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2573088                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        25062                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             150                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3670415                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1809122                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       395238                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        848547                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 21295677                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37857484                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.734041                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15631898                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.558001                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38507153                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                57516565                       # number of integer regfile reads
system.cpu3.int_regfile_writes               24403020                       # number of integer regfile writes
system.cpu3.ipc                              0.371094                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.371094                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56298      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27489498     68.60%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 261      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9117662     22.75%     91.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3406399      8.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              40070398                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     304007                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007587                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 284318     93.52%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19170      6.31%     99.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  519      0.17%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              40318107                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         146819028                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37857484                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61400953                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43168772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 40070398                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             138521                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       18093659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           157127                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         61249                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7186662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66217098                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.605137                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.972589                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           39709897     59.97%     59.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           18541227     28.00%     87.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5115107      7.72%     95.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1064197      1.61%     97.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1271816      1.92%     99.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             152778      0.23%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             292465      0.44%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              56466      0.09%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              13145      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66217098                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.590618                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            52411                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2276                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9104623                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3842269                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1004                       # number of misc regfile reads
system.cpu3.numCycles                        67844859                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18209194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18171761                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16094496                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                312582                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7366651                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1607070                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7189                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67468437                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              45330301                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           28567401                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32482476                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                174710                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1093960                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2418754                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12472905                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67468437                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4683496                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             47837                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1645032                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         47887                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   105915203                       # The number of ROB reads
system.cpu3.rob.rob_writes                   89714104                       # The number of ROB writes
system.cpu3.timesIdled                          16215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3284892                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                23514                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3374199                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              42485                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 78653                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3795833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7551527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       121186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        79866                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2141417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1845871                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4377058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1925737                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3441655                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       933251                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2822735                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4819                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3418                       # Transaction distribution
system.membus.trans_dist::ReadExReq            345370                       # Transaction distribution
system.membus.trans_dist::ReadExResp           345225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3441658                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           271                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11338407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11338407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    302088704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               302088704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6633                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3795536                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3795536    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3795536                       # Request fanout histogram
system.membus.respLayer1.occupancy        19537792498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12218658105                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1084                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          543                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10982880.294659                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19331755.626765                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          543    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    126538000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            543                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    37101754500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5963704000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5071371                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5071371                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5071371                       # number of overall hits
system.cpu2.icache.overall_hits::total        5071371                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16618                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16618                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16618                       # number of overall misses
system.cpu2.icache.overall_misses::total        16618                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1201242999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1201242999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1201242999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1201242999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5087989                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5087989                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5087989                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5087989                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003266                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003266                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003266                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003266                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72285.654050                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72285.654050                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72285.654050                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72285.654050                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1427                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    54.884615                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15681                       # number of writebacks
system.cpu2.icache.writebacks::total            15681                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          937                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          937                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          937                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          937                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15681                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15681                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15681                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15681                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1126859000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1126859000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1126859000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1126859000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003082                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003082                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003082                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003082                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71861.424654                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71861.424654                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71861.424654                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71861.424654                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15681                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5071371                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5071371                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16618                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16618                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1201242999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1201242999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5087989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5087989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003266                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003266                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72285.654050                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72285.654050                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          937                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          937                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15681                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15681                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1126859000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1126859000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003082                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003082                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71861.424654                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71861.424654                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5545094                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15713                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           352.898492                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10191659                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10191659                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7496419                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7496419                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7496419                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7496419                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4294601                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4294601                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4294601                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4294601                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 364640743707                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 364640743707                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 364640743707                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 364640743707                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11791020                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11791020                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11791020                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11791020                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.364226                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.364226                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.364226                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.364226                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 84906.780329                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 84906.780329                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 84906.780329                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 84906.780329                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1916859                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       242877                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21882                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2499                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    87.599808                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    97.189676                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495806                       # number of writebacks
system.cpu2.dcache.writebacks::total           495806                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3795353                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3795353                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3795353                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3795353                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499248                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499248                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499248                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499248                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  45671890982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  45671890982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  45671890982                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  45671890982                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.042341                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.042341                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.042341                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.042341                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91481.369944                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91481.369944                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91481.369944                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91481.369944                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495806                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6136624                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6136624                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3456676                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3456676                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 293162775000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 293162775000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9593300                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9593300                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.360322                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.360322                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84810.602729                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84810.602729                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3068766                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3068766                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387910                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387910                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  34624405000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  34624405000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.040436                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040436                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89258.861592                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89258.861592                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1359795                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1359795                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       837925                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       837925                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  71477968707                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  71477968707                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.381270                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.381270                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 85303.539943                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85303.539943                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       726587                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       726587                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111338                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111338                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11047485982                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11047485982                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050661                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050661                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 99224.756884                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 99224.756884                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17805                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17805                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          713                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          713                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     28412500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28412500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.038503                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.038503                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 39849.228612                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39849.228612                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          572                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          572                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     20147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     20147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.030889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 35222.027972                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35222.027972                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        16961                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16961                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          789                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          789                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7221000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7221000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044451                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044451                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9152.091255                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9152.091255                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          783                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          783                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6515000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6515000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.044113                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.044113                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8320.561941                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8320.561941                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1710500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1710500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1633500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1633500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          646                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            646                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1318                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1318                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14530500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14530500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1964                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1964                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.671079                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.671079                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 11024.658574                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 11024.658574                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1317                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1317                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13212500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13212500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.670570                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.670570                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 10032.270311                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 10032.270311                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.444408                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8035658                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500062                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.069323                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.444408                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.982638                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982638                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24158534                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24158534                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1080                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          541                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16900738.447320                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   38697163.566759                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    249943500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            541                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33922159000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9143299500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5504126                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5504126                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5504126                       # number of overall hits
system.cpu3.icache.overall_hits::total        5504126                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16457                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16457                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16457                       # number of overall misses
system.cpu3.icache.overall_misses::total        16457                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1214897999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1214897999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1214897999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1214897999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5520583                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5520583                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5520583                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5520583                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002981                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002981                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002981                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002981                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73822.567843                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73822.567843                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73822.567843                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73822.567843                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1264                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.586207                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15476                       # number of writebacks
system.cpu3.icache.writebacks::total            15476                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          981                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          981                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          981                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          981                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15476                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15476                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15476                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15476                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1136899500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1136899500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1136899500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1136899500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002803                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002803                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002803                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002803                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73462.102610                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73462.102610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73462.102610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73462.102610                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15476                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5504126                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5504126                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16457                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16457                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1214897999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1214897999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5520583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5520583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002981                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002981                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73822.567843                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73822.567843                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          981                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          981                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15476                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15476                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1136899500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1136899500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002803                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002803                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73462.102610                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73462.102610                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5973202                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15508                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           385.169074                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11056642                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11056642                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6610621                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6610621                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6610621                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6610621                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4271580                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4271580                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4271580                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4271580                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 358787343194                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 358787343194                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 358787343194                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 358787343194                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10882201                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10882201                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10882201                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10882201                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.392529                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.392529                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.392529                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.392529                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83994.059152                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83994.059152                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83994.059152                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83994.059152                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2103912                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       289880                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            23932                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3124                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.912084                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    92.791293                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497736                       # number of writebacks
system.cpu3.dcache.writebacks::total           497736                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3770245                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3770245                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3770245                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3770245                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       501335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       501335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       501335                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       501335                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  44914014459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  44914014459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  44914014459                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  44914014459                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.046069                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.046069                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.046069                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.046069                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89588.826751                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89588.826751                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89588.826751                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89588.826751                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497736                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5478590                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5478590                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      3391442                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3391442                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 281633879000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 281633879000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8870032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8870032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.382348                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.382348                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83042.516723                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83042.516723                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3001623                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3001623                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       389819                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       389819                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  33689569000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  33689569000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.043948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 86423.619680                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86423.619680                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1132031                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1132031                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       880138                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       880138                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  77153464194                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  77153464194                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.437408                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.437408                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 87660.644347                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87660.644347                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       768622                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       768622                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111516                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111516                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  11224445459                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  11224445459                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055421                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055421                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 100653.228765                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 100653.228765                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18939                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18939                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          783                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          783                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     34462500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     34462500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 44013.409962                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44013.409962                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          189                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          189                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          594                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          594                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     21609000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     21609000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030119                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030119                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 36378.787879                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36378.787879                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18176                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18176                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          763                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          763                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      7158000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      7158000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18939                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18939                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.040287                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.040287                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9381.389253                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9381.389253                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          757                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          757                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      6464000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6464000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.039970                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.039970                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8538.969617                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8538.969617                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1458000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1458000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1395000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1395000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     16317999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     16317999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1946                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1946                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.663926                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.663926                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 12630.030186                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 12630.030186                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1291                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1291                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     15025999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     15025999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.663412                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.663412                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11639.038730                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11639.038730                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.326353                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7154853                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           502027                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.251929                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.326353                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22347618                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22347618                       # Number of data accesses
system.cpu0.numPwrStateTransitions                200                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         4943535                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11040725.258497                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          100    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     58589000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42571105000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    494353500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4497417                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4497417                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4497417                       # number of overall hits
system.cpu0.icache.overall_hits::total        4497417                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        78347                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         78347                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        78347                       # number of overall misses
system.cpu0.icache.overall_misses::total        78347                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5094194493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5094194493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5094194493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5094194493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4575764                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4575764                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4575764                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4575764                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.017122                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.017122                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.017122                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.017122                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65020.926047                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65020.926047                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65020.926047                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65020.926047                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19338                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              213                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    90.788732                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73281                       # number of writebacks
system.cpu0.icache.writebacks::total            73281                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5048                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5048                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5048                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5048                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73299                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73299                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73299                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73299                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4744278993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4744278993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4744278993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4744278993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64725.016617                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64725.016617                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64725.016617                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64725.016617                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73281                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4497417                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4497417                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        78347                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        78347                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5094194493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5094194493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4575764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4575764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.017122                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.017122                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65020.926047                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65020.926047                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5048                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5048                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73299                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73299                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4744278993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4744278993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64725.016617                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64725.016617                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.980225                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4572156                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73330                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            62.350416                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.980225                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999382                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999382                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9224826                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9224826                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8343512                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8343512                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8343512                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8343512                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4594172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4594172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4594172                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4594172                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 385467287079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 385467287079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 385467287079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 385467287079                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12937684                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12937684                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12937684                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12937684                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.355100                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.355100                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.355100                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.355100                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83903.538457                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83903.538457                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83903.538457                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83903.538457                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3070571                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       159142                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            50293                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1552                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.053646                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.539948                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       553177                       # number of writebacks
system.cpu0.dcache.writebacks::total           553177                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4038170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4038170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4038170                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4038170                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       556002                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       556002                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       556002                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       556002                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  50544062982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  50544062982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  50544062982                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  50544062982                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042975                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042975                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90906.261096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90906.261096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90906.261096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90906.261096                       # average overall mshr miss latency
system.cpu0.dcache.replacements                553177                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6653379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6653379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3512811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3512811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 297738959000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 297738959000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10166190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10166190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.345539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.345539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84758.035374                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84758.035374                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3105801                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3105801                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       407010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       407010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  36474930000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  36474930000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.040036                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040036                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89616.790742                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89616.790742                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1690133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1690133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1081361                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1081361                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  87728328079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  87728328079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2771494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2771494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.390173                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.390173                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81127.697484                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81127.697484                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       932369                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       932369                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14069132982                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14069132982                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053759                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053759                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 94428.781290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 94428.781290                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17895                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17895                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1120                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1120                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     25752500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25752500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        19015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.058901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.058901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22993.303571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22993.303571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1002                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1002                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006206                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006206                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13055.084746                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13055.084746                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16820                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16820                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1533                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1533                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21334500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21334500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        18353                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18353                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.083529                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.083529                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13916.829746                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13916.829746                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1526                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1526                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19813500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19813500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.083147                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083147                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12983.944954                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12983.944954                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1342                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1342                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          835                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          835                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10820500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10820500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2177                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2177                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383555                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383555                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12958.682635                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12958.682635                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9980500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9980500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.381718                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.381718                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12010.228640                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12010.228640                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.931026                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8938702                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           555794                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.082761                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.931026                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997845                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997845                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26510220                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26510220                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               28328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               95083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               91892                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               95060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              105867                       # number of demand (read+write) hits
system.l2.demand_hits::total                   432997                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              28328                       # number of overall hits
system.l2.overall_hits::.cpu0.data              95083                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5578                       # number of overall hits
system.l2.overall_hits::.cpu1.data              91892                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5646                       # number of overall hits
system.l2.overall_hits::.cpu2.data              95060                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5543                       # number of overall hits
system.l2.overall_hits::.cpu3.data             105867                       # number of overall hits
system.l2.overall_hits::total                  432997                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            456558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            401020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            401357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            392515                       # number of demand (read+write) misses
system.l2.demand_misses::total                1726419                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44949                       # number of overall misses
system.l2.overall_misses::.cpu0.data           456558                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10052                       # number of overall misses
system.l2.overall_misses::.cpu1.data           401020                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10035                       # number of overall misses
system.l2.overall_misses::.cpu2.data           401357                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9933                       # number of overall misses
system.l2.overall_misses::.cpu3.data           392515                       # number of overall misses
system.l2.overall_misses::total               1726419                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4317685386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  48456159430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1053254394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  43075748783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1030272924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  43726837850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1042346414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  42841133155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     185543438336                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4317685386                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  48456159430                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1053254394                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  43075748783                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1030272924                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  43726837850                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1042346414                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  42841133155                       # number of overall miss cycles
system.l2.overall_miss_latency::total    185543438336                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          551641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          492912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2159416                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         551641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         492912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2159416                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.613412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.827636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.643122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.639946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.808508                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.641833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.787579                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.613412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.827636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.643122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.639946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.808508                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.641833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.787579                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96057.429220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106133.633470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104780.580382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107415.462528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102667.954559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 108947.490264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 104937.724152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 109145.212680                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107473.005299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96057.429220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106133.633470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104780.580382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107415.462528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102667.954559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 108947.490264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 104937.724152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 109145.212680                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107473.005299                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1301758                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     64900                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.057904                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2167128                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              933247                       # number of writebacks
system.l2.writebacks::total                    933247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         143269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2865                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         116840                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         116251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2688                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         116304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              501677                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        143269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2865                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        116840                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        116251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2688                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        116304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             501677                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       313289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       284180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       285106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       276211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1224742                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       313289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       284180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       285106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       276211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2606968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3831710                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3834857400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  35221784589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    700758427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  32285244927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    679384466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  32676789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    708545444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  32090430304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138197795057                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3834857400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  35221784589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    700758427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  32285244927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    679384466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  32676789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    708545444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  32090430304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 254183855336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 392381650393                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.606193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.567922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.459821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.576533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.453032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.574328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.468144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.554215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.567164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.606193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.567922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.459821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.576533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.453032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.574328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.468144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.554215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.774420                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86331.773976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112425.857879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97503.607486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113608.434538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95634.074606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114612.773846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97797.852864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 116180.855592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112838.291703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86331.773976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112425.857879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97503.607486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113608.434538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95634.074606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114612.773846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97797.852864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 116180.855592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97501.716682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102403.796319                       # average overall mshr miss latency
system.l2.replacements                        5609697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       937852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           937852                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       937854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       937854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1160356                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1160356                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1160361                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1160361                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2606968                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2606968                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 254183855336                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 254183855336                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97501.716682                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97501.716682                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  178                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           258                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           228                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                864                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       360000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       334000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       237500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2085000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          311                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          271                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1042                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.863388                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.829582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.823105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.811808                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.829175                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7300.632911                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1395.348837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1464.912281                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1079.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2413.194444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          254                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          227                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           857                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3213000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5216000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4588500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4453500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17471000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.863388                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.816720                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.819495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.804428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.822457                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20335.443038                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20535.433071                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20213.656388                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20428.899083                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20386.231039                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            99                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                183                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          489                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          139                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              887                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1472500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       322999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       392000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2217999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          588                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1070                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.831633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.768750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.858025                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.828972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3011.247444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2626.008130                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2882.352941                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   219.424460                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2500.562570                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          484                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          120                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          139                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          875                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9896500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2533999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2952999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2801000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18184498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.823129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.825000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.858025                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.817757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20447.314050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21116.658333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22371.204545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20151.079137                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20782.283429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            19616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            19980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80604                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         125737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          90717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          90956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          90704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              398114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13545456330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10708960855                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  10647392347                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  10822371358                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45724180890                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            478718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.854203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.822725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.822595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.819486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.831625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107728.483501                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118048.004839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117060.912386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119315.260165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114851.979307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6333                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6240                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         9183                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            53512                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        93981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        84384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        84716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        81521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         344602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10418200367                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9510420387                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   9443913376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   9468385398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38840919528                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.638467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.765291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.766161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.736520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.719843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110854.325523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112704.071708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111477.328675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116146.580611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112712.403085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         28328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              45095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4317685386                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1053254394                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1030272924                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1042346414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7443559118                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.613412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.643122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.639946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.641833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.624409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96057.429220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104780.580382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102667.954559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 104937.724152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99288.494151                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          529                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2865                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2931                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2688                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9013                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3834857400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    700758427                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    679384466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    708545444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5923545737                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.606193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.459821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.453032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.468144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.549340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86331.773976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97503.607486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95634.074606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97797.852864                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89810.566696                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        73622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        72345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        75444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        85887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            307298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       330821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       310303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       310401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       301811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1253336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  34910703100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32366787928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  33079445503                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  32018761797                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132375698328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       404443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       382648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       387698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1560634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.817967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.810936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.804471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.778469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.803094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105527.469840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104307.041595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106570.035222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106088.783368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105618.683520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       111513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       110507                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       110011                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       107121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       439152                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       219308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       199796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       200390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       194690                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       814184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  24803584222                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  22774824540                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  23232876124                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  22622044906                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93433329792                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.542247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.522140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.519354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.502169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.521701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113099.313395                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113990.392901                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115938.300933                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116195.207283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114757.020271                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          200                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               207                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          672                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             764                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     31011997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       154999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       368496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     31535492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          872                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           971                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.770642                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.960000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.891892                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.945946                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.786818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 46148.805060                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6458.291667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10528.457143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 41276.821990                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          521                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          530                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          234                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3373963                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       422499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       667000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       573498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5036960                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.173165                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.840000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.891892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.783784                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.240989                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22344.125828                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20119                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20212.121212                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19775.793103                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21525.470085                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999735                       # Cycle average of tags in use
system.l2.tags.total_refs                     6318966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5610461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.126283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.704263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.397525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.327153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.141987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.195166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.137663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.192788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.149756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.208829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    48.544603                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.151629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.020737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.758509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39696133                       # Number of tag accesses
system.l2.tags.data_accesses                 39696133                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2842880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      20091968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        460032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      18192832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        454656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      18249984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        463680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      17681472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    163922816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242360320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2842880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       460032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       454656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       463680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4221248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59728064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59728064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         313937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         284263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         285156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         276273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2561294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3786880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       933251                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             933251                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         66012997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        466544853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10682157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        422446031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10557324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        423773127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10766866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        410572013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3806364119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5627719487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     66012997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10682157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10557324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10766866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         98019344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1386913459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1386913459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1386913459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        66012997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       466544853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10682157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       422446031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10557324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       423773127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10766866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       410572013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3806364119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7014632945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    930190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    309521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    282531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    283343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    274648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2558968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082426250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5576887                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             880414                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3786882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     933256                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3786882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   933256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11913                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3066                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            220179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            259514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            242675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            230159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            273707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            235675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            251771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            227164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            233237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            226502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           255501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           227815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           221068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           221481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           219610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56662                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 189625121241                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18874845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            260405789991                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50232.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68982.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2990499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  848978                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3786882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               933256                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  198248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  239649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  300583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  298880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  306624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  310840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  299307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  279805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  246711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  212834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 209093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 290972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 296649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 112336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  71942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  45884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  28835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  62188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  63559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       865671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.854129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.619161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.794144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       143856     16.62%     16.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       306907     35.45%     52.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       201751     23.31%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27198      3.14%     78.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15509      1.79%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9134      1.06%     81.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8419      0.97%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6879      0.79%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146018     16.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       865671                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.296370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.444980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.178220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20834     36.59%     36.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13262     23.29%     59.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         10389     18.25%     78.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5924     10.40%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2958      5.20%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         1561      2.74%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          802      1.41%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          379      0.67%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          244      0.43%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          179      0.31%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          147      0.26%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           96      0.17%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           71      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           37      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           25      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           14      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.336518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.293633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.326637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51905     91.16%     91.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              739      1.30%     92.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1116      1.96%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              987      1.73%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              731      1.28%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              469      0.82%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              338      0.59%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              208      0.37%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              128      0.22%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               93      0.16%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               84      0.15%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               40      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               38      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               31      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               14      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              241598016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  762432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59531840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               242360448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59728384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5610.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1382.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5627.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1386.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        54.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43065430000                       # Total gap between requests
system.mem_ctrls.avgGap                       9123.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2842944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     19809344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       460032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     18081984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       454656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     18133952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       463680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     17577472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    163773952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59531840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 66014483.510026946664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 459982191.992684781551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10682157.256029214710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 419872088.439508914948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10557324.032669940963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 421078809.598648548126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10766865.514737291262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 408157084.871161878109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3802907427.538475990295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1382357046.076730012894                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       313936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       284263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       285156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       276273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2561296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       933256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1986946516                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  22169264679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    397737953                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20444161217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    379410871                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  20792109760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    402815626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  20567969197                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 173265374172                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1183257165218                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44729.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70617.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     55333.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71919.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53408.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72914.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55599.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     74447.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67647.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1267880.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2952575640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1569331170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13095652500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2413560960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3399573840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19419776880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183639840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43034110830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        999.272093                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    273206710                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1438060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41354191790                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3228358140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1715890275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13857626160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2442004740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3399573840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19456553280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        152670240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44252676675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1027.567759                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    197020144                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1438060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41430378356                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1044                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10075638.623327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   14200291.764696                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     66876500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    37795899500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5269559000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4469948                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4469948                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4469948                       # number of overall hits
system.cpu1.icache.overall_hits::total        4469948                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16310                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16310                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16310                       # number of overall misses
system.cpu1.icache.overall_misses::total        16310                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1214161499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1214161499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1214161499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1214161499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4486258                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4486258                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4486258                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4486258                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003636                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003636                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003636                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003636                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74442.765113                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74442.765113                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74442.765113                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74442.765113                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1785                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.973684                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15630                       # number of writebacks
system.cpu1.icache.writebacks::total            15630                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          680                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          680                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          680                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          680                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15630                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15630                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15630                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15630                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1149672999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1149672999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1149672999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1149672999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003484                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003484                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003484                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003484                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73555.534165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73555.534165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73555.534165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73555.534165                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15630                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4469948                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4469948                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16310                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16310                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1214161499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1214161499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4486258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4486258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74442.765113                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74442.765113                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          680                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          680                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15630                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15630                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1149672999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1149672999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73555.534165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73555.534165                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4949321                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15662                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           316.008236                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8988146                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8988146                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7956974                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7956974                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7956974                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7956974                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4301732                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4301732                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4301732                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4301732                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 359981845338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 359981845338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 359981845338                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 359981845338                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12258706                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12258706                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12258706                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12258706                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.350912                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.350912                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.350912                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.350912                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83683.001484                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83683.001484                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83683.001484                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83683.001484                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1886995                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       147358                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21241                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1489                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.837390                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.964406                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       492021                       # number of writebacks
system.cpu1.dcache.writebacks::total           492021                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3806277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3806277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3806277                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3806277                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       495455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       495455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       495455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       495455                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  44976024477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44976024477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  44976024477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  44976024477                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.040417                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040417                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.040417                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040417                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90777.213828                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90777.213828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90777.213828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90777.213828                       # average overall mshr miss latency
system.cpu1.dcache.replacements                492021                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6437853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6437853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3459468                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3459468                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 287690283000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 287690283000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9897321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9897321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.349536                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.349536                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83160.267128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83160.267128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3074957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3074957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       384511                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       384511                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  33874436000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  33874436000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038850                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038850                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88097.443246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88097.443246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1519121                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1519121                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       842264                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       842264                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72291562338                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72291562338                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.356682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.356682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 85830.051312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85830.051312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       731320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       731320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       110944                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       110944                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11101588477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11101588477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046983                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046983                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100064.793743                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100064.793743                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          668                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          668                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29022500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29022500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.039156                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.039156                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43446.856287                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43446.856287                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          534                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          534                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19947000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19947000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031301                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031301                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37353.932584                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37353.932584                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15554                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15554                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          757                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          757                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6805500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6805500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16311                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16311                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046410                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046410                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8990.092470                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8990.092470                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          752                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          752                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6123500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6123500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.046104                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046104                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8142.952128                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8142.952128                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1786500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1786500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1716500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1716500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1251                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1251                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     17271000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     17271000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1903                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1903                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.657383                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.657383                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13805.755396                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13805.755396                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1249                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1249                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     16020000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     16020000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.656332                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.656332                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12826.261009                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12826.261009                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.476261                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8489794                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           496162                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.110932                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.476261                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25084094                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25084094                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43065458500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1691150                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1220954                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4676451                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4011617                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4996                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8599                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          215                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           481666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          481667                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1571075                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          971                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          971                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1664947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1483465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1494670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6503921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9379712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70708480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2000640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63035712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2007168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63502336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1980928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63751552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276366528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9641429                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60599936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11824580                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.189551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460434                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9810662     82.97%     82.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1884296     15.94%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  51677      0.44%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  58066      0.49%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  19879      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11824580                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4364547005                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         752227219                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24971668                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         755065617                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24538516                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         835001743                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         110141038                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         746326364                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24844333                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
