#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 21 16:48:37 2025
# Process ID: 13568
# Current directory: C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_RISCVCOREZYNQ_0_0_synth_1
# Command line: vivado.exe -log system_RISCVCOREZYNQ_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_RISCVCOREZYNQ_0_0.tcl
# Log file: C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_RISCVCOREZYNQ_0_0_synth_1/system_RISCVCOREZYNQ_0_0.vds
# Journal file: C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_RISCVCOREZYNQ_0_0_synth_1\vivado.jou
# Running On: DESKTOP-J1G93P6, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 68558 MB
#-----------------------------------------------------------
source system_RISCVCOREZYNQ_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1384.445 ; gain = 162.223
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/datamemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/instructionmemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/ip_repo/controlsubsystemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_RISCVCOREZYNQ_0_0
Command: synth_design -top system_RISCVCOREZYNQ_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2236.180 ; gain = 409.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_RISCVCOREZYNQ_0_0' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ip/system_RISCVCOREZYNQ_0_0/synth/system_RISCVCOREZYNQ_0_0.vhd:79]
INFO: [Synth 8-3491] module 'RISCVCOREZYNQ' declared at 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/riscvcore_zynq.vhd:10' bound to instance 'U0' of component 'RISCVCOREZYNQ' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ip/system_RISCVCOREZYNQ_0_0/synth/system_RISCVCOREZYNQ_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'RISCVCOREZYNQ' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/riscvcore_zynq.vhd:40]
INFO: [Synth 8-3491] module 'internal_connections' declared at 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/internalconnections.vhd:8' bound to instance 'internal_connections_inst' of component 'internal_connections' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/riscvcore_zynq.vhd:78]
INFO: [Synth 8-638] synthesizing module 'internal_connections' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/internalconnections.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pc_mux' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/pc_mux.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/pc_mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pc_mux' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/pc_mux.vhd:13]
INFO: [Synth 8-638] synthesizing module 'pc4adder' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/pc4adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pc4adder' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/pc4adder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/program_counter.vhd:18]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/program_counter.vhd:21]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/program_counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/program_counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ifid' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/ifid.vhd:29]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/ifid.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ifid' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/ifid.vhd:29]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/immediategen.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/immediategen.vhd:14]
INFO: [Synth 8-638] synthesizing module 'pcimmadder' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/pcimmadder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pcimmadder' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/pcimmadder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/control_unit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/control_unit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/hazardunit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/hazardunit.vhd:17]
INFO: [Synth 8-638] synthesizing module 'idex' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/idex.vhd:55]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/idex.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'idex' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/idex.vhd:55]
INFO: [Synth 8-638] synthesizing module 'alucontrol' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alucontrol.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alucontrol.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alucontrol.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'alucontrol' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alucontrol.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alu.vhd:16]
INFO: [Synth 8-638] synthesizing module 'forwardingMuxA' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/forwardingmuxa.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'forwardingMuxA' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/forwardingmuxa.vhd:14]
INFO: [Synth 8-638] synthesizing module 'forwardingMuxB' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/forwardingmuxb.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'forwardingMuxB' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/forwardingmuxb.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ALUSrcMuxB' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alusrcmuxb.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALUSrcMuxB' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/alusrcmuxb.vhd:13]
INFO: [Synth 8-638] synthesizing module 'exmem' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/exmem.vhd:40]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/exmem.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'exmem' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/exmem.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ForwardingUnit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/forwarding_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ForwardingUnit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/forwarding_unit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'BranchAND' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/branch_and.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'BranchAND' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/branch_and.vhd:16]
INFO: [Synth 8-638] synthesizing module 'memwb' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/memwb.vhd:29]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/memwb.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'memwb' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/memwb.vhd:29]
INFO: [Synth 8-638] synthesizing module 'writebackmux' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/writebackmux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'writebackmux' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/writebackmux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'internal_connections' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/internalconnections.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'RISCVCOREZYNQ' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/riscvcore_zynq.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'system_RISCVCOREZYNQ_0_0' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.gen/sources_1/bd/system/ip/system_RISCVCOREZYNQ_0_0/synth/system_RISCVCOREZYNQ_0_0.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element JALorBRANCH_reg_reg was removed.  [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.srcs/sources_1/imports/src/exmem.vhd:73]
WARNING: [Synth 8-7129] Port branchregwritecancel in module memwb is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrlsigmux in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[31] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[30] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[29] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[28] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[27] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[26] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[25] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[24] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[23] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[22] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[21] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[20] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[19] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[18] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[17] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[16] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_taken in module ifid is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch in module pc_mux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2336.965 ; gain = 510.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2354.871 ; gain = 528.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2354.871 ; gain = 528.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2354.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2467.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2467.547 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 15    
	   3 Input    5 Bit        Muxes := 8     
	   7 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
WARNING: [Synth 8-7129] Port instruction[24] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrlsigmux in module ControlUnit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    68|
|2     |DSP48E1 |     3|
|3     |LUT1    |   114|
|4     |LUT2    |   142|
|5     |LUT3    |   134|
|6     |LUT4    |   239|
|7     |LUT5    |   318|
|8     |LUT6    |   400|
|9     |FDCE    |   358|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 2467.547 ; gain = 641.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:40 . Memory (MB): peak = 2467.547 ; gain = 528.379
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 2467.547 ; gain = 641.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2470.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5e5b841c
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 2474.641 ; gain = 1052.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_RISCVCOREZYNQ_0_0_synth_1/system_RISCVCOREZYNQ_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_RISCVCOREZYNQ_0_0, cache-ID = f0488d3c977baa6d
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/hw/hw.runs/system_RISCVCOREZYNQ_0_0_synth_1/system_RISCVCOREZYNQ_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_RISCVCOREZYNQ_0_0_utilization_synth.rpt -pb system_RISCVCOREZYNQ_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 16:51:15 2025...
