// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "09/13/2021 01:09:37"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module wrapper (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	FPGA_RESET_N,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	GPIO_0,
	GPIO_1);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	FPGA_RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \i_clk_divider|cnt[0]~0_combout ;
wire \FPGA_RESET_N~input_o ;
wire \i_clk_divider|Add0~33_sumout ;
wire \i_clk_divider|Add0~34 ;
wire \i_clk_divider|Add0~29_sumout ;
wire \i_clk_divider|Add0~30 ;
wire \i_clk_divider|Add0~25_sumout ;
wire \i_clk_divider|Add0~26 ;
wire \i_clk_divider|Add0~21_sumout ;
wire \i_clk_divider|Add0~22 ;
wire \i_clk_divider|Add0~17_sumout ;
wire \i_clk_divider|Add0~18 ;
wire \i_clk_divider|Add0~13_sumout ;
wire \i_clk_divider|Add0~14 ;
wire \i_clk_divider|Add0~9_sumout ;
wire \i_clk_divider|Add0~10 ;
wire \i_clk_divider|Add0~5_sumout ;
wire \i_clk_divider|Add0~6 ;
wire \i_clk_divider|Add0~1_sumout ;
wire \i_clk_divider|cnt[9]~feeder_combout ;
wire \i_clk_divider|cnt[9]~CLKENA0_outclk ;
wire \i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE_q ;
wire \i_req_gen|i_start_req_gen|n_req[2]~1_combout ;
wire \i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE_q ;
wire \i_req_gen|i_start_req_gen|n_req[3]~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ;
wire \i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q ;
wire \i_req_gen|i_start_req_gen|WideOr2~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|out_ptr_vld~q ;
wire \i_req_gen|i_start_req_gen|WideOr1~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|cur[1]~3_combout ;
wire \i_req_gen|i_ptr_seq_gen|next~3_combout ;
wire \i_req_gen|i_ptr_seq_gen|cur[0]~2_combout ;
wire \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ;
wire \i_req_gen|i_ptr_seq_gen|next~1_combout ;
wire \i_req_gen|i_start_req_gen|WideOr0~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|cur[3]~5_combout ;
wire \i_req_gen|i_ptr_seq_gen|next~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|cur[2]~4_combout ;
wire \i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ;
wire \i_req_gen|i_ptr_seq_gen|next~2_combout ;
wire \i_req_gen|i_ptr_seq_gen|Equal0~1_combout ;
wire \i_req_gen|i_start_req_gen|n_req[0]~3_combout ;
wire \i_req_gen|i_start_req_gen|n_req[1]~2_combout ;
wire \i_req_gen|i_ptr_seq_gen|cur[2]~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|Equal0~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|Equal0~2_combout ;
wire \i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ;
wire \i_digit_0|WideOr6~0_combout ;
wire \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ;
wire \i_digit_0|WideOr5~0_combout ;
wire \i_digit_0|WideOr4~0_combout ;
wire \i_digit_0|WideOr3~0_combout ;
wire \i_digit_0|WideOr2~0_combout ;
wire \i_digit_0|WideOr1~0_combout ;
wire \i_digit_0|WideOr0~0_combout ;
wire [3:0] \i_req_gen|i_ptr_seq_gen|out_ptr ;
wire [9:0] \i_clk_divider|cnt ;
wire [3:0] \i_req_gen|i_start_req_gen|n_req ;


// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \LEDR[0]~output (
	.i(\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \HEX0[0]~output (
	.i(\i_digit_0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \HEX0[1]~output (
	.i(\i_digit_0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \HEX0[2]~output (
	.i(\i_digit_0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \HEX0[3]~output (
	.i(\i_digit_0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \HEX0[4]~output (
	.i(\i_digit_0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \HEX0[5]~output (
	.i(\i_digit_0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\i_digit_0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
defparam \HEX0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N59
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
defparam \HEX1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
defparam \HEX2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N53
cyclonev_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
defparam \HEX3[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
defparam \HEX4[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
defparam \HEX5[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N2
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N42
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N53
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N19
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N0
cyclonev_lcell_comb \i_clk_divider|cnt[0]~0 (
// Equation(s):
// \i_clk_divider|cnt[0]~0_combout  = ( !\i_clk_divider|cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i_clk_divider|cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_clk_divider|cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|cnt[0]~0 .extended_lut = "off";
defparam \i_clk_divider|cnt[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \i_clk_divider|cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y20_N2
dffeas \i_clk_divider|cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[0] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N30
cyclonev_lcell_comb \i_clk_divider|Add0~33 (
// Equation(s):
// \i_clk_divider|Add0~33_sumout  = SUM(( \i_clk_divider|cnt [1] ) + ( \i_clk_divider|cnt [0] ) + ( !VCC ))
// \i_clk_divider|Add0~34  = CARRY(( \i_clk_divider|cnt [1] ) + ( \i_clk_divider|cnt [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_clk_divider|cnt [0]),
	.datad(!\i_clk_divider|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~33_sumout ),
	.cout(\i_clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~33 .extended_lut = "off";
defparam \i_clk_divider|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \i_clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N29
dffeas \i_clk_divider|cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_clk_divider|Add0~33_sumout ),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[1] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N33
cyclonev_lcell_comb \i_clk_divider|Add0~29 (
// Equation(s):
// \i_clk_divider|Add0~29_sumout  = SUM(( \i_clk_divider|cnt [2] ) + ( GND ) + ( \i_clk_divider|Add0~34  ))
// \i_clk_divider|Add0~30  = CARRY(( \i_clk_divider|cnt [2] ) + ( GND ) + ( \i_clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~29_sumout ),
	.cout(\i_clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~29 .extended_lut = "off";
defparam \i_clk_divider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N35
dffeas \i_clk_divider|cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[2] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N36
cyclonev_lcell_comb \i_clk_divider|Add0~25 (
// Equation(s):
// \i_clk_divider|Add0~25_sumout  = SUM(( \i_clk_divider|cnt [3] ) + ( GND ) + ( \i_clk_divider|Add0~30  ))
// \i_clk_divider|Add0~26  = CARRY(( \i_clk_divider|cnt [3] ) + ( GND ) + ( \i_clk_divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~25_sumout ),
	.cout(\i_clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~25 .extended_lut = "off";
defparam \i_clk_divider|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N38
dffeas \i_clk_divider|cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[3] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N39
cyclonev_lcell_comb \i_clk_divider|Add0~21 (
// Equation(s):
// \i_clk_divider|Add0~21_sumout  = SUM(( \i_clk_divider|cnt [4] ) + ( GND ) + ( \i_clk_divider|Add0~26  ))
// \i_clk_divider|Add0~22  = CARRY(( \i_clk_divider|cnt [4] ) + ( GND ) + ( \i_clk_divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~21_sumout ),
	.cout(\i_clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~21 .extended_lut = "off";
defparam \i_clk_divider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N41
dffeas \i_clk_divider|cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[4] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N42
cyclonev_lcell_comb \i_clk_divider|Add0~17 (
// Equation(s):
// \i_clk_divider|Add0~17_sumout  = SUM(( \i_clk_divider|cnt [5] ) + ( GND ) + ( \i_clk_divider|Add0~22  ))
// \i_clk_divider|Add0~18  = CARRY(( \i_clk_divider|cnt [5] ) + ( GND ) + ( \i_clk_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~17_sumout ),
	.cout(\i_clk_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~17 .extended_lut = "off";
defparam \i_clk_divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N44
dffeas \i_clk_divider|cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[5] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N45
cyclonev_lcell_comb \i_clk_divider|Add0~13 (
// Equation(s):
// \i_clk_divider|Add0~13_sumout  = SUM(( \i_clk_divider|cnt [6] ) + ( GND ) + ( \i_clk_divider|Add0~18  ))
// \i_clk_divider|Add0~14  = CARRY(( \i_clk_divider|cnt [6] ) + ( GND ) + ( \i_clk_divider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~13_sumout ),
	.cout(\i_clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~13 .extended_lut = "off";
defparam \i_clk_divider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N47
dffeas \i_clk_divider|cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[6] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N48
cyclonev_lcell_comb \i_clk_divider|Add0~9 (
// Equation(s):
// \i_clk_divider|Add0~9_sumout  = SUM(( \i_clk_divider|cnt [7] ) + ( GND ) + ( \i_clk_divider|Add0~14  ))
// \i_clk_divider|Add0~10  = CARRY(( \i_clk_divider|cnt [7] ) + ( GND ) + ( \i_clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~9_sumout ),
	.cout(\i_clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~9 .extended_lut = "off";
defparam \i_clk_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N50
dffeas \i_clk_divider|cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[7] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N51
cyclonev_lcell_comb \i_clk_divider|Add0~5 (
// Equation(s):
// \i_clk_divider|Add0~5_sumout  = SUM(( \i_clk_divider|cnt [8] ) + ( GND ) + ( \i_clk_divider|Add0~10  ))
// \i_clk_divider|Add0~6  = CARRY(( \i_clk_divider|cnt [8] ) + ( GND ) + ( \i_clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~5_sumout ),
	.cout(\i_clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~5 .extended_lut = "off";
defparam \i_clk_divider|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N53
dffeas \i_clk_divider|cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i_clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[8] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N54
cyclonev_lcell_comb \i_clk_divider|Add0~1 (
// Equation(s):
// \i_clk_divider|Add0~1_sumout  = SUM(( \i_clk_divider|cnt [9] ) + ( GND ) + ( \i_clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_clk_divider|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i_clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i_clk_divider|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|Add0~1 .extended_lut = "off";
defparam \i_clk_divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \i_clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N18
cyclonev_lcell_comb \i_clk_divider|cnt[9]~feeder (
// Equation(s):
// \i_clk_divider|cnt[9]~feeder_combout  = ( \i_clk_divider|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_clk_divider|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_clk_divider|cnt[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_clk_divider|cnt[9]~feeder .extended_lut = "off";
defparam \i_clk_divider|cnt[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_clk_divider|cnt[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N20
dffeas \i_clk_divider|cnt[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\i_clk_divider|cnt[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_clk_divider|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_clk_divider|cnt[9] .is_wysiwyg = "true";
defparam \i_clk_divider|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \i_clk_divider|cnt[9]~CLKENA0 (
	.inclk(\i_clk_divider|cnt [9]),
	.ena(vcc),
	.outclk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk_divider|cnt[9]~CLKENA0 .clock_type = "global clock";
defparam \i_clk_divider|cnt[9]~CLKENA0 .disable_mode = "low";
defparam \i_clk_divider|cnt[9]~CLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk_divider|cnt[9]~CLKENA0 .ena_register_power_up = "high";
defparam \i_clk_divider|cnt[9]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X49_Y20_N4
dffeas \i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_start_req_gen|n_req[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N45
cyclonev_lcell_comb \i_req_gen|i_start_req_gen|n_req[2]~1 (
// Equation(s):
// \i_req_gen|i_start_req_gen|n_req[2]~1_combout  = ( \i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( !\i_req_gen|i_start_req_gen|n_req [2] $ (((!\i_req_gen|i_start_req_gen|n_req [0]) # ((!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ) # 
// (!\i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE_q )))) ) ) # ( !\i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( \i_req_gen|i_start_req_gen|n_req [2] ) )

	.dataa(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datab(!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ),
	.datac(!\i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE_q ),
	.datad(!\i_req_gen|i_start_req_gen|n_req [2]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_start_req_gen|n_req[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[2]~1 .extended_lut = "off";
defparam \i_req_gen|i_start_req_gen|n_req[2]~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \i_req_gen|i_start_req_gen|n_req[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N47
dffeas \i_req_gen|i_start_req_gen|n_req[2] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_start_req_gen|n_req[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_start_req_gen|n_req [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[2] .is_wysiwyg = "true";
defparam \i_req_gen|i_start_req_gen|n_req[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y20_N46
dffeas \i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_start_req_gen|n_req[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N18
cyclonev_lcell_comb \i_req_gen|i_start_req_gen|n_req[3]~0 (
// Equation(s):
// \i_req_gen|i_start_req_gen|n_req[3]~0_combout  = ( \i_req_gen|i_start_req_gen|n_req [3] & ( \i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( (!\i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE_q ) # ((!\i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE_q ) # 
// ((!\i_req_gen|i_start_req_gen|n_req [0]) # (!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ))) ) ) ) # ( !\i_req_gen|i_start_req_gen|n_req [3] & ( \i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( (\i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE_q  & 
// (\i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE_q  & (\i_req_gen|i_start_req_gen|n_req [0] & \i_req_gen|i_ptr_seq_gen|Equal0~0_combout ))) ) ) ) # ( \i_req_gen|i_start_req_gen|n_req [3] & ( !\i_req_gen|i_ptr_seq_gen|Equal0~1_combout  ) )

	.dataa(!\i_req_gen|i_start_req_gen|n_req[1]~DUPLICATE_q ),
	.datab(!\i_req_gen|i_start_req_gen|n_req[2]~DUPLICATE_q ),
	.datac(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datad(!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ),
	.datae(!\i_req_gen|i_start_req_gen|n_req [3]),
	.dataf(!\i_req_gen|i_ptr_seq_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_start_req_gen|n_req[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[3]~0 .extended_lut = "off";
defparam \i_req_gen|i_start_req_gen|n_req[3]~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \i_req_gen|i_start_req_gen|n_req[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N19
dffeas \i_req_gen|i_start_req_gen|n_req[3] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_start_req_gen|n_req[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_start_req_gen|n_req [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[3] .is_wysiwyg = "true";
defparam \i_req_gen|i_start_req_gen|n_req[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N39
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|cur[3]~1 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|cur[3]~1_combout  = ( \i_req_gen|i_start_req_gen|n_req [3] & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & (((\i_req_gen|i_start_req_gen|n_req [2]) # (\i_req_gen|i_start_req_gen|n_req [0])) # 
// (\i_req_gen|i_start_req_gen|n_req [1]))) ) ) # ( !\i_req_gen|i_start_req_gen|n_req [3] & ( !\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  ) )

	.dataa(!\i_req_gen|i_start_req_gen|n_req [1]),
	.datab(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datac(!\i_req_gen|i_start_req_gen|n_req [2]),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_start_req_gen|n_req [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|cur[3]~1 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|cur[3]~1 .lut_mask = 64'hFF00FF007F007F00;
defparam \i_req_gen|i_ptr_seq_gen|cur[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N20
dffeas \i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_start_req_gen|n_req[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N48
cyclonev_lcell_comb \i_req_gen|i_start_req_gen|WideOr2~0 (
// Equation(s):
// \i_req_gen|i_start_req_gen|WideOr2~0_combout  = ( !\i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q  & ( (!\i_req_gen|i_start_req_gen|n_req [0] & (!\i_req_gen|i_start_req_gen|n_req [1] $ (!\i_req_gen|i_start_req_gen|n_req [2]))) # 
// (\i_req_gen|i_start_req_gen|n_req [0] & (!\i_req_gen|i_start_req_gen|n_req [1] & !\i_req_gen|i_start_req_gen|n_req [2])) ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datac(!\i_req_gen|i_start_req_gen|n_req [1]),
	.datad(!\i_req_gen|i_start_req_gen|n_req [2]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_start_req_gen|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|WideOr2~0 .extended_lut = "off";
defparam \i_req_gen|i_start_req_gen|WideOr2~0 .lut_mask = 64'h3CC03CC000000000;
defparam \i_req_gen|i_start_req_gen|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N37
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr_vld (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr_vld .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr_vld .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N57
cyclonev_lcell_comb \i_req_gen|i_start_req_gen|WideOr1~0 (
// Equation(s):
// \i_req_gen|i_start_req_gen|WideOr1~0_combout  = ( !\i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q  & ( (!\i_req_gen|i_start_req_gen|n_req [2] & ((!\i_req_gen|i_start_req_gen|n_req [0]) # (!\i_req_gen|i_start_req_gen|n_req [1]))) ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_start_req_gen|n_req [2]),
	.datac(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datad(!\i_req_gen|i_start_req_gen|n_req [1]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_start_req_gen|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|WideOr1~0 .extended_lut = "off";
defparam \i_req_gen|i_start_req_gen|WideOr1~0 .lut_mask = 64'hCCC0CCC000000000;
defparam \i_req_gen|i_start_req_gen|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N24
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|cur[1]~3 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|cur[1]~3_combout  = ( \i_req_gen|i_ptr_seq_gen|next~2_combout  & ( ((\i_req_gen|i_start_req_gen|WideOr1~0_combout  & \i_req_gen|i_ptr_seq_gen|cur[3]~1_combout )) # (\i_req_gen|i_ptr_seq_gen|out_ptr_vld~q ) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|next~2_combout  & ( (\i_req_gen|i_start_req_gen|WideOr1~0_combout  & \i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~q ),
	.datab(gnd),
	.datac(!\i_req_gen|i_start_req_gen|WideOr1~0_combout ),
	.datad(!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|next~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|cur[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|cur[1]~3 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|cur[1]~3 .lut_mask = 64'h000F000F555F555F;
defparam \i_req_gen|i_ptr_seq_gen|cur[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N26
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr[1] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|cur[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[1] .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N51
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|next~3 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|next~3_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr [3] & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [1] & (!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  $ (!\i_req_gen|i_ptr_seq_gen|out_ptr [0]))) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|out_ptr [3] & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [0] & ((!\i_req_gen|i_ptr_seq_gen|out_ptr [1]) # (\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ))) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [1]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [0]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|next~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|next~3 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|next~3 .lut_mask = 64'h00AF00AF05500550;
defparam \i_req_gen|i_ptr_seq_gen|next~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N54
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|cur[0]~2 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|cur[0]~2_combout  = ( \i_req_gen|i_ptr_seq_gen|cur[3]~1_combout  & ( (!\i_req_gen|i_start_req_gen|WideOr2~0_combout ) # ((\i_req_gen|i_ptr_seq_gen|out_ptr_vld~q  & \i_req_gen|i_ptr_seq_gen|next~3_combout )) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr_vld~q  & \i_req_gen|i_ptr_seq_gen|next~3_combout ) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~q ),
	.datab(gnd),
	.datac(!\i_req_gen|i_start_req_gen|WideOr2~0_combout ),
	.datad(!\i_req_gen|i_ptr_seq_gen|next~3_combout ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|cur[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|cur[0]~2 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|cur[0]~2 .lut_mask = 64'h00550055F0F5F0F5;
defparam \i_req_gen|i_ptr_seq_gen|cur[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N56
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr[0] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|cur[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[0] .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y20_N25
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|cur[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N12
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|next~1 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|next~1_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( ((\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  & \i_req_gen|i_ptr_seq_gen|out_ptr [3])) # (\i_req_gen|i_ptr_seq_gen|out_ptr [0]) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [3] & \i_req_gen|i_ptr_seq_gen|out_ptr [0]) ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [0]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|next~1 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|next~1 .lut_mask = 64'h000F000F03FF03FF;
defparam \i_req_gen|i_ptr_seq_gen|next~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N27
cyclonev_lcell_comb \i_req_gen|i_start_req_gen|WideOr0~0 (
// Equation(s):
// \i_req_gen|i_start_req_gen|WideOr0~0_combout  = ( !\i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q  & ( (!\i_req_gen|i_start_req_gen|n_req [2]) # ((!\i_req_gen|i_start_req_gen|n_req [0] & !\i_req_gen|i_start_req_gen|n_req [1])) ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_start_req_gen|n_req [2]),
	.datac(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datad(!\i_req_gen|i_start_req_gen|n_req [1]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_start_req_gen|n_req[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_start_req_gen|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|WideOr0~0 .extended_lut = "off";
defparam \i_req_gen|i_start_req_gen|WideOr0~0 .lut_mask = 64'hFCCCFCCC00000000;
defparam \i_req_gen|i_start_req_gen|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N51
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|cur[3]~5 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|cur[3]~5_combout  = ( \i_req_gen|i_start_req_gen|WideOr0~0_combout  & ( (\i_req_gen|i_ptr_seq_gen|next~1_combout  & \i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ) ) ) # ( !\i_req_gen|i_start_req_gen|WideOr0~0_combout  & ( 
// ((\i_req_gen|i_ptr_seq_gen|next~1_combout  & \i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q )) # (\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_ptr_seq_gen|next~1_combout ),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.datad(!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_start_req_gen|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|cur[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|cur[3]~5 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|cur[3]~5 .lut_mask = 64'h03FF03FF03030303;
defparam \i_req_gen|i_ptr_seq_gen|cur[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N53
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr[3] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|cur[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[3] .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N0
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|next~0 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|next~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  & (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] $ (\i_req_gen|i_ptr_seq_gen|out_ptr [0]))) # 
// (\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  & (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] & \i_req_gen|i_ptr_seq_gen|out_ptr [0])) ) ) # ( !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [0] & 
// ((!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ) # (\i_req_gen|i_ptr_seq_gen|out_ptr [3]))) ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [0]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|next~0 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|next~0 .lut_mask = 64'h00CF00CFC03CC03C;
defparam \i_req_gen|i_ptr_seq_gen|next~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N57
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|cur[2]~4 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|cur[2]~4_combout  = ( \i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  & ( \i_req_gen|i_ptr_seq_gen|next~0_combout  ) ) # ( !\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  & ( \i_req_gen|i_ptr_seq_gen|next~0_combout  & ( 
// \i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  ) ) ) # ( \i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  & ( !\i_req_gen|i_ptr_seq_gen|next~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.datae(!\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout ),
	.dataf(!\i_req_gen|i_ptr_seq_gen|next~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|cur[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|cur[2]~4 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|cur[2]~4 .lut_mask = 64'h0000FFFF00FFFFFF;
defparam \i_req_gen|i_ptr_seq_gen|cur[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N59
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|cur[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N15
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|next~2 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|next~2_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] & ((\i_req_gen|i_ptr_seq_gen|out_ptr [0]))) # (\i_req_gen|i_ptr_seq_gen|out_ptr [3] & 
// (\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  & !\i_req_gen|i_ptr_seq_gen|out_ptr [0])) ) ) # ( !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [0] & (!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  $ 
// (!\i_req_gen|i_ptr_seq_gen|out_ptr [3]))) ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [0]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|next~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|next~2 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|next~2 .lut_mask = 64'h003C003C03F003F0;
defparam \i_req_gen|i_ptr_seq_gen|next~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N30
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|Equal0~1 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|Equal0~1_combout  = ( \i_req_gen|i_start_req_gen|WideOr1~0_combout  & ( \i_req_gen|i_ptr_seq_gen|next~3_combout  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & !\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) ) ) ) # ( 
// !\i_req_gen|i_start_req_gen|WideOr1~0_combout  & ( \i_req_gen|i_ptr_seq_gen|next~3_combout  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & ((!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) # (\i_req_gen|i_start_req_gen|WideOr2~0_combout ))) ) ) ) 
// # ( \i_req_gen|i_start_req_gen|WideOr1~0_combout  & ( !\i_req_gen|i_ptr_seq_gen|next~3_combout  & ( (!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout  & ((!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ) # (!\i_req_gen|i_ptr_seq_gen|next~2_combout ))) ) ) ) 
// # ( !\i_req_gen|i_start_req_gen|WideOr1~0_combout  & ( !\i_req_gen|i_ptr_seq_gen|next~3_combout  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & ((!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) # ((\i_req_gen|i_start_req_gen|WideOr2~0_combout )))) 
// # (\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & (!\i_req_gen|i_ptr_seq_gen|next~2_combout  & ((!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) # (\i_req_gen|i_start_req_gen|WideOr2~0_combout )))) ) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.datab(!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ),
	.datac(!\i_req_gen|i_start_req_gen|WideOr2~0_combout ),
	.datad(!\i_req_gen|i_ptr_seq_gen|next~2_combout ),
	.datae(!\i_req_gen|i_start_req_gen|WideOr1~0_combout ),
	.dataf(!\i_req_gen|i_ptr_seq_gen|next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|Equal0~1 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|Equal0~1 .lut_mask = 64'hCF8ACC888A8A8888;
defparam \i_req_gen|i_ptr_seq_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N42
cyclonev_lcell_comb \i_req_gen|i_start_req_gen|n_req[0]~3 (
// Equation(s):
// \i_req_gen|i_start_req_gen|n_req[0]~3_combout  = ( \i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( !\i_req_gen|i_ptr_seq_gen|Equal0~0_combout  $ (!\i_req_gen|i_start_req_gen|n_req [0]) ) ) # ( !\i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( 
// \i_req_gen|i_start_req_gen|n_req [0] ) )

	.dataa(gnd),
	.datab(!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_start_req_gen|n_req[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[0]~3 .extended_lut = "off";
defparam \i_req_gen|i_start_req_gen|n_req[0]~3 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \i_req_gen|i_start_req_gen|n_req[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N44
dffeas \i_req_gen|i_start_req_gen|n_req[0] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_start_req_gen|n_req[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_start_req_gen|n_req [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[0] .is_wysiwyg = "true";
defparam \i_req_gen|i_start_req_gen|n_req[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N3
cyclonev_lcell_comb \i_req_gen|i_start_req_gen|n_req[1]~2 (
// Equation(s):
// \i_req_gen|i_start_req_gen|n_req[1]~2_combout  = ( \i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( !\i_req_gen|i_start_req_gen|n_req [1] $ (((!\i_req_gen|i_start_req_gen|n_req [0]) # (!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ))) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( \i_req_gen|i_start_req_gen|n_req [1] ) )

	.dataa(!\i_req_gen|i_start_req_gen|n_req [0]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ),
	.datad(!\i_req_gen|i_start_req_gen|n_req [1]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_start_req_gen|n_req[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[1]~2 .extended_lut = "off";
defparam \i_req_gen|i_start_req_gen|n_req[1]~2 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \i_req_gen|i_start_req_gen|n_req[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N5
dffeas \i_req_gen|i_start_req_gen|n_req[1] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_start_req_gen|n_req[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_start_req_gen|n_req [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_start_req_gen|n_req[1] .is_wysiwyg = "true";
defparam \i_req_gen|i_start_req_gen|n_req[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N12
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|cur[2]~0 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  = ( !\i_req_gen|i_start_req_gen|n_req [3] & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & (!\i_req_gen|i_start_req_gen|n_req [1] & !\i_req_gen|i_start_req_gen|n_req [2])) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i_req_gen|i_start_req_gen|n_req [1]),
	.datad(!\i_req_gen|i_start_req_gen|n_req [2]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_start_req_gen|n_req [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|cur[2]~0 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|cur[2]~0 .lut_mask = 64'hA000A00000000000;
defparam \i_req_gen|i_ptr_seq_gen|cur[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N6
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|Equal0~0 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|Equal0~0_combout  = ( \i_req_gen|i_ptr_seq_gen|next~0_combout  & ( \i_req_gen|i_ptr_seq_gen|next~1_combout  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & (!\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  & 
// ((!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) # (\i_req_gen|i_start_req_gen|WideOr0~0_combout )))) ) ) ) # ( !\i_req_gen|i_ptr_seq_gen|next~0_combout  & ( \i_req_gen|i_ptr_seq_gen|next~1_combout  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & 
// (!\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  & ((!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) # (\i_req_gen|i_start_req_gen|WideOr0~0_combout )))) ) ) ) # ( \i_req_gen|i_ptr_seq_gen|next~0_combout  & ( !\i_req_gen|i_ptr_seq_gen|next~1_combout  & ( 
// (!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q  & (!\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  & ((!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) # (\i_req_gen|i_start_req_gen|WideOr0~0_combout )))) ) ) ) # ( !\i_req_gen|i_ptr_seq_gen|next~0_combout  & 
// ( !\i_req_gen|i_ptr_seq_gen|next~1_combout  & ( (!\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout  & ((!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ) # (\i_req_gen|i_start_req_gen|WideOr0~0_combout ))) ) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.datab(!\i_req_gen|i_ptr_seq_gen|cur[2]~0_combout ),
	.datac(!\i_req_gen|i_start_req_gen|WideOr0~0_combout ),
	.datad(!\i_req_gen|i_ptr_seq_gen|cur[3]~1_combout ),
	.datae(!\i_req_gen|i_ptr_seq_gen|next~0_combout ),
	.dataf(!\i_req_gen|i_ptr_seq_gen|next~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|Equal0~0 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|Equal0~0 .lut_mask = 64'hCC0C880888088808;
defparam \i_req_gen|i_ptr_seq_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y20_N36
cyclonev_lcell_comb \i_req_gen|i_ptr_seq_gen|Equal0~2 (
// Equation(s):
// \i_req_gen|i_ptr_seq_gen|Equal0~2_combout  = ( \i_req_gen|i_ptr_seq_gen|Equal0~1_combout  & ( !\i_req_gen|i_ptr_seq_gen|Equal0~0_combout  ) ) # ( !\i_req_gen|i_ptr_seq_gen|Equal0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i_req_gen|i_ptr_seq_gen|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_req_gen|i_ptr_seq_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|Equal0~2 .extended_lut = "off";
defparam \i_req_gen|i_ptr_seq_gen|Equal0~2 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \i_req_gen|i_ptr_seq_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y20_N38
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!\FPGA_RESET_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr_vld~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N15
cyclonev_lcell_comb \i_digit_0|WideOr6~0 (
// Equation(s):
// \i_digit_0|WideOr6~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [3] & (!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  & \i_req_gen|i_ptr_seq_gen|out_ptr [0])) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] & (!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  $ (!\i_req_gen|i_ptr_seq_gen|out_ptr [0]))) # (\i_req_gen|i_ptr_seq_gen|out_ptr [3] & 
// (\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q  & \i_req_gen|i_ptr_seq_gen|out_ptr [0])) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr[2]~DUPLICATE_q ),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [0]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_digit_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_digit_0|WideOr6~0 .extended_lut = "off";
defparam \i_digit_0|WideOr6~0 .lut_mask = 64'h0AA50AA500500050;
defparam \i_digit_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N58
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr[2] (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|cur[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[2] .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y20_N55
dffeas \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE (
	.clk(\i_clk_divider|cnt[9]~CLKENA0_outclk ),
	.d(\i_req_gen|i_ptr_seq_gen|cur[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N18
cyclonev_lcell_comb \i_digit_0|WideOr5~0 (
// Equation(s):
// \i_digit_0|WideOr5~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] & (\i_req_gen|i_ptr_seq_gen|out_ptr [2] & !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q )) # (\i_req_gen|i_ptr_seq_gen|out_ptr 
// [3] & ((\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ))) ) ) # ( !\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [2] & ((\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ) # (\i_req_gen|i_ptr_seq_gen|out_ptr 
// [3]))) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr [2]),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_digit_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_digit_0|WideOr5~0 .extended_lut = "off";
defparam \i_digit_0|WideOr5~0 .lut_mask = 64'h050F050F0A550A55;
defparam \i_digit_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N39
cyclonev_lcell_comb \i_digit_0|WideOr4~0 (
// Equation(s):
// \i_digit_0|WideOr4~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [2] & (\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & \i_req_gen|i_ptr_seq_gen|out_ptr [3])) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [2] & (\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & !\i_req_gen|i_ptr_seq_gen|out_ptr [3])) # (\i_req_gen|i_ptr_seq_gen|out_ptr [2] & 
// ((\i_req_gen|i_ptr_seq_gen|out_ptr [3]))) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [2]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_digit_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_digit_0|WideOr4~0 .extended_lut = "off";
defparam \i_digit_0|WideOr4~0 .lut_mask = 64'h0A550A5500050005;
defparam \i_digit_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N6
cyclonev_lcell_comb \i_digit_0|WideOr3~0 (
// Equation(s):
// \i_digit_0|WideOr3~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [2] & (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] & !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q )) # 
// (\i_req_gen|i_ptr_seq_gen|out_ptr [2] & ((\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ))) ) ) # ( !\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] & (\i_req_gen|i_ptr_seq_gen|out_ptr [2] & 
// !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q )) # (\i_req_gen|i_ptr_seq_gen|out_ptr [3] & (!\i_req_gen|i_ptr_seq_gen|out_ptr [2] & \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q )) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr [2]),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_digit_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_digit_0|WideOr3~0 .extended_lut = "off";
defparam \i_digit_0|WideOr3~0 .lut_mask = 64'h0A500A50A00FA00F;
defparam \i_digit_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N45
cyclonev_lcell_comb \i_digit_0|WideOr2~0 (
// Equation(s):
// \i_digit_0|WideOr2~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [3]) # ((!\i_req_gen|i_ptr_seq_gen|out_ptr [2] & !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q )) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (\i_req_gen|i_ptr_seq_gen|out_ptr [2] & (!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q  & !\i_req_gen|i_ptr_seq_gen|out_ptr [3])) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [2]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_digit_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_digit_0|WideOr2~0 .extended_lut = "off";
defparam \i_digit_0|WideOr2~0 .lut_mask = 64'h50005000FFA0FFA0;
defparam \i_digit_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N30
cyclonev_lcell_comb \i_digit_0|WideOr1~0 (
// Equation(s):
// \i_digit_0|WideOr1~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( !\i_req_gen|i_ptr_seq_gen|out_ptr [3] $ (((\i_req_gen|i_ptr_seq_gen|out_ptr [2] & !\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ))) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [3] & (!\i_req_gen|i_ptr_seq_gen|out_ptr [2] & \i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q )) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr [2]),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_digit_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_digit_0|WideOr1~0 .extended_lut = "off";
defparam \i_digit_0|WideOr1~0 .lut_mask = 64'h00A000A0A5AAA5AA;
defparam \i_digit_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N27
cyclonev_lcell_comb \i_digit_0|WideOr0~0 (
// Equation(s):
// \i_digit_0|WideOr0~0_combout  = ( \i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [2] $ (!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q )) # (\i_req_gen|i_ptr_seq_gen|out_ptr [3]) ) ) # ( 
// !\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q  & ( (!\i_req_gen|i_ptr_seq_gen|out_ptr [2] $ (!\i_req_gen|i_ptr_seq_gen|out_ptr [3])) # (\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ) ) )

	.dataa(!\i_req_gen|i_ptr_seq_gen|out_ptr [2]),
	.datab(gnd),
	.datac(!\i_req_gen|i_ptr_seq_gen|out_ptr[1]~DUPLICATE_q ),
	.datad(!\i_req_gen|i_ptr_seq_gen|out_ptr [3]),
	.datae(gnd),
	.dataf(!\i_req_gen|i_ptr_seq_gen|out_ptr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_digit_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_digit_0|WideOr0~0 .extended_lut = "off";
defparam \i_digit_0|WideOr0~0 .lut_mask = 64'h5FAF5FAF5AFF5AFF;
defparam \i_digit_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N38
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y45_N52
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y45_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y45_N35
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y45_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y45_N75
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N92
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N41
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N52
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N35
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N18
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N18
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N58
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N55
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N55
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N92
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N52
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N21
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N35
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N4
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N75
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N78
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N1
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N41
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N18
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N58
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N35
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y45_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N1
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N35
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N75
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N41
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y45_N35
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N1
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N21
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y45_N52
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N18
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N75
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N52
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N1
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N75
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N18
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N35
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N55
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N41
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N58
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y45_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N35
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N1
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N1
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y45_N18
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N4
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N52
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y41_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
