VCD info: dumpfile test.vcd opened for output.
setting up processor
writing 00000005 to 00
writing 00000003 to 01
writing 0000000f to 02
mem-writing 0290000f to 00000000
mem-writing 00900111 to 00000004
mem-writing 00100131 to 00000008
mem-writing 00202091 to 0000000c

=============
=============
CLK
=============
=============



===> decode HALT
mem-reading 00202091 from 0000000c
DO NOT AVAILABLE
pc increment to 00000004
reading 00000000 from pc
mem-reading 0290000f from 00000000


===> fetch 00000000 -> 0290000f

=============
=============
CLK
=============
=============



===> decode
mem-reading 0290000f from 00000000
decoding instruction 0290000f
ADD


===> REG


===> immediate addressing
accessing regbank w: 0
reading 00000005 from 00
reading xxxxxxxx from xx
reading xxxxxxxx from xx
pc increment to 00000008
reading 00000004 from pc
Shift count:  0
lsc
accessing regbank w: 0
reading 00000005 from 00
reading xxxxxxxx from xx
reading xxxxxxxx from xx
immedate addressing 0000000f
mem-reading 00900111 from 00000004


===> fetch 00000004 -> 00900111


===> ALU opertation
alu inputs busA : 00000005 busB: 0000000f, output: 00000014
rw: 00000014


===> write back to register
writing         20 to 00
writing 00000014 to 00
writing CPSR 00010000000000000000000000000000

=============
=============
CLK
=============
=============



===> decode
mem-reading 00900111 from 00000004
decoding instruction 00900111
ADD
!!!!!!!!!!!!!!!!HALT!!!!!!!!!!!!!
DO NOT AVAILABLE


===> fetch HALT
writing CPSR 00010000000000000000000000000000


===> write back to register
writing         20 to 00
writing 00000014 to 00
writing CPSR 00010000000000000000000000000000
stopping halt
writing CPSR 00010000000000000000000000000000

=============
=============
CLK
=============
=============



===> decode
mem-reading 00900111 from 00000004
decoding instruction 00900111
ADD


===> REG


===> non-immediate addressing
reading from regs 00 & 01
accessing regbank w: 0
reading 00000014 from 00
reading 00000003 from 01
reading xxxxxxxx from xx
pc increment to 0000000c
reading 00000008 from pc
Shift count:  0
lsl
accessing regbank w: 0
reading 00000014 from 00
reading 00000003 from 01
reading xxxxxxxx from xx
shifter output 00000003
mem-reading 00100131 from 00000008


===> fetch 00000008 -> 00100131


===> ALU opertation
alu inputs busA : 00000014 busB: 00000003, output: 00000017
rw: 00000017
writing CPSR 00010000000000000000000000000000


===> write back to register
writing         23 to 00
writing 00000017 to 00
writing CPSR 00010000000000000000000000000000
writing CPSR 00010000000000000000000000000000

=============
=============
CLK
=============
=============



===> decode
mem-reading 00100131 from 00000008
decoding instruction 00100131
AND
and logic
!!!!!!!!!!!!!!!!HALT!!!!!!!!!!!!!
DO NOT AVAILABLE


===> fetch HALT
writing CPSR 00010000000000000000000000000000


===> write back to register
writing         23 to 00
writing 00000017 to 00
writing CPSR 00010000000000000000000000000000
stopping halt
writing CPSR 00010000000000000000000000000000

=============
=============
CLK
=============
=============



===> decode
mem-reading 00100131 from 00000008
decoding instruction 00100131
AND


===> REG


===> non-immediate addressing
reading from regs 00 & 01
accessing regbank w: 0
reading 00000017 from 00
reading 00000003 from 01
reading xxxxxxxx from xx
pc increment to 00000010
reading 0000000c from pc
Shift count:  0
rsl
accessing regbank w: 0
reading 00000017 from 00
reading 00000003 from 01
reading xxxxxxxx from xx
shifter output 00000003
mem-reading 00202091 from 0000000c


===> fetch 0000000c -> 00202091


===> ALU opertation
and logic
alu inputs busA : 00000017 busB: 00000003, output: 00000003
rw: 00000003
writing CPSR 00010000000000000000000000000000


===> write back to register
writing          3 to 00
writing 00000003 to 00
writing CPSR 00010000000000000000000000000000
writing CPSR 00000000000000000000000000000000

=============
=============
CLK
=============
=============



===> decode
mem-reading 00202091 from 0000000c
decoding instruction 00202091
MLA


===> REG


===> non-immediate addressing
reading from regs 01 & 00
accessing regbank w: 0
reading 00000003 from 01
reading 00000003 from 00
reading 0000000f from 02
pc increment to 00000014
reading 00000010 from pc
mem-reading 00000000 from 00000010


===> multiplication


===> fetch 00000010 -> 00000000
mult output:         3 x          3 =                    9
Shift count:  0
lsl
shifter output 00000009


===> ALU opertation
alu inputs busA : 0000000f busB: 00000009, output: 00000018
rw: 00000018
writing CPSR 00000000000000000000000000000000


===> write back to register
writing         24 to 01
writing 00000018 to 01
writing CPSR 00000000000000000000000000000000
writing CPSR 00010000000000000000000000000000

=============
=============
CLK
=============
=============



===> decode
halt
mem-reading 00000000 from 00000010
DO NOT AVAILABLE


===> fetch HALT
writing CPSR 00010000000000000000000000000000


===> write back to register
writing         24 to 01
writing 00000018 to 01
writing CPSR 00010000000000000000000000000000
whole.v:618: $finish called at 7370 (1s)
writing CPSR 00010000000000000000000000000000
