Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 12:19:20 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.580    -4277.985                   2647                18929        0.017        0.000                      0                18929       -0.905     -116.766                     170                  9831  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_1             {0.000 2.381}        4.762           210.000         
  clk_out2_SP_OV_clk_wiz_0_1             {0.000 4.010}        8.020           124.687         
  clkfbout_SP_OV_clk_wiz_0_1             {0.000 25.000}       50.000          20.000          
SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_2_1           {0.000 0.625}        1.250           800.000         
  clk_out2_SP_OV_clk_wiz_0_2_1           {0.000 2.500}        5.000           200.000         
  clkfbout_SP_OV_clk_wiz_0_2_1           {0.000 5.000}        10.000          100.000         
SP_OV_i/REF_CLK/inst/clk_in1             {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_1_1           {0.000 1.087}        2.174           460.000         
  clkfbout_SP_OV_clk_wiz_1_1_1           {0.000 5.000}        10.000          100.000         
clk_fpga_0                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_1                                                                                                                                                               0.502        0.000                       0                     4  
  clk_out2_SP_OV_clk_wiz_0_1                  -0.393       -9.538                     41                  528        0.162        0.000                      0                  528        3.510        0.000                       0                   402  
  clkfbout_SP_OV_clk_wiz_0_1                                                                                                                                                              47.845        0.000                       0                     3  
SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_2_1                                                                                                                                                            -0.905       -5.075                      11                    12  
  clk_out2_SP_OV_clk_wiz_0_2_1                -1.848     -221.438                    315                 1467        0.139        0.000                      0                 1467       -0.820     -107.849                     143                   708  
  clkfbout_SP_OV_clk_wiz_0_2_1                                                                                                                                                             7.845        0.000                       0                     3  
SP_OV_i/REF_CLK/inst/clk_in1                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_1_1                -1.690     -349.010                    864                 1350        0.115        0.000                      0                 1350       -0.402       -3.841                      16                  1067  
  clkfbout_SP_OV_clk_wiz_1_1_1                                                                                                                                                             7.845        0.000                       0                     3  
clk_fpga_0                                     0.438        0.000                      0                14547        0.017        0.000                      0                14547        4.020        0.000                       0                  7626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out2_SP_OV_clk_wiz_0_1         -4.441     -968.444                    272                  272        0.210        0.000                      0                  272  
clk_fpga_0                    clk_out2_SP_OV_clk_wiz_0_1         -4.580    -1597.875                    396                  396        0.042        0.000                      0                  396  
clk_fpga_0                    clk_out2_SP_OV_clk_wiz_0_2_1       -4.392     -643.001                    656                  882        0.551        0.000                      0                  882  
clk_out2_SP_OV_clk_wiz_0_1    clk_out1_SP_OV_clk_wiz_1_1_1       -3.805       -3.805                      1                    1        0.183        0.000                      0                    1  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_1_1       -4.446    -1578.179                    602                  602        0.025        0.000                      0                  602  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
  To Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 2.381 }
Period(ns):         4.762
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         4.762       1.537      IDELAYCTRL_X1Y1  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         4.762       1.537      IDELAYCTRL_X1Y2  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         4.762       2.607      BUFGCTRL_X0Y17   SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.762       3.513      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         4.762       0.502      IDELAYCTRL_X1Y1  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         4.762       0.502      IDELAYCTRL_X1Y2  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.762       208.598    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :           41  Failing Endpoints,  Worst Slack       -0.393ns,  Total Violation       -9.538ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 2.958ns (36.912%)  route 5.056ns (63.088%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 9.554 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.659     9.660    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.534     9.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/C
                         clock pessimism              0.004     9.558    
                         clock uncertainty           -0.122     9.436    
    SLICE_X54Y59         FDRE (Setup_fdre_C_CE)      -0.169     9.267    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.958ns (37.201%)  route 4.993ns (62.799%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.597     9.597    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.958ns (37.201%)  route 4.993ns (62.799%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.597     9.597    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.958ns (37.201%)  route 4.993ns (62.799%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.597     9.597    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[31]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.958ns (37.201%)  route 4.993ns (62.799%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.597     9.597    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.958ns (37.201%)  route 4.993ns (62.799%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.597     9.597    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.958ns (37.201%)  route 4.993ns (62.799%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.597     9.597    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 2.958ns (37.389%)  route 4.953ns (62.611%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.557     9.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[19]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 2.958ns (37.389%)  route 4.953ns (62.611%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.557     9.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 2.958ns (37.389%)  route 4.953ns (62.611%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 9.496 - 8.020 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.646     1.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X48Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/Q
                         net (fo=2, routed)           1.835     3.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[1]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2/O
                         net (fo=1, routed)           0.000     4.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_i_4__2_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.593 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.822    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.936 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.936    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.612 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           0.787     6.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__6_n_6
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.303     6.702 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     6.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_5__2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.103 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.774     8.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.557     9.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X44Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476     9.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X44Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/C
                         clock pessimism              0.104     9.600    
                         clock uncertainty           -0.122     9.478    
    SLICE_X44Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 -0.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.128ns (12.182%)  route 0.923ns (87.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.604    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.433     1.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000     1.514    
    SLICE_X60Y49         FDRE (Hold_fdre_C_R)        -0.072     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.128ns (12.182%)  route 0.923ns (87.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.604    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.433     1.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000     1.514    
    SLICE_X60Y49         FDRE (Hold_fdre_C_R)        -0.072     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.128ns (12.182%)  route 0.923ns (87.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.604    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.433     1.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000     1.514    
    SLICE_X60Y49         FDRE (Hold_fdre_C_R)        -0.072     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.128ns (12.182%)  route 0.923ns (87.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.604    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.433     1.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000     1.514    
    SLICE_X60Y49         FDRE (Hold_fdre_C_R)        -0.072     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.455%)  route 0.900ns (87.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.900     1.581    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.394     1.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.000     1.476    
    SLICE_X60Y51         FDRE (Hold_fdre_C_R)        -0.072     1.404    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.455%)  route 0.900ns (87.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.900     1.581    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.394     1.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.000     1.476    
    SLICE_X60Y51         FDRE (Hold_fdre_C_R)        -0.072     1.404    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.455%)  route 0.900ns (87.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.900     1.581    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.394     1.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.000     1.476    
    SLICE_X60Y51         FDRE (Hold_fdre_C_R)        -0.072     1.404    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.455%)  route 0.900ns (87.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554     0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.900     1.581    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.026     1.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.056     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.394     1.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.000     1.476    
    SLICE_X60Y51         FDRE (Hold_fdre_C_R)        -0.072     1.404    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.679%)  route 0.120ns (25.321%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.731     0.731    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X56Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.264     1.040    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y39         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.120     1.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.462 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.516 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.516    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X57Y40         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.031     1.031    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X56Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.087 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.438     1.524    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y40         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.310     1.214    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.105     1.319    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.251%)  route 0.120ns (24.749%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.731     0.731    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X56Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.264     1.040    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y39         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.120     1.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.462 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.527 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.527    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X57Y40         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.031     1.031    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X56Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.087 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.438     1.524    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y40         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.310     1.214    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.105     1.319    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 4.010 }
Period(ns):         8.020
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.020       5.865      BUFGCTRL_X0Y18   SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X2Y16      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X2Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X3Y16      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X3Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.020       6.771      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X67Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X67Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X67Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X67Y45     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.020       205.340    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y39     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y39     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y39     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y39     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X67Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X67Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X62Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.010       3.510      SLICE_X61Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_clk_ctl_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.010       3.510      SLICE_X63Y54     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_rst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X63Y54     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X63Y54     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X63Y54     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X61Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X61Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X61Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X61Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   SP_OV_i/DELAYTIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
  To Clock:  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_2_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           11  Failing Endpoints,  Worst Slack       -0.905ns,  Total Violation       -5.075ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.250       -0.905     BUFGCTRL_X0Y2    SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y146    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_2_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_2_1

Setup :          315  Failing Endpoints,  Worst Slack       -1.848ns,  Total Violation     -221.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :          143  Failing Endpoints,  Worst Slack       -0.820ns,  Total Violation     -107.849ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.738ns (25.768%)  route 5.007ns (74.232%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     5.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 -1.848    

Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.738ns (25.768%)  route 5.007ns (74.232%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     5.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 -1.848    

Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.738ns (25.768%)  route 5.007ns (74.232%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     5.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 -1.848    

Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.738ns (25.768%)  route 5.007ns (74.232%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     5.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 -1.848    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 1.738ns (25.886%)  route 4.976ns (74.114%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     5.761    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 1.738ns (25.886%)  route 4.976ns (74.114%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     5.761    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 1.738ns (25.886%)  route 4.976ns (74.114%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     5.761    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 1.738ns (25.886%)  route 4.976ns (74.114%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     5.761    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 1.738ns (25.886%)  route 4.976ns (74.114%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     5.761    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 1.738ns (25.886%)  route 4.976ns (74.114%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.497 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/Q
                         net (fo=6, routed)           0.995     0.498    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in33_in
    SLICE_X103Y89        LUT3 (Prop_lut3_I1_O)        0.124     0.622 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3/O
                         net (fo=3, routed)           1.170     1.792    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig1_i_3_n_0
    SLICE_X103Y83        LUT5 (Prop_lut5_I2_O)        0.124     1.916 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     2.611    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     3.467    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     3.591 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.591    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.048 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     4.921    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     5.250 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     5.761    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.072     4.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.943    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -1.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.370%)  route 0.109ns (43.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.604     0.606    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[23]/Q
                         net (fo=1, routed)           0.109     0.856    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg_n_0_[23]
    SLICE_X98Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.873     0.875    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X98Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[23]/C
                         clock pessimism             -0.234     0.641    
    SLICE_X98Y83         FDRE (Hold_fdre_C_D)         0.076     0.717    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.646%)  route 0.117ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.604     0.606    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[12]/Q
                         net (fo=1, routed)           0.117     0.864    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg_n_0_[12]
    SLICE_X98Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.873     0.875    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X98Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[12]/C
                         clock pessimism             -0.234     0.641    
    SLICE_X98Y83         FDRE (Hold_fdre_C_D)         0.075     0.716    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.962%)  route 0.102ns (42.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.584     0.586    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X88Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[16]/Q
                         net (fo=1, routed)           0.102     0.829    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[16]
    SLICE_X86Y92         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.854     0.856    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X86Y92         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[16]/C
                         clock pessimism             -0.254     0.602    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.076     0.678    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.634     0.636    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X107Y62        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/M_TIMER/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=2, routed)           0.072     0.848    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_val[13]
    SLICE_X106Y62        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.903     0.905    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X106Y62        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/C
                         clock pessimism             -0.256     0.649    
    SLICE_X106Y62        FDRE (Hold_fdre_C_D)         0.047     0.696    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_CTIME_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.633     0.635    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X111Y66        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[3]/Q
                         net (fo=1, routed)           0.116     0.892    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0[3]
    SLICE_X109Y66        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.900     0.902    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X109Y66        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D0_reg[3]/C
                         clock pessimism             -0.234     0.668    
    SLICE_X109Y66        FDRE (Hold_fdre_C_D)         0.066     0.734    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.603     0.605    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[1]/Q
                         net (fo=1, routed)           0.108     0.854    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2[1]
    SLICE_X90Y82         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.870     0.872    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y82         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[1]/C
                         clock pessimism             -0.254     0.618    
    SLICE_X90Y82         FDRE (Hold_fdre_C_D)         0.076     0.694    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/pipelined_f1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.631     0.633    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X111Y68        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/pipelined_f1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/pipelined_f1_reg[0]/Q
                         net (fo=1, routed)           0.115     0.889    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/pipelined_f1[0]
    SLICE_X108Y67        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.899     0.901    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X108Y67        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1_reg[0]/C
                         clock pessimism             -0.234     0.667    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.059     0.726    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.605     0.607    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg[5]/Q
                         net (fo=1, routed)           0.110     0.858    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT4_reg_n_0_[5]
    SLICE_X95Y87         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.875     0.877    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y87         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[5]/C
                         clock pessimism             -0.254     0.623    
    SLICE_X95Y87         FDRE (Hold_fdre_C_D)         0.070     0.693    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.631     0.633    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X109Y67        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1_reg[3]/Q
                         net (fo=1, routed)           0.113     0.887    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1[3]
    SLICE_X109Y66        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.900     0.902    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X109Y66        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D1_reg[3]/C
                         clock pessimism             -0.254     0.648    
    SLICE_X109Y66        FDRE (Hold_fdre_C_D)         0.072     0.720    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.610     0.612    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y97         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y97         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[3]/Q
                         net (fo=2, routed)           0.112     0.865    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[3]
    SLICE_X97Y98         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.880     0.882    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y98         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D0_reg[3]/C
                         clock pessimism             -0.254     0.628    
    SLICE_X97Y98         FDRE (Hold_fdre_C_D)         0.070     0.698    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         5.000       3.333      ILOGIC_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         5.000       3.333      ILOGIC_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         5.000       3.333      ILOGIC_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         5.000       3.333      ILOGIC_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         5.000       3.333      ILOGIC_X1Y146    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X95Y83     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y80     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y82     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X106Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/lT2_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X106Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X106Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X106Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X106Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X107Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X107Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X107Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X107Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -0.320      -0.820     SLICE_X107Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y86     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y86     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y86     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y86     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y85     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y86     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X91Y80     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y85     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X88Y85     SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X105Y66    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_2_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SP_OV_i/DESERIALIZER_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/REF_CLK/inst/clk_in1
  To Clock:  SP_OV_i/REF_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/REF_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :          864  Failing Endpoints,  Worst Slack       -1.690ns,  Total Violation     -349.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :           16  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -3.841ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.771ns (46.299%)  route 2.054ns (53.701%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 3.654 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.651     1.654    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X32Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.478     2.132 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[1]/Q
                         net (fo=2, routed)           0.904     3.036    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg_n_0_[1]
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.295     3.331 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     3.331    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry_i_8__0_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.863 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.863    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.977    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.091    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           1.150     5.355    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN17_in
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_i_1__0/O
                         net (fo=1, routed)           0.000     5.479    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_i_1__0_n_0
    SLICE_X34Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.477     3.654    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X34Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_reg/C
                         clock pessimism              0.114     3.768    
                         clock uncertainty           -0.057     3.711    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.079     3.790    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_reg
  -------------------------------------------------------------------
                         required time                          3.790    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.913%)  route 2.658ns (82.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 3.691 - 2.174 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.628     1.631    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X51Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     2.087 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst_reg/Q
                         net (fo=2, routed)           1.206     3.293    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.124     3.417 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.452     4.869    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X29Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.514     3.691    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X29Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.014     3.705    
                         clock uncertainty           -0.057     3.647    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.429     3.218    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                          3.218    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.658ns (44.141%)  route 2.098ns (55.859%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 3.690 - 2.174 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.690     1.693    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X26Y66         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/Q
                         net (fo=2, routed)           1.237     3.408    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg_n_0_[8]
    SLICE_X27Y72         LUT4 (Prop_lut4_I1_O)        0.296     3.704 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.704    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_i_8__1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.236 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.236    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.350    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.861     5.325    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN17_in
    SLICE_X26Y79         LUT6 (Prop_lut6_I1_O)        0.124     5.449 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_i_1__1/O
                         net (fo=1, routed)           0.000     5.449    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_i_1__1_n_0
    SLICE_X26Y79         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.513     3.690    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X26Y79         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg/C
                         clock pessimism              0.114     3.804    
                         clock uncertainty           -0.057     3.747    
    SLICE_X26Y79         FDRE (Setup_fdre_C_D)        0.079     3.826    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.658ns (44.129%)  route 2.099ns (55.871%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 3.690 - 2.174 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.690     1.693    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X26Y66         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/Q
                         net (fo=2, routed)           1.237     3.408    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg_n_0_[8]
    SLICE_X27Y72         LUT4 (Prop_lut4_I1_O)        0.296     3.704 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.704    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_i_8__1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.236 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.236    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.350    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.862     5.326    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN17_in
    SLICE_X26Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.450 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_i_1__1/O
                         net (fo=1, routed)           0.000     5.450    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_i_1__1_n_0
    SLICE_X26Y79         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.513     3.690    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X26Y79         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/C
                         clock pessimism              0.114     3.804    
                         clock uncertainty           -0.057     3.747    
    SLICE_X26Y79         FDRE (Setup_fdre_C_D)        0.081     3.828    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.828    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.464ns (40.439%)  route 2.156ns (59.561%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 3.631 - 2.174 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.633     1.636    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.456     2.092 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=3, routed)           1.302     3.394    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/uQ[9]
    SLICE_X53Y67         LUT4 (Prop_lut4_I2_O)        0.124     3.518 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.518    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_i_8_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.050 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.050    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.164    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.278 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.854     5.132    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN17_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.256 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_i_1/O
                         net (fo=1, routed)           0.000     5.256    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_i_1_n_0
    SLICE_X53Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.454     3.631    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X53Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/C
                         clock pessimism              0.114     3.745    
                         clock uncertainty           -0.057     3.688    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.032     3.720    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.720    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.464ns (40.495%)  route 2.151ns (59.505%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 3.631 - 2.174 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.633     1.636    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.456     2.092 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=3, routed)           1.302     3.394    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/uQ[9]
    SLICE_X53Y67         LUT4 (Prop_lut4_I2_O)        0.124     3.518 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.518    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_i_8_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.050 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.050    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.164 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.164    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.278 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.849     5.127    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN17_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.251 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_i_1/O
                         net (fo=1, routed)           0.000     5.251    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_i_1_n_0
    SLICE_X53Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.454     3.631    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X53Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_reg/C
                         clock pessimism              0.114     3.745    
                         clock uncertainty           -0.057     3.688    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.031     3.719    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_reg
  -------------------------------------------------------------------
                         required time                          3.719    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.499ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 1.789ns (49.111%)  route 1.854ns (50.889%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.637     1.640    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X34Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     2.118 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[3]/Q
                         net (fo=2, routed)           0.964     3.082    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg_n_0_[3]
    SLICE_X37Y75         LUT4 (Prop_lut4_I3_O)        0.295     3.377 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.377    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry_i_7__2_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.927 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.927    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.041 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.041    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.155 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.155    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.890     5.159    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN17_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.283 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_i_1__2/O
                         net (fo=1, routed)           0.000     5.283    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_i_1__2_n_0
    SLICE_X38Y79         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.471     3.648    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X38Y79         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg/C
                         clock pessimism              0.114     3.762    
                         clock uncertainty           -0.057     3.705    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.079     3.784    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 -1.499    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.658ns (46.797%)  route 1.885ns (53.203%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 3.686 - 2.174 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.690     1.693    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X26Y66         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[8]/Q
                         net (fo=2, routed)           1.237     3.408    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg_n_0_[8]
    SLICE_X27Y72         LUT4 (Prop_lut4_I1_O)        0.296     3.704 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.704    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_i_8__1_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.236 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.236    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.350    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.648     5.112    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN17_in
    SLICE_X27Y76         LUT6 (Prop_lut6_I4_O)        0.124     5.236 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_i_1__1/O
                         net (fo=1, routed)           0.000     5.236    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_i_1__1_n_0
    SLICE_X27Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.509     3.686    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X27Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_reg/C
                         clock pessimism              0.114     3.800    
                         clock uncertainty           -0.057     3.743    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)        0.031     3.774    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_reg
  -------------------------------------------------------------------
                         required time                          3.774    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                 -1.462    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.920%)  route 2.332ns (80.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 3.649 - 2.174 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.628     1.631    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X51Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     2.087 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst_reg/Q
                         net (fo=2, routed)           1.206     3.293    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/lrst
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.124     3.417 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.126     4.543    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.472     3.649    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.014     3.663    
                         clock uncertainty           -0.057     3.605    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524     3.081    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.568ns (43.745%)  route 2.016ns (56.255%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 3.649 - 2.174 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.650     1.653    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y63         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           1.304     3.413    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/qctr1[0]
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.124     3.537 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37/O
                         net (fo=1, routed)           0.000     3.537    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.050 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.050    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.167 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.167    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.284 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.284    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.401 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.713     5.113    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124     5.237 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000     5.237    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.472     3.649    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.148     3.797    
                         clock uncertainty           -0.057     3.740    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.077     3.817    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -1.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.038%)  route 0.208ns (55.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.554     0.556    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X34Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=1, routed)           0.208     0.928    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[1]
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.862     0.864    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.813    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.948%)  route 0.209ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.554     0.556    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X34Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/Q
                         net (fo=1, routed)           0.209     0.929    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[2]
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.862     0.864    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.813    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.646%)  route 0.234ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.578     0.580    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X60Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/Q
                         net (fo=1, routed)           0.234     0.954    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[2]
    RAMB18_X3Y34         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.887     0.889    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X3Y34         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.655    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.838    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.206%)  route 0.228ns (61.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.571     0.573    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X57Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.228     0.942    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[6]
    RAMB18_X3Y28         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.874     0.876    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X3Y28         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.642    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.825    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.592%)  route 0.234ns (62.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.578     0.580    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X60Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=1, routed)           0.234     0.955    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[1]
    RAMB18_X3Y34         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.887     0.889    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X3Y34         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.655    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.838    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.885%)  route 0.210ns (56.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X34Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/Q
                         net (fo=1, routed)           0.210     0.930    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[4]
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.862     0.864    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.813    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.882%)  route 0.210ns (56.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X34Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=1, routed)           0.210     0.930    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[7]
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.862     0.864    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.813    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.579     0.581    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X60Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/Q
                         net (fo=1, routed)           0.236     0.958    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[5]
    RAMB18_X3Y34         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.887     0.889    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X3Y34         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.655    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.838    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.560%)  route 0.221ns (57.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X34Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/Q
                         net (fo=1, routed)           0.221     0.942    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[5]
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.862     0.864    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y32         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.813    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.047%)  route 0.240ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.572     0.574    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X57Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=1, routed)           0.240     0.954    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[1]
    RAMB18_X3Y28         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.874     0.876    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X3Y28         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.642    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.825    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y32     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y32     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y34     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y28     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y66     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2i_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y84     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y83     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2i_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y63     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y63     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y63     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y63     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y64     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y64     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y64     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y60     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y64     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y66     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y69     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y69     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y69     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y65     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y65     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y69     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_1_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 1.462ns (17.095%)  route 7.090ns (82.905%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.649     2.943    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/s_axi_aclk
    SLICE_X40Y60         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.803     4.165    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X40Y61         LUT6 (Prop_lut6_I0_O)        0.299     4.464 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.871     5.334    SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.458 r  SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.954     6.413    SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.537 f  SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.602     7.139    SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X49Y70         LUT5 (Prop_lut5_I4_O)        0.124     7.263 r  SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.960     8.223    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           1.012     9.359    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.483 f  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.467     9.949    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/skid_buffer_reg[61]
    SLICE_X54Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.073 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.422    11.495    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.562    12.742    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.934    SP_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.574ns (17.280%)  route 7.535ns (82.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=61, routed)          7.535    12.016    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X85Y63         LUT4 (Prop_lut4_I0_O)        0.124    12.140 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE[0]_i_1/O
                         net (fo=1, routed)           0.000    12.140    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[0]_0
    SLICE_X85Y63         FDSE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.541    12.720    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X85Y63         FDSE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X85Y63         FDSE (Setup_fdse_C_D)        0.031    12.726    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 1.450ns (15.574%)  route 7.860ns (84.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=37, routed)          7.860    12.341    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[7]
    SLICE_X110Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.859    13.038    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                         clock pessimism              0.129    13.167    
                         clock uncertainty           -0.154    13.013    
    SLICE_X110Y141       FDRE (Setup_fdre_C_D)       -0.062    12.951    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 1.450ns (15.661%)  route 7.809ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=30, routed)          7.809    12.290    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[16]
    SLICE_X110Y140       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.858    13.037    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y140       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                         clock pessimism              0.129    13.166    
                         clock uncertainty           -0.154    13.012    
    SLICE_X110Y140       FDRE (Setup_fdre_C_D)       -0.093    12.919    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 1.450ns (16.163%)  route 7.521ns (83.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=30, routed)          7.521    12.002    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[21]
    SLICE_X70Y44         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.558    12.738    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y44         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X70Y44         FDRE (Setup_fdre_C_D)       -0.067    12.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 1.450ns (15.677%)  route 7.799ns (84.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=36, routed)          7.799    12.280    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[15]
    SLICE_X111Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.859    13.038    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                         clock pessimism              0.129    13.167    
                         clock uncertainty           -0.154    13.013    
    SLICE_X111Y141       FDRE (Setup_fdre_C_D)       -0.093    12.920    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 1.450ns (15.718%)  route 7.775ns (84.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=30, routed)          7.775    12.256    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[19]
    SLICE_X110Y140       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.858    13.037    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y140       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                         clock pessimism              0.129    13.166    
                         clock uncertainty           -0.154    13.012    
    SLICE_X110Y140       FDRE (Setup_fdre_C_D)       -0.093    12.919    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.450ns (15.652%)  route 7.814ns (84.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=36, routed)          7.814    12.295    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[8]
    SLICE_X111Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.859    13.038    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                         clock pessimism              0.129    13.167    
                         clock uncertainty           -0.154    13.013    
    SLICE_X111Y141       FDRE (Setup_fdre_C_D)       -0.047    12.966    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.450ns (15.702%)  route 7.784ns (84.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=36, routed)          7.784    12.265    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[8]
    SLICE_X110Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.859    13.038    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y141       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                         clock pessimism              0.129    13.167    
                         clock uncertainty           -0.154    13.013    
    SLICE_X110Y141       FDRE (Setup_fdre_C_D)       -0.047    12.966    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 1.450ns (16.366%)  route 7.410ns (83.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=30, routed)          7.410    11.891    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[21]
    SLICE_X75Y43         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.559    12.738    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X75Y43         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[10]/C
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X75Y43         FDSE (Setup_fdse_C_D)       -0.081    12.618    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[10]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.016%)  route 0.186ns (49.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.186     1.225    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/gpio_Data_In[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.270 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.270    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1[3]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092     1.253    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.264%)  route 0.207ns (49.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.578     0.914    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y52         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDSE (Prop_fdse_C_Q)         0.164     1.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=2, routed)           0.207     1.284    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/gpio2_io_t[0]
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.329 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1/O
                         net (fo=1, routed)           0.000     1.329    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0
    SLICE_X58Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.853     1.219    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.121     1.310    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.556     0.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/s_axi_aclk
    SLICE_X48Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.226     1.258    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[5]
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.830     1.196    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.072     1.238    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.615%)  route 0.143ns (43.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.689     1.025    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y100        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/Q
                         net (fo=1, routed)           0.143     1.309    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/gpio2_Data_In[6]
    SLICE_X90Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.354    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Read_Reg2_In[6]
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.877     1.243    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.121     1.329    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.826%)  route 0.220ns (54.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.561     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y41         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/Q
                         net (fo=1, routed)           0.220     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.302 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data[4]
    SLICE_X50Y42         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.824     1.190    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/s_axi_aclk
    SLICE_X50Y42         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.120     1.275    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.504%)  route 0.191ns (57.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.655     0.991    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.191     1.323    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.844     1.210    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.608%)  route 0.172ns (57.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.543     0.879    SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=8, routed)           0.172     1.179    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[0]
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.804     1.170    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.005     1.140    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.999%)  route 0.240ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.556     0.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/s_axi_aclk
    SLICE_X48Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.240     1.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[26]
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.830     1.196    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.066     1.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.553     0.889    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y88         FDRE                                         r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.121     1.151    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X46Y88         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.822     1.188    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y88         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X46Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.243     1.271    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/gpio2_io_o[28]
    SLICE_X47Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.824     1.190    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.072     1.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y67    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y67    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y73    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y72    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y72    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y72    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y73    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y71    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y71    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          272  Failing Endpoints,  Worst Slack       -4.441ns,  Total Violation     -968.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.441ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        4.366ns  (logic 0.580ns (13.283%)  route 3.786ns (86.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 596.123 - 593.484 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 595.200 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.719   595.200    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.456   595.656 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           1.831   597.487    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Op2[0]
    SLICE_X54Y46         LUT2 (Prop_lut2_I1_O)        0.124   597.611 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Res[0]_INST_0/O
                         net (fo=1, routed)           1.955   599.567    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y16          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.887   595.371    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/TCLK
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.100   595.471 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/O_CLK/O
                         net (fo=1, routed)           0.652   596.123    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y16          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000   596.123    
                         clock uncertainty           -0.473   595.650    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   595.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        595.126    
                         arrival time                        -599.567    
  -------------------------------------------------------------------
                         slack                                 -4.441    

Slack (VIOLATED) :        -4.281ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        4.226ns  (logic 0.580ns (13.726%)  route 3.646ns (86.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 596.142 - 593.484 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 595.200 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.719   595.200    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.456   595.656 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           2.217   597.873    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_2/Op1[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.124   597.997 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_2/Res[0]_INST_0/O
                         net (fo=1, routed)           1.429   599.426    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.911   595.395    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/TCLK
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.100   595.495 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/O_CLK/O
                         net (fo=1, routed)           0.647   596.142    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000   596.142    
                         clock uncertainty           -0.473   595.669    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   595.145    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        595.145    
                         arrival time                        -599.426    
  -------------------------------------------------------------------
                         slack                                 -4.281    

Slack (VIOLATED) :        -4.073ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        4.426ns  (logic 0.580ns (13.105%)  route 3.846ns (86.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 596.550 - 593.484 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 595.200 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.719   595.200    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.456   595.656 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           1.817   597.474    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_3/Op2[0]
    SLICE_X68Y48         LUT2 (Prop_lut2_I1_O)        0.124   597.598 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_3/Res[0]_INST_0/O
                         net (fo=1, routed)           2.028   599.626    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X3Y16          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         2.159   595.643    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/TCLK
    SLICE_X94Y49         LUT3 (Prop_lut3_I0_O)        0.100   595.743 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/O_CLK/O
                         net (fo=1, routed)           0.807   596.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X3Y16          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000   596.550    
                         clock uncertainty           -0.473   596.077    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   595.553    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        595.553    
                         arrival time                        -599.626    
  -------------------------------------------------------------------
                         slack                                 -4.073    

Slack (VIOLATED) :        -3.917ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        4.003ns  (logic 0.580ns (14.488%)  route 3.423ns (85.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 596.284 - 593.484 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 595.200 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.719   595.200    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.456   595.656 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           1.744   597.400    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Op1[0]
    SLICE_X83Y49         LUT2 (Prop_lut2_I0_O)        0.124   597.524 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Res[0]_INST_0/O
                         net (fo=1, routed)           1.679   599.204    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X3Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         2.053   595.537    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X94Y49         LUT3 (Prop_lut3_I0_O)        0.100   595.637 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/O_CLK/O
                         net (fo=1, routed)           0.647   596.284    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X3Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000   596.284    
                         clock uncertainty           -0.473   595.811    
    DSP48_X3Y18          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   595.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        595.287    
                         arrival time                        -599.204    
  -------------------------------------------------------------------
                         slack                                 -3.917    

Slack (VIOLATED) :        -3.869ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        2.772ns  (logic 0.580ns (20.923%)  route 2.192ns (79.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 595.024 - 593.484 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 595.124 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.643   595.124    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456   595.580 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.105   596.685    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124   596.809 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          1.087   597.896    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X62Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.541   595.024    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X62Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[29]/C
                         clock pessimism              0.000   595.024    
                         clock uncertainty           -0.473   594.552    
    SLICE_X62Y52         FDRE (Setup_fdre_C_R)       -0.524   594.028    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[29]
  -------------------------------------------------------------------
                         required time                        594.028    
                         arrival time                        -597.896    
  -------------------------------------------------------------------
                         slack                                 -3.869    

Slack (VIOLATED) :        -3.869ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        2.772ns  (logic 0.580ns (20.923%)  route 2.192ns (79.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 595.024 - 593.484 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 595.124 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.643   595.124    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456   595.580 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.105   596.685    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124   596.809 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          1.087   597.896    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X62Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.541   595.024    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X62Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]/C
                         clock pessimism              0.000   595.024    
                         clock uncertainty           -0.473   594.552    
    SLICE_X62Y52         FDRE (Setup_fdre_C_R)       -0.524   594.028    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]
  -------------------------------------------------------------------
                         required time                        594.028    
                         arrival time                        -597.896    
  -------------------------------------------------------------------
                         slack                                 -3.869    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.527%)  route 2.114ns (78.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 594.949 - 593.484 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 595.124 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.643   595.124    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456   595.580 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.006   596.586    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124   596.710 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   597.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   594.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]/C
                         clock pessimism              0.000   594.949    
                         clock uncertainty           -0.473   594.477    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   593.953    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]
  -------------------------------------------------------------------
                         required time                        593.953    
                         arrival time                        -597.819    
  -------------------------------------------------------------------
                         slack                                 -3.866    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.527%)  route 2.114ns (78.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 594.949 - 593.484 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 595.124 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.643   595.124    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456   595.580 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.006   596.586    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124   596.710 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   597.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   594.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]/C
                         clock pessimism              0.000   594.949    
                         clock uncertainty           -0.473   594.477    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   593.953    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]
  -------------------------------------------------------------------
                         required time                        593.953    
                         arrival time                        -597.819    
  -------------------------------------------------------------------
                         slack                                 -3.866    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.527%)  route 2.114ns (78.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 594.949 - 593.484 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 595.124 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.643   595.124    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456   595.580 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.006   596.586    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124   596.710 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   597.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   594.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]/C
                         clock pessimism              0.000   594.949    
                         clock uncertainty           -0.473   594.477    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   593.953    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]
  -------------------------------------------------------------------
                         required time                        593.953    
                         arrival time                        -597.819    
  -------------------------------------------------------------------
                         slack                                 -3.866    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.527%)  route 2.114ns (78.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 594.949 - 593.484 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 595.124 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.643   595.124    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456   595.580 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.006   596.586    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124   596.710 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   597.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   594.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]/C
                         clock pessimism              0.000   594.949    
                         clock uncertainty           -0.473   594.477    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   593.953    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]
  -------------------------------------------------------------------
                         required time                        593.953    
                         arrival time                        -597.819    
  -------------------------------------------------------------------
                         slack                                 -3.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDRE (Hold_fdre_C_R)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDSE (Hold_fdse_C_S)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDSE (Hold_fdse_C_S)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDRE (Hold_fdre_C_R)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[10]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDRE (Hold_fdre_C_R)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[4]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDRE (Hold_fdre_C_R)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDRE (Hold_fdre_C_R)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.982%)  route 0.745ns (80.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.418     1.116    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.327     1.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.823     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.473     1.296    
    SLICE_X49Y58         FDRE (Hold_fdre_C_R)        -0.018     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.352%)  route 0.827ns (81.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.497     1.195    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.240 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.330     1.570    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X62Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.848     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X62Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.473     1.321    
    SLICE_X62Y53         FDRE (Hold_fdre_C_R)         0.009     1.330    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.352%)  route 0.827ns (81.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.497     1.195    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.240 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.330     1.570    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X62Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.848     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X62Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.473     1.321    
    SLICE_X62Y53         FDRE (Hold_fdre_C_R)         0.009     1.330    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          396  Failing Endpoints,  Worst Slack       -4.580ns,  Total Violation    -1597.875ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.397%)  route 1.537ns (72.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 811.491 - 810.025 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 812.943 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.649   812.943    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456   813.399 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.429   813.828    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124   813.952 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   815.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   811.491    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]/C
                         clock pessimism              0.000   811.491    
                         clock uncertainty           -0.487   811.004    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   810.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]
  -------------------------------------------------------------------
                         required time                        810.480    
                         arrival time                        -815.060    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.397%)  route 1.537ns (72.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 811.491 - 810.025 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 812.943 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.649   812.943    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456   813.399 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.429   813.828    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124   813.952 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   815.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   811.491    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]/C
                         clock pessimism              0.000   811.491    
                         clock uncertainty           -0.487   811.004    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   810.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]
  -------------------------------------------------------------------
                         required time                        810.480    
                         arrival time                        -815.060    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.397%)  route 1.537ns (72.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 811.491 - 810.025 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 812.943 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.649   812.943    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456   813.399 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.429   813.828    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124   813.952 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   815.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   811.491    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]/C
                         clock pessimism              0.000   811.491    
                         clock uncertainty           -0.487   811.004    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   810.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]
  -------------------------------------------------------------------
                         required time                        810.480    
                         arrival time                        -815.060    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.397%)  route 1.537ns (72.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 811.491 - 810.025 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 812.943 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.649   812.943    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456   813.399 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.429   813.828    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124   813.952 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.108   815.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466   811.491    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]/C
                         clock pessimism              0.000   811.491    
                         clock uncertainty           -0.487   811.004    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.524   810.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]
  -------------------------------------------------------------------
                         required time                        810.480    
                         arrival time                        -815.060    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.378%)  route 1.539ns (72.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 813.007 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.713   813.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.456   813.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.438   813.901    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.124   814.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          1.101   815.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[31]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X54Y48         FDRE (Setup_fdre_C_R)       -0.524   810.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[31]
  -------------------------------------------------------------------
                         required time                        810.568    
                         arrival time                        -815.126    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.378%)  route 1.539ns (72.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 813.007 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.713   813.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.456   813.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.438   813.901    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.124   814.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          1.101   815.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X54Y48         FDRE (Setup_fdre_C_R)       -0.524   810.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]
  -------------------------------------------------------------------
                         required time                        810.568    
                         arrival time                        -815.126    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.378%)  route 1.539ns (72.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 813.007 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.713   813.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.456   813.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.438   813.901    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.124   814.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          1.101   815.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X54Y48         FDRE (Setup_fdre_C_R)       -0.524   810.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]
  -------------------------------------------------------------------
                         required time                        810.568    
                         arrival time                        -815.126    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.378%)  route 1.539ns (72.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 813.007 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.713   813.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.456   813.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.438   813.901    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.124   814.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          1.101   815.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X54Y48         FDRE (Setup_fdre_C_R)       -0.524   810.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]
  -------------------------------------------------------------------
                         required time                        810.568    
                         arrival time                        -815.126    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.378%)  route 1.539ns (72.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 813.007 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.713   813.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.456   813.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.438   813.901    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.124   814.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          1.101   815.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X54Y48         FDRE (Setup_fdre_C_R)       -0.524   810.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]
  -------------------------------------------------------------------
                         required time                        810.568    
                         arrival time                        -815.126    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.378%)  route 1.539ns (72.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 813.007 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.713   813.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.456   813.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.438   813.901    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.124   814.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          1.101   815.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X54Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[7]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X54Y48         FDRE (Setup_fdre_C_R)       -0.524   810.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[7]
  -------------------------------------------------------------------
                         required time                        810.568    
                         arrival time                        -815.126    
  -------------------------------------------------------------------
                         slack                                 -4.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.437%)  route 0.342ns (67.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.582     0.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y43         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.342     1.423    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[27]
    SLICE_X56Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X56Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.487     1.334    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.047     1.381    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.750%)  route 0.387ns (70.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.585     0.921    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y44         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.387     1.472    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[26]
    SLICE_X61Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.849     0.849    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X61Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.487     1.336    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.071     1.407    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.078%)  route 0.400ns (73.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.588     0.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X68Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.400     1.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[30]
    SLICE_X58Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.848     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.487     1.335    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.064     1.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.517%)  route 0.391ns (73.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.391     1.419    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[15]
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820     0.820    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.487     1.307    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.047     1.354    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.484%)  route 0.392ns (70.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.392     1.478    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[19]
    SLICE_X61Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.854     0.854    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X61Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.487     1.341    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.071     1.412    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.058%)  route 0.400ns (73.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.580     0.916    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.400     1.457    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[2]
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.844     0.844    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.487     1.331    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.059     1.390    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.901%)  route 0.367ns (69.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.553     0.889    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.367     1.419    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[26]
    SLICE_X51Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818     0.818    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[26]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.487     1.305    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.047     1.352    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.535%)  route 0.411ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.587     0.923    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y44         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.411     1.475    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[25]
    SLICE_X61Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.848     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X61Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[25]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.487     1.335    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.071     1.406    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.704%)  route 0.370ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.553     0.889    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.370     1.423    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[2]
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820     0.820    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.487     1.307    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.047     1.354    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.528%)  route 0.411ns (74.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.587     0.923    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y46         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.411     1.475    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[14]
    SLICE_X59Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.848     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X59Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.487     1.335    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.071     1.406    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_SP_OV_clk_wiz_0_2_1

Setup :          656  Failing Endpoints,  Worst Slack       -4.392ns,  Total Violation     -643.001ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.392ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.614ns (31.895%)  route 3.446ns (68.105%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     8.127    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[26]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 -4.392    

Slack (VIOLATED) :        -4.392ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.614ns (31.895%)  route 3.446ns (68.105%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     8.127    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[29]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 -4.392    

Slack (VIOLATED) :        -4.392ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.614ns (31.895%)  route 3.446ns (68.105%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     8.127    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[3]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 -4.392    

Slack (VIOLATED) :        -4.392ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.614ns (31.895%)  route 3.446ns (68.105%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.542     8.127    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[4]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 -4.392    

Slack (VIOLATED) :        -4.362ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.614ns (32.089%)  route 3.416ns (67.911%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     8.097    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[11]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -4.362    

Slack (VIOLATED) :        -4.362ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.614ns (32.089%)  route 3.416ns (67.911%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     8.097    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -4.362    

Slack (VIOLATED) :        -4.362ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.614ns (32.089%)  route 3.416ns (67.911%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     8.097    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[15]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -4.362    

Slack (VIOLATED) :        -4.362ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.614ns (32.089%)  route 3.416ns (67.911%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     8.097    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[16]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -4.362    

Slack (VIOLATED) :        -4.362ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.614ns (32.089%)  route 3.416ns (67.911%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     8.097    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[6]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -4.362    

Slack (VIOLATED) :        -4.362ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.614ns (32.089%)  route 3.416ns (67.911%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 4.221 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.773     3.067    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456     3.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.605     4.128    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y83        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.695     4.947    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[0]_i_2/O
                         net (fo=5, routed)           0.731     5.802    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[0]
    SLICE_X105Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.926 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4__0_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.383 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.873     7.256    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X103Y86        LUT6 (Prop_lut6_I4_O)        0.329     7.585 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.511     8.097    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.570     6.570    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     4.221    
                         net (fo=1, routed)           0.000     4.221    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     4.221 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     4.221    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]/C
                         clock pessimism              0.000     4.221    
                         clock uncertainty           -0.281     3.940    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     3.735    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[9]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -4.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.854%)  route 0.751ns (80.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.579     0.915    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X85Y63         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.751     1.806    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/RESETN
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.851    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_i_1_n_0
    SLICE_X108Y68        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.898     0.900    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X108Y68        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.281     1.181    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.120     1.301    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.954%)  route 0.850ns (82.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.571     0.907    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y73         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.850     1.898    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X100Y104       LUT5 (Prop_lut5_I3_O)        0.045     1.943 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.943    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[0]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.966     0.968    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X100Y104       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]/C
                         clock pessimism              0.000     0.968    
                         clock uncertainty            0.281     1.249    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.121     1.370    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.265%)  route 0.832ns (81.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.571     0.907    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y73         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.832     1.880    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X101Y102       LUT5 (Prop_lut5_I2_O)        0.045     1.925 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3[0]_i_1_n_0
    SLICE_X101Y102       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.967     0.969    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X101Y102       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[0]/C
                         clock pessimism              0.000     0.969    
                         clock uncertainty            0.281     1.250    
    SLICE_X101Y102       FDRE (Hold_fdre_C_D)         0.091     1.341    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.078%)  route 0.246ns (56.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.409ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.600     0.936    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.141     1.077 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.246     1.322    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/BIDIR
    SLICE_X105Y83        LUT6 (Prop_lut6_I2_O)        0.045     1.367 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.367    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0[3]
    SLICE_X105Y83        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     0.409    
                         net (fo=1, routed)           0.000     0.409    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     0.409 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     0.409    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y83        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[3]/C
                         clock pessimism              0.000     0.409    
                         clock uncertainty            0.281     0.690    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.092     0.782    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.978%)  route 0.247ns (57.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.409ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.600     0.936    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y80        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.141     1.077 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.247     1.323    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/BIDIR
    SLICE_X105Y83        LUT6 (Prop_lut6_I2_O)        0.045     1.368 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.368    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0[2]
    SLICE_X105Y83        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     0.409    
                         net (fo=1, routed)           0.000     0.409    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.000     0.409 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.000     0.409    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y83        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[2]/C
                         clock pessimism              0.000     0.409    
                         clock uncertainty            0.281     0.690    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.091     0.781    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.934%)  route 0.747ns (80.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.571     0.907    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y73         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.747     1.795    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X95Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.840 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1/O
                         net (fo=1, routed)           0.000     1.840    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1_n_0
    SLICE_X95Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.872     0.874    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y83         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.281     1.155    
    SLICE_X95Y83         FDRE (Hold_fdre_C_D)         0.092     1.247    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.186%)  route 0.896ns (82.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.571     0.907    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y73         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.896     1.944    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.045     1.989 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.989    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD4[2]_i_1_n_0
    SLICE_X107Y103       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.993     0.995    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X107Y103       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD4_reg[2]/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.281     1.276    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     1.368    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.095%)  route 0.902ns (82.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.571     0.907    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y73         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.902     1.950    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X102Y102       LUT5 (Prop_lut5_I2_O)        0.045     1.995 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.995    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3[1]_i_1_n_0
    SLICE_X102Y102       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.967     0.969    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X102Y102       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[1]/C
                         clock pessimism              0.000     0.969    
                         clock uncertainty            0.281     1.250    
    SLICE_X102Y102       FDRE (Hold_fdre_C_D)         0.121     1.371    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.064%)  route 0.904ns (82.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.571     0.907    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y73         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.904     1.952    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X102Y102       LUT5 (Prop_lut5_I0_O)        0.045     1.997 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.997    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_1_n_0
    SLICE_X102Y102       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.967     0.969    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X102Y102       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]/C
                         clock pessimism              0.000     0.969    
                         clock uncertainty            0.281     1.250    
    SLICE_X102Y102       FDRE (Hold_fdre_C_D)         0.120     1.370    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.919%)  route 0.913ns (83.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.571     0.907    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y73         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.913     1.961    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X102Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.006 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3[2]_i_1/O
                         net (fo=1, routed)           0.000     2.006    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3[2]_i_1_n_0
    SLICE_X102Y103       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=706, routed)         0.966     0.968    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X102Y103       FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[2]/C
                         clock pessimism              0.000     0.968    
                         clock uncertainty            0.281     1.249    
    SLICE_X102Y103       FDRE (Hold_fdre_C_D)         0.120     1.369    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.637    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.805ns,  Total Violation       -3.805ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.805ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2013.044ns - clk_out2_SP_OV_clk_wiz_0_1 rise@2013.033ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 2014.592 - 2013.044 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 2014.682 - 2013.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2013.033  2013.033 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2013.033 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.980  2015.013    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287  2010.726 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  2012.932    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2013.033 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.649  2014.682    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X49Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456  2015.138 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           1.640  2016.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op1[0]
    SLICE_X66Y51         LUT6 (Prop_lut6_I0_O)        0.124  2016.901 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.930  2017.831    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.124  2017.955 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000  2017.955    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   2013.044  2013.044 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2013.044 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612  2014.656    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2011.231 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2012.956    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2013.047 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.545  2014.592    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000  2014.592    
                         clock uncertainty           -0.473  2014.119    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.031  2014.150    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                       2014.150    
                         arrival time                       -2017.955    
  -------------------------------------------------------------------
                         slack                                 -3.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.231ns (22.557%)  route 0.793ns (77.443%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.577     0.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X55Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           0.474     1.192    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_0[0]
    SLICE_X66Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.237 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.319     1.556    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.601 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000     1.601    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.851     0.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.473     1.326    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.092     1.418    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :          602  Failing Endpoints,  Worst Slack       -4.446ns,  Total Violation    -1578.179ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.446ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.244ns  (logic 1.764ns (54.383%)  route 1.480ns (45.617%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.909 - 30.435 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.645    32.939    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.478    33.417 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.767    34.184    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL1[0]
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.298    34.482 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37/O
                         net (fo=1, routed)           0.000    34.482    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.995 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.995    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.112 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.112    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.229 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.229    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.346 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.713    36.059    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    36.183 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000    36.183    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.472    31.909    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.909    
                         clock uncertainty           -0.250    31.659    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.077    31.736    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.736    
                         arrival time                         -36.183    
  -------------------------------------------------------------------
                         slack                                 -4.446    

Slack (VIOLATED) :        -4.316ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.062ns  (logic 1.734ns (56.629%)  route 1.328ns (43.371%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 31.951 - 30.435 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 32.984 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.690    32.984    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.419    33.403 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.732    34.135    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL2[2]
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.299    34.434 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36/O
                         net (fo=1, routed)           0.000    34.434    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.984 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.984    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.098 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.098    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.212 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.212    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.326 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.596    35.922    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2_n_0
    SLICE_X29Y72         LUT2 (Prop_lut2_I0_O)        0.124    36.046 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1/O
                         net (fo=1, routed)           0.000    36.046    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1_n_0
    SLICE_X29Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.514    31.951    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X29Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    31.951    
                         clock uncertainty           -0.250    31.701    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.029    31.730    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.730    
                         arrival time                         -36.046    
  -------------------------------------------------------------------
                         slack                                 -4.316    

Slack (VIOLATED) :        -4.253ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.005ns  (logic 1.706ns (56.780%)  route 1.299ns (43.220%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 31.904 - 30.435 ) 
    Source Clock Delay      (SCD):    2.932ns = ( 32.932 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.638    32.932    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.419    33.351 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.694    34.045    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL3[0]
    SLICE_X38Y70         LUT4 (Prop_lut4_I1_O)        0.299    34.344 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_37/O
                         net (fo=1, routed)           0.000    34.344    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_37_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.857 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.857    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.974 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.974    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.091 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.091    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.208 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.605    35.813    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X41Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.937 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000    35.937    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.467    31.904    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X41Y73         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    31.904    
                         clock uncertainty           -0.250    31.654    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)        0.029    31.683    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.683    
                         arrival time                         -35.937    
  -------------------------------------------------------------------
                         slack                                 -4.253    

Slack (VIOLATED) :        -4.178ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.929ns  (logic 1.734ns (59.210%)  route 1.195ns (40.790%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.908 - 30.435 ) 
    Source Clock Delay      (SCD):    2.937ns = ( 32.937 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.643    32.937    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y66         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419    33.356 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.599    33.955    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL0[3]
    SLICE_X43Y66         LUT4 (Prop_lut4_I3_O)        0.299    34.254 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36/O
                         net (fo=1, routed)           0.000    34.254    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.804 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.804    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.918    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.032 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.032    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.146 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.596    35.742    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    35.866 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1/O
                         net (fo=1, routed)           0.000    35.866    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.471    31.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X41Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    31.908    
                         clock uncertainty           -0.250    31.658    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)        0.029    31.687    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.687    
                         arrival time                         -35.866    
  -------------------------------------------------------------------
                         slack                                 -4.178    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.218ns  (logic 0.580ns (26.148%)  route 1.638ns (73.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 31.951 - 30.435 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.699    32.993    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.186    33.635    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X57Y70         LUT3 (Prop_lut3_I2_O)        0.124    33.759 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.452    35.211    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X29Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.514    31.951    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X29Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    31.951    
                         clock uncertainty           -0.250    31.701    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.429    31.272    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.272    
                         arrival time                         -35.211    
  -------------------------------------------------------------------
                         slack                                 -3.939    

Slack (VIOLATED) :        -3.769ns  (required time - arrival time)
  Source:                 SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.522ns  (logic 0.890ns (35.290%)  route 1.632ns (64.710%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31.982 - 30.435 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.716    33.010    SP_OV_i/T_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.399    33.927    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/ex_stop_en
    SLICE_X66Y50         LUT3 (Prop_lut3_I2_O)        0.124    34.051 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_i_3/O
                         net (fo=1, routed)           0.303    34.354    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I5_O)        0.124    34.478 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.930    35.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.124    35.532 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000    35.532    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.545    31.982    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X65Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000    31.982    
                         clock uncertainty           -0.250    31.732    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.031    31.763    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         31.763    
                         arrival time                         -35.532    
  -------------------------------------------------------------------
                         slack                                 -3.769    

Slack (VIOLATED) :        -3.750ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.892ns  (logic 0.580ns (30.655%)  route 1.312ns (69.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.909 - 30.435 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.699    32.993    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.186    33.635    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X57Y70         LUT3 (Prop_lut3_I2_O)        0.124    33.759 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.126    34.885    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.472    31.909    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X38Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.909    
                         clock uncertainty           -0.250    31.659    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    31.135    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.135    
                         arrival time                         -34.885    
  -------------------------------------------------------------------
                         slack                                 -3.750    

Slack (VIOLATED) :        -3.611ns  (required time - arrival time)
  Source:                 SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/ltrig_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.810ns  (logic 0.642ns (35.474%)  route 1.168ns (64.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31.982 - 30.435 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.716    33.010    SP_OV_i/T_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.504    34.032    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/TRIG_RST
    SLICE_X58Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.156 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_i_1/O
                         net (fo=4, routed)           0.664    34.820    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/p_1_in
    SLICE_X66Y51         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/ltrig_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.545    31.982    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X66Y51         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/ltrig_reg/C
                         clock pessimism              0.000    31.982    
                         clock uncertainty           -0.250    31.732    
    SLICE_X66Y51         FDSE (Setup_fdse_C_S)       -0.524    31.208    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/ltrig_reg
  -------------------------------------------------------------------
                         required time                         31.208    
                         arrival time                         -34.820    
  -------------------------------------------------------------------
                         slack                                 -3.611    

Slack (VIOLATED) :        -3.591ns  (required time - arrival time)
  Source:                 SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.810ns  (logic 0.642ns (35.477%)  route 1.168ns (64.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.716    33.010    SP_OV_i/T_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.504    34.032    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/TRIG_RST
    SLICE_X58Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.156 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_i_1/O
                         net (fo=4, routed)           0.664    34.820    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/p_1_in
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.470    31.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.250    31.657    
    SLICE_X53Y50         FDRE (Setup_fdre_C_R)       -0.429    31.228    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg
  -------------------------------------------------------------------
                         required time                         31.228    
                         arrival time                         -34.820    
  -------------------------------------------------------------------
                         slack                                 -3.591    

Slack (VIOLATED) :        -3.573ns  (required time - arrival time)
  Source:                 SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.867ns  (logic 0.642ns (34.391%)  route 1.225ns (65.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31.982 - 30.435 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.716    33.010    SP_OV_i/T_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y50         FDRE                                         r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.518    33.528 f  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.504    34.032    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/TRIG_RST
    SLICE_X58Y50         LUT1 (Prop_lut1_I0_O)        0.124    34.156 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_i_1/O
                         net (fo=4, routed)           0.721    34.877    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/p_1_in
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.545    31.982    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                         clock pessimism              0.000    31.982    
                         clock uncertainty           -0.250    31.732    
    SLICE_X67Y50         FDRE (Setup_fdre_C_R)       -0.429    31.303    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg
  -------------------------------------------------------------------
                         required time                         31.303    
                         arrival time                         -34.877    
  -------------------------------------------------------------------
                         slack                                 -3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.446%)  route 0.112ns (40.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.544     0.880    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.112     1.155    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[31]
    SLICE_X53Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.812     0.814    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X53Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[31]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.250     1.064    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.066     1.130    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.492%)  route 0.126ns (43.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.555     0.891    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.126     1.181    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC1[8]
    SLICE_X33Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.823     0.825    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X33Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[8]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.250     1.075    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.072     1.147    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.572     0.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.130     1.179    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[5]
    SLICE_X26Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.839     0.841    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X26Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[5]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.250     1.091    
    SLICE_X26Y65         FDRE (Hold_fdre_C_D)         0.052     1.143    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.795%)  route 0.154ns (52.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.569     0.905    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.154     1.200    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[32]
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.839     0.841    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[32]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.250     1.091    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.071     1.162    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.544     0.880    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.128     1.172    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[19]
    SLICE_X51Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.812     0.814    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X51Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[19]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.250     1.064    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.070     1.134    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.888%)  route 0.153ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.542     0.878    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.153     1.172    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[28]
    SLICE_X53Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.812     0.814    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X53Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[28]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.250     1.064    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.070     1.134    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.644%)  route 0.120ns (48.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.546     0.882    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y77         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.120     1.129    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[24]
    SLICE_X38Y78         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.814     0.816    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X38Y78         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[24]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.250     1.066    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.023     1.089    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.263%)  route 0.127ns (43.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.555     0.891    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.127     1.182    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC1[5]
    SLICE_X33Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.823     0.825    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X33Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[5]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.250     1.075    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.066     1.141    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.545     0.881    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.122     1.167    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[3]
    SLICE_X34Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.812     0.814    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X34Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[3]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.250     1.064    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.060     1.124    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.132%)  route 0.122ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.546     0.882    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y77         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.122     1.132    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[22]
    SLICE_X38Y78         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7629, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.814     0.816    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X38Y78         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[22]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.250     1.066    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.023     1.089    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.043    





