ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NMI_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	NMI_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NMI_Handler:
  27              	.LFB146:
  28              		.file 1 "Core/Src/stm32f7xx_it.c"
   1:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_it.c **** /**
   3:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   5:Core/Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f7xx_it.c ****   * @attention
   8:Core/Src/stm32f7xx_it.c ****   *
   9:Core/Src/stm32f7xx_it.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/stm32f7xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f7xx_it.c ****   *
  12:Core/Src/stm32f7xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f7xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f7xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f7xx_it.c ****   *
  16:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f7xx_it.c ****   */
  18:Core/Src/stm32f7xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f7xx_it.c **** 
  20:Core/Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f7xx_it.c **** #include "main.h"
  22:Core/Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  23:Core/Src/stm32f7xx_it.c **** #include "FreeRTOS.h"
  24:Core/Src/stm32f7xx_it.c **** #include "task.h"
  25:Core/Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  28:Core/Src/stm32f7xx_it.c **** 
  29:Core/Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 2


  31:Core/Src/stm32f7xx_it.c **** 
  32:Core/Src/stm32f7xx_it.c **** /* USER CODE END TD */
  33:Core/Src/stm32f7xx_it.c **** 
  34:Core/Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  36:Core/Src/stm32f7xx_it.c **** 
  37:Core/Src/stm32f7xx_it.c **** /* USER CODE END PD */
  38:Core/Src/stm32f7xx_it.c **** 
  39:Core/Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  41:Core/Src/stm32f7xx_it.c **** 
  42:Core/Src/stm32f7xx_it.c **** /* USER CODE END PM */
  43:Core/Src/stm32f7xx_it.c **** 
  44:Core/Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f7xx_it.c **** 
  47:Core/Src/stm32f7xx_it.c **** /* USER CODE END PV */
  48:Core/Src/stm32f7xx_it.c **** 
  49:Core/Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f7xx_it.c **** 
  52:Core/Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f7xx_it.c **** 
  54:Core/Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/stm32f7xx_it.c **** 
  57:Core/Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  58:Core/Src/stm32f7xx_it.c **** 
  59:Core/Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  60:Core/Src/stm32f7xx_it.c **** extern HCD_HandleTypeDef hhcd_USB_OTG_HS;
  61:Core/Src/stm32f7xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_OTG_HS;
  62:Core/Src/stm32f7xx_it.c **** extern LTDC_HandleTypeDef hltdc;
  63:Core/Src/stm32f7xx_it.c **** extern DMA_HandleTypeDef hdma_sdmmc1_rx;
  64:Core/Src/stm32f7xx_it.c **** extern DMA_HandleTypeDef hdma_sdmmc1_tx;
  65:Core/Src/stm32f7xx_it.c **** extern SD_HandleTypeDef hsd1;
  66:Core/Src/stm32f7xx_it.c **** extern TIM_HandleTypeDef htim6;
  67:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  68:Core/Src/stm32f7xx_it.c **** 
  69:Core/Src/stm32f7xx_it.c **** /* USER CODE END EV */
  70:Core/Src/stm32f7xx_it.c **** 
  71:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  72:Core/Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */
  73:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  74:Core/Src/stm32f7xx_it.c **** /**
  75:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  76:Core/Src/stm32f7xx_it.c ****   */
  77:Core/Src/stm32f7xx_it.c **** void NMI_Handler(void)
  78:Core/Src/stm32f7xx_it.c **** {
  29              		.loc 1 78 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 3


  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  41              	.L2:
  79:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  80:Core/Src/stm32f7xx_it.c **** 
  81:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  82:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f7xx_it.c ****   while (1)
  42              		.loc 1 83 9 discriminator 1
  43 0004 FEE7     		b	.L2
  44              		.cfi_endproc
  45              	.LFE146:
  47              		.section	.text.HardFault_Handler,"ax",%progbits
  48              		.align	1
  49              		.global	HardFault_Handler
  50              		.syntax unified
  51              		.thumb
  52              		.thumb_func
  54              	HardFault_Handler:
  55              	.LFB147:
  84:Core/Src/stm32f7xx_it.c ****   {
  85:Core/Src/stm32f7xx_it.c ****   }
  86:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  87:Core/Src/stm32f7xx_it.c **** }
  88:Core/Src/stm32f7xx_it.c **** 
  89:Core/Src/stm32f7xx_it.c **** /**
  90:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  91:Core/Src/stm32f7xx_it.c ****   */
  92:Core/Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  93:Core/Src/stm32f7xx_it.c **** {
  56              		.loc 1 93 1
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61 0000 80B4     		push	{r7}
  62              	.LCFI2:
  63              		.cfi_def_cfa_offset 4
  64              		.cfi_offset 7, -4
  65 0002 00AF     		add	r7, sp, #0
  66              	.LCFI3:
  67              		.cfi_def_cfa_register 7
  68              	.L4:
  94:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  95:Core/Src/stm32f7xx_it.c **** 
  96:Core/Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  97:Core/Src/stm32f7xx_it.c ****   while (1)
  69              		.loc 1 97 9 discriminator 1
  70 0004 FEE7     		b	.L4
  71              		.cfi_endproc
  72              	.LFE147:
  74              		.section	.text.MemManage_Handler,"ax",%progbits
  75              		.align	1
  76              		.global	MemManage_Handler
  77              		.syntax unified
  78              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 4


  79              		.thumb_func
  81              	MemManage_Handler:
  82              	.LFB148:
  98:Core/Src/stm32f7xx_it.c ****   {
  99:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 100:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 101:Core/Src/stm32f7xx_it.c ****   }
 102:Core/Src/stm32f7xx_it.c **** }
 103:Core/Src/stm32f7xx_it.c **** 
 104:Core/Src/stm32f7xx_it.c **** /**
 105:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Memory management fault.
 106:Core/Src/stm32f7xx_it.c ****   */
 107:Core/Src/stm32f7xx_it.c **** void MemManage_Handler(void)
 108:Core/Src/stm32f7xx_it.c **** {
  83              		.loc 1 108 1
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 1, uses_anonymous_args = 0
  87              		@ link register save eliminated.
  88 0000 80B4     		push	{r7}
  89              	.LCFI4:
  90              		.cfi_def_cfa_offset 4
  91              		.cfi_offset 7, -4
  92 0002 00AF     		add	r7, sp, #0
  93              	.LCFI5:
  94              		.cfi_def_cfa_register 7
  95              	.L6:
 109:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f7xx_it.c **** 
 111:Core/Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f7xx_it.c ****   while (1)
  96              		.loc 1 112 9 discriminator 1
  97 0004 FEE7     		b	.L6
  98              		.cfi_endproc
  99              	.LFE148:
 101              		.section	.text.BusFault_Handler,"ax",%progbits
 102              		.align	1
 103              		.global	BusFault_Handler
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	BusFault_Handler:
 109              	.LFB149:
 113:Core/Src/stm32f7xx_it.c ****   {
 114:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 116:Core/Src/stm32f7xx_it.c ****   }
 117:Core/Src/stm32f7xx_it.c **** }
 118:Core/Src/stm32f7xx_it.c **** 
 119:Core/Src/stm32f7xx_it.c **** /**
 120:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 121:Core/Src/stm32f7xx_it.c ****   */
 122:Core/Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 123:Core/Src/stm32f7xx_it.c **** {
 110              		.loc 1 123 1
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 5


 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 0000 80B4     		push	{r7}
 116              	.LCFI6:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 7, -4
 119 0002 00AF     		add	r7, sp, #0
 120              	.LCFI7:
 121              		.cfi_def_cfa_register 7
 122              	.L8:
 124:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 125:Core/Src/stm32f7xx_it.c **** 
 126:Core/Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 127:Core/Src/stm32f7xx_it.c ****   while (1)
 123              		.loc 1 127 9 discriminator 1
 124 0004 FEE7     		b	.L8
 125              		.cfi_endproc
 126              	.LFE149:
 128              		.section	.text.UsageFault_Handler,"ax",%progbits
 129              		.align	1
 130              		.global	UsageFault_Handler
 131              		.syntax unified
 132              		.thumb
 133              		.thumb_func
 135              	UsageFault_Handler:
 136              	.LFB150:
 128:Core/Src/stm32f7xx_it.c ****   {
 129:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 130:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 131:Core/Src/stm32f7xx_it.c ****   }
 132:Core/Src/stm32f7xx_it.c **** }
 133:Core/Src/stm32f7xx_it.c **** 
 134:Core/Src/stm32f7xx_it.c **** /**
 135:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 136:Core/Src/stm32f7xx_it.c ****   */
 137:Core/Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 138:Core/Src/stm32f7xx_it.c **** {
 137              		.loc 1 138 1
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 0
 140              		@ frame_needed = 1, uses_anonymous_args = 0
 141              		@ link register save eliminated.
 142 0000 80B4     		push	{r7}
 143              	.LCFI8:
 144              		.cfi_def_cfa_offset 4
 145              		.cfi_offset 7, -4
 146 0002 00AF     		add	r7, sp, #0
 147              	.LCFI9:
 148              		.cfi_def_cfa_register 7
 149              	.L10:
 139:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 140:Core/Src/stm32f7xx_it.c **** 
 141:Core/Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 142:Core/Src/stm32f7xx_it.c ****   while (1)
 150              		.loc 1 142 9 discriminator 1
 151 0004 FEE7     		b	.L10
 152              		.cfi_endproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 6


 153              	.LFE150:
 155              		.section	.text.DebugMon_Handler,"ax",%progbits
 156              		.align	1
 157              		.global	DebugMon_Handler
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	DebugMon_Handler:
 163              	.LFB151:
 143:Core/Src/stm32f7xx_it.c ****   {
 144:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 145:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 146:Core/Src/stm32f7xx_it.c ****   }
 147:Core/Src/stm32f7xx_it.c **** }
 148:Core/Src/stm32f7xx_it.c **** 
 149:Core/Src/stm32f7xx_it.c **** /**
 150:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Debug monitor.
 151:Core/Src/stm32f7xx_it.c ****   */
 152:Core/Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 153:Core/Src/stm32f7xx_it.c **** {
 164              		.loc 1 153 1
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0000 80B4     		push	{r7}
 170              	.LCFI10:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 7, -4
 173 0002 00AF     		add	r7, sp, #0
 174              	.LCFI11:
 175              		.cfi_def_cfa_register 7
 154:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 155:Core/Src/stm32f7xx_it.c **** 
 156:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 157:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 158:Core/Src/stm32f7xx_it.c **** 
 159:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 160:Core/Src/stm32f7xx_it.c **** }
 176              		.loc 1 160 1
 177 0004 00BF     		nop
 178 0006 BD46     		mov	sp, r7
 179              	.LCFI12:
 180              		.cfi_def_cfa_register 13
 181              		@ sp needed
 182 0008 5DF8047B 		ldr	r7, [sp], #4
 183              	.LCFI13:
 184              		.cfi_restore 7
 185              		.cfi_def_cfa_offset 0
 186 000c 7047     		bx	lr
 187              		.cfi_endproc
 188              	.LFE151:
 190              		.section	.text.SDMMC1_IRQHandler,"ax",%progbits
 191              		.align	1
 192              		.global	SDMMC1_IRQHandler
 193              		.syntax unified
 194              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 7


 195              		.thumb_func
 197              	SDMMC1_IRQHandler:
 198              	.LFB152:
 161:Core/Src/stm32f7xx_it.c **** 
 162:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 163:Core/Src/stm32f7xx_it.c **** /* STM32F7xx Peripheral Interrupt Handlers                                    */
 164:Core/Src/stm32f7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 165:Core/Src/stm32f7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 166:Core/Src/stm32f7xx_it.c **** /* please refer to the startup file (startup_stm32f7xx.s).                    */
 167:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 168:Core/Src/stm32f7xx_it.c **** 
 169:Core/Src/stm32f7xx_it.c **** /**
 170:Core/Src/stm32f7xx_it.c ****   * @brief This function handles SDMMC1 global interrupt.
 171:Core/Src/stm32f7xx_it.c ****   */
 172:Core/Src/stm32f7xx_it.c **** void SDMMC1_IRQHandler(void)
 173:Core/Src/stm32f7xx_it.c **** {
 199              		.loc 1 173 1
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 1, uses_anonymous_args = 0
 203 0000 80B5     		push	{r7, lr}
 204              	.LCFI14:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 7, -8
 207              		.cfi_offset 14, -4
 208 0002 00AF     		add	r7, sp, #0
 209              	.LCFI15:
 210              		.cfi_def_cfa_register 7
 174:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SDMMC1_IRQn 0 */
 175:Core/Src/stm32f7xx_it.c **** 
 176:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SDMMC1_IRQn 0 */
 177:Core/Src/stm32f7xx_it.c ****   HAL_SD_IRQHandler(&hsd1);
 211              		.loc 1 177 3
 212 0004 0248     		ldr	r0, .L13
 213 0006 FFF7FEFF 		bl	HAL_SD_IRQHandler
 178:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SDMMC1_IRQn 1 */
 179:Core/Src/stm32f7xx_it.c **** 
 180:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SDMMC1_IRQn 1 */
 181:Core/Src/stm32f7xx_it.c **** }
 214              		.loc 1 181 1
 215 000a 00BF     		nop
 216 000c 80BD     		pop	{r7, pc}
 217              	.L14:
 218 000e 00BF     		.align	2
 219              	.L13:
 220 0010 00000000 		.word	hsd1
 221              		.cfi_endproc
 222              	.LFE152:
 224              		.section	.text.TIM6_DAC_IRQHandler,"ax",%progbits
 225              		.align	1
 226              		.global	TIM6_DAC_IRQHandler
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	TIM6_DAC_IRQHandler:
 232              	.LFB153:
 182:Core/Src/stm32f7xx_it.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 8


 183:Core/Src/stm32f7xx_it.c **** /**
 184:Core/Src/stm32f7xx_it.c ****   * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
 185:Core/Src/stm32f7xx_it.c ****   */
 186:Core/Src/stm32f7xx_it.c **** void TIM6_DAC_IRQHandler(void)
 187:Core/Src/stm32f7xx_it.c **** {
 233              		.loc 1 187 1
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 1, uses_anonymous_args = 0
 237 0000 80B5     		push	{r7, lr}
 238              	.LCFI16:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 7, -8
 241              		.cfi_offset 14, -4
 242 0002 00AF     		add	r7, sp, #0
 243              	.LCFI17:
 244              		.cfi_def_cfa_register 7
 188:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
 189:Core/Src/stm32f7xx_it.c **** 
 190:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 0 */
 191:Core/Src/stm32f7xx_it.c ****   HAL_TIM_IRQHandler(&htim6);
 245              		.loc 1 191 3
 246 0004 0248     		ldr	r0, .L16
 247 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 192:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
 193:Core/Src/stm32f7xx_it.c **** 
 194:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 1 */
 195:Core/Src/stm32f7xx_it.c **** }
 248              		.loc 1 195 1
 249 000a 00BF     		nop
 250 000c 80BD     		pop	{r7, pc}
 251              	.L17:
 252 000e 00BF     		.align	2
 253              	.L16:
 254 0010 00000000 		.word	htim6
 255              		.cfi_endproc
 256              	.LFE153:
 258              		.section	.text.DMA2_Stream3_IRQHandler,"ax",%progbits
 259              		.align	1
 260              		.global	DMA2_Stream3_IRQHandler
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	DMA2_Stream3_IRQHandler:
 266              	.LFB154:
 196:Core/Src/stm32f7xx_it.c **** 
 197:Core/Src/stm32f7xx_it.c **** /**
 198:Core/Src/stm32f7xx_it.c ****   * @brief This function handles DMA2 stream3 global interrupt.
 199:Core/Src/stm32f7xx_it.c ****   */
 200:Core/Src/stm32f7xx_it.c **** void DMA2_Stream3_IRQHandler(void)
 201:Core/Src/stm32f7xx_it.c **** {
 267              		.loc 1 201 1
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 1, uses_anonymous_args = 0
 271 0000 80B5     		push	{r7, lr}
 272              	.LCFI18:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 9


 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 7, -8
 275              		.cfi_offset 14, -4
 276 0002 00AF     		add	r7, sp, #0
 277              	.LCFI19:
 278              		.cfi_def_cfa_register 7
 202:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */
 203:Core/Src/stm32f7xx_it.c **** 
 204:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream3_IRQn 0 */
 205:Core/Src/stm32f7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 279              		.loc 1 205 3
 280 0004 0248     		ldr	r0, .L19
 281 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 206:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */
 207:Core/Src/stm32f7xx_it.c **** 
 208:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream3_IRQn 1 */
 209:Core/Src/stm32f7xx_it.c **** }
 282              		.loc 1 209 1
 283 000a 00BF     		nop
 284 000c 80BD     		pop	{r7, pc}
 285              	.L20:
 286 000e 00BF     		.align	2
 287              	.L19:
 288 0010 00000000 		.word	hdma_sdmmc1_rx
 289              		.cfi_endproc
 290              	.LFE154:
 292              		.section	.text.DMA2_Stream6_IRQHandler,"ax",%progbits
 293              		.align	1
 294              		.global	DMA2_Stream6_IRQHandler
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	DMA2_Stream6_IRQHandler:
 300              	.LFB155:
 210:Core/Src/stm32f7xx_it.c **** 
 211:Core/Src/stm32f7xx_it.c **** /**
 212:Core/Src/stm32f7xx_it.c ****   * @brief This function handles DMA2 stream6 global interrupt.
 213:Core/Src/stm32f7xx_it.c ****   */
 214:Core/Src/stm32f7xx_it.c **** void DMA2_Stream6_IRQHandler(void)
 215:Core/Src/stm32f7xx_it.c **** {
 301              		.loc 1 215 1
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 1, uses_anonymous_args = 0
 305 0000 80B5     		push	{r7, lr}
 306              	.LCFI20:
 307              		.cfi_def_cfa_offset 8
 308              		.cfi_offset 7, -8
 309              		.cfi_offset 14, -4
 310 0002 00AF     		add	r7, sp, #0
 311              	.LCFI21:
 312              		.cfi_def_cfa_register 7
 216:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
 217:Core/Src/stm32f7xx_it.c **** 
 218:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream6_IRQn 0 */
 219:Core/Src/stm32f7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 313              		.loc 1 219 3
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 10


 314 0004 0248     		ldr	r0, .L22
 315 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 220:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */
 221:Core/Src/stm32f7xx_it.c **** 
 222:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream6_IRQn 1 */
 223:Core/Src/stm32f7xx_it.c **** }
 316              		.loc 1 223 1
 317 000a 00BF     		nop
 318 000c 80BD     		pop	{r7, pc}
 319              	.L23:
 320 000e 00BF     		.align	2
 321              	.L22:
 322 0010 00000000 		.word	hdma_sdmmc1_tx
 323              		.cfi_endproc
 324              	.LFE155:
 326              		.section	.text.OTG_HS_IRQHandler,"ax",%progbits
 327              		.align	1
 328              		.global	OTG_HS_IRQHandler
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	OTG_HS_IRQHandler:
 334              	.LFB156:
 224:Core/Src/stm32f7xx_it.c **** 
 225:Core/Src/stm32f7xx_it.c **** /**
 226:Core/Src/stm32f7xx_it.c ****   * @brief This function handles USB On The Go HS global interrupt.
 227:Core/Src/stm32f7xx_it.c ****   */
 228:Core/Src/stm32f7xx_it.c **** void OTG_HS_IRQHandler(void)
 229:Core/Src/stm32f7xx_it.c **** {
 335              		.loc 1 229 1
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 1, uses_anonymous_args = 0
 339 0000 80B5     		push	{r7, lr}
 340              	.LCFI22:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 7, -8
 343              		.cfi_offset 14, -4
 344 0002 00AF     		add	r7, sp, #0
 345              	.LCFI23:
 346              		.cfi_def_cfa_register 7
 230:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN OTG_HS_IRQn 0 */
 231:Core/Src/stm32f7xx_it.c **** 
 232:Core/Src/stm32f7xx_it.c ****   /* USER CODE END OTG_HS_IRQn 0 */
 233:Core/Src/stm32f7xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 347              		.loc 1 233 3
 348 0004 0248     		ldr	r0, .L25
 349 0006 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 234:Core/Src/stm32f7xx_it.c ****   //HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 235:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN OTG_HS_IRQn 1 */
 236:Core/Src/stm32f7xx_it.c **** 
 237:Core/Src/stm32f7xx_it.c ****   /* USER CODE END OTG_HS_IRQn 1 */
 238:Core/Src/stm32f7xx_it.c **** }
 350              		.loc 1 238 1
 351 000a 00BF     		nop
 352 000c 80BD     		pop	{r7, pc}
 353              	.L26:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 11


 354 000e 00BF     		.align	2
 355              	.L25:
 356 0010 00000000 		.word	hpcd_USB_OTG_HS
 357              		.cfi_endproc
 358              	.LFE156:
 360              		.section	.text.LTDC_IRQHandler,"ax",%progbits
 361              		.align	1
 362              		.global	LTDC_IRQHandler
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	LTDC_IRQHandler:
 368              	.LFB157:
 239:Core/Src/stm32f7xx_it.c **** 
 240:Core/Src/stm32f7xx_it.c **** /**
 241:Core/Src/stm32f7xx_it.c ****   * @brief This function handles LTDC global interrupt.
 242:Core/Src/stm32f7xx_it.c ****   */
 243:Core/Src/stm32f7xx_it.c **** void LTDC_IRQHandler(void)
 244:Core/Src/stm32f7xx_it.c **** {
 369              		.loc 1 244 1
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 1, uses_anonymous_args = 0
 373 0000 80B5     		push	{r7, lr}
 374              	.LCFI24:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 7, -8
 377              		.cfi_offset 14, -4
 378 0002 00AF     		add	r7, sp, #0
 379              	.LCFI25:
 380              		.cfi_def_cfa_register 7
 245:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN LTDC_IRQn 0 */
 246:Core/Src/stm32f7xx_it.c **** 
 247:Core/Src/stm32f7xx_it.c ****   /* USER CODE END LTDC_IRQn 0 */
 248:Core/Src/stm32f7xx_it.c ****   HAL_LTDC_IRQHandler(&hltdc);
 381              		.loc 1 248 3
 382 0004 0248     		ldr	r0, .L28
 383 0006 FFF7FEFF 		bl	HAL_LTDC_IRQHandler
 249:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN LTDC_IRQn 1 */
 250:Core/Src/stm32f7xx_it.c **** 
 251:Core/Src/stm32f7xx_it.c ****   /* USER CODE END LTDC_IRQn 1 */
 252:Core/Src/stm32f7xx_it.c **** }
 384              		.loc 1 252 1
 385 000a 00BF     		nop
 386 000c 80BD     		pop	{r7, pc}
 387              	.L29:
 388 000e 00BF     		.align	2
 389              	.L28:
 390 0010 00000000 		.word	hltdc
 391              		.cfi_endproc
 392              	.LFE157:
 394              		.text
 395              	.Letext0:
 396              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 397              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 398              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 399              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 12


 400              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 401              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 402              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 403              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 404              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 405              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_usb.h"
 406              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pcd.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_it.c
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:20     .text.NMI_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:26     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:48     .text.HardFault_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:54     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:75     .text.MemManage_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:81     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:102    .text.BusFault_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:108    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:129    .text.UsageFault_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:135    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:156    .text.DebugMon_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:162    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:191    .text.SDMMC1_IRQHandler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:197    .text.SDMMC1_IRQHandler:00000000 SDMMC1_IRQHandler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:220    .text.SDMMC1_IRQHandler:00000010 $d
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:225    .text.TIM6_DAC_IRQHandler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:231    .text.TIM6_DAC_IRQHandler:00000000 TIM6_DAC_IRQHandler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:254    .text.TIM6_DAC_IRQHandler:00000010 $d
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:259    .text.DMA2_Stream3_IRQHandler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:265    .text.DMA2_Stream3_IRQHandler:00000000 DMA2_Stream3_IRQHandler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:288    .text.DMA2_Stream3_IRQHandler:00000010 $d
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:293    .text.DMA2_Stream6_IRQHandler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:299    .text.DMA2_Stream6_IRQHandler:00000000 DMA2_Stream6_IRQHandler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:322    .text.DMA2_Stream6_IRQHandler:00000010 $d
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:327    .text.OTG_HS_IRQHandler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:333    .text.OTG_HS_IRQHandler:00000000 OTG_HS_IRQHandler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:356    .text.OTG_HS_IRQHandler:00000010 $d
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:361    .text.LTDC_IRQHandler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:367    .text.LTDC_IRQHandler:00000000 LTDC_IRQHandler
C:\Users\jisu8\AppData\Local\Temp\ccEoe8CJ.s:390    .text.LTDC_IRQHandler:00000010 $d

UNDEFINED SYMBOLS
HAL_SD_IRQHandler
hsd1
HAL_TIM_IRQHandler
htim6
HAL_DMA_IRQHandler
hdma_sdmmc1_rx
hdma_sdmmc1_tx
HAL_PCD_IRQHandler
hpcd_USB_OTG_HS
HAL_LTDC_IRQHandler
hltdc
