{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 300 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 740 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 780 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 280 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 760 -defaultsOSRD
preplace port hdmi_tx -pg 1 -y 750 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 320 -defaultsOSRD
preplace port cam_iic -pg 1 -y 340 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 820 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 800 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 860 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 840 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -y 770 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 3 -y 690 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 6 -y 660 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 6 -y 360 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 2 -y 840 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 7 -y 450 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -y 280 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 9 -y 850 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -y 790 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 3 -y 520 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 1 -y 500 -defaultsOSRD
preplace inst rgb_change_0 -pg 1 -lvl 3 -y 900 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 2 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -y 400 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 7 -y 102 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 4 -y 740 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 10 -y 390 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -y 360 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 8 3 NJ 300 3630 270 4040
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 5 -10 390 NJ 390 NJ 390 NJ 390 1990J
preplace netloc dphy_data_hs_p_1 1 0 2 NJ 800 NJ
preplace netloc s_axil_clk_50 1 0 10 -290 720 0 590 370 590 NJ 590 1590 590 2010 -20 NJ -20 2780 230 NJ 230 3640
preplace netloc dphy_data_lp_n_1 1 0 2 NJ 860 NJ
preplace netloc clk_wiz_0_locked 1 9 1 N
preplace netloc axi_vdma_0_s2mm_introut 1 6 1 2440
preplace netloc DVIClocking_0_SerialClk 1 3 5 1200 510 NJ 510 NJ 510 2400J 610 2770J
preplace netloc mm_clk_150 1 2 8 390 790 1190 620 1620 410 2000 240 2450 600 2750 490 NJ 490 3610
preplace netloc dphy_hs_clock_1 1 0 2 NJ 740 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 2780
preplace netloc processing_system7_0_M_AXI_GP0 1 0 9 -310 -70 NJ -70 NJ -70 NJ -70 NJ -70 NJ -70 NJ -70 NJ -70 3240
preplace netloc axi_vdma_0_M_AXI_MM2S 1 6 1 2390
preplace netloc axi_mem_intercon_1_M00_AXI 1 7 1 2740
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 5 5 2040 790 2460J 620 NJ 620 NJ 620 3620
preplace netloc dphy_clk_lp_p_1 1 0 2 NJ 760 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 6 1 2430
preplace netloc v_tc_0_irq 1 6 1 2420
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 1 10 40 -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 NJ -40 4020
preplace netloc processing_system7_0_FCLK_RESET0_N 1 8 2 3260 480 3650
preplace netloc dphy_clk_lp_n_1 1 0 2 NJ 780 NJ
preplace netloc processing_system7_0_IIC_0 1 8 3 3270J 310 3650 300 4030
preplace netloc ps7_0_axi_periph_M03_AXI 1 1 1 10
preplace netloc axi_mem_intercon_M00_AXI 1 7 1 2770
preplace netloc dphy_data_hs_n_1 1 0 2 NJ 820 NJ
preplace netloc rgb2dvi_0_TMDS 1 8 3 3270J 750 N 750 N
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 0
preplace netloc v_axi4s_vid_out_0_locked 1 7 1 2750
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 0 11 -280 730 20 670 350 800 1200 640 1580 790 2020 500 2410 -30 NJ -30 NJ -30 NJ -30 4010
preplace netloc xlconcat_0_dout 1 7 1 2760
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 2030 800 2480J 640 2740
preplace netloc ref_clk_200 1 1 9 30 -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 3620
preplace netloc processing_system7_0_FIXED_IO 1 8 3 3260J 250 N 250 4050
preplace netloc AXI_GammaCorrection_0_AXI_Stream_Master 1 5 1 1970
preplace netloc clk_wiz_1_locked 1 2 1 370
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 0 11 -300 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 2380 580 NJ 580 NJ 580 NJ 580 4000
preplace netloc axi_vdma_0_mm2s_introut 1 6 1 2400
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 2 1 380
preplace netloc clk_wiz_1_pxl_clk_5x 1 2 1 390
preplace netloc processing_system7_0_GPIO_0 1 8 3 NJ 280 N 280 N
preplace netloc ps7_0_axi_periph_M05_AXI 1 1 4 -20 570 350J 450 NJ 450 1610J
preplace netloc ps7_0_axi_periph_M04_AXI 1 1 2 -10 580 350J
preplace netloc processing_system7_0_FCLK_CLK0 1 1 8 50 410 350J 420 NJ 420 NJ 420 1980J 480 2480J 570 NJ 570 3270
preplace netloc v_tc_0_vtiming_out 1 6 1 2380
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 5 -20 290 NJ 290 NJ 290 NJ 290 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 6 1 2480
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 2 1 360
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 4 1 1600
preplace netloc dphy_data_lp_p_1 1 0 2 NJ 840 NJ
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 3 1 1180
preplace netloc DVIClocking_0_aLockedOut 1 3 6 1200J 530 NJ 530 NJ 530 2390J 590 NJ 590 3240
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 6 4 2440 940 NJ 940 NJ 940 3610
preplace netloc PixelClk_Generator_clk_out1 1 3 6 NJ 500 NJ 500 1960J 810 2470J 630 2760J 710 3250
levelinfo -pg 1 -330 -150 200 1010 1390 1790 2210 2610 3010 3440 3828 4070 -top -100 -bot 1730
",
}
{
   da_axi4_cnt: "1",
}
