
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/pyuva001/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'pyuva001' on host 'wolverine.cs.ucr.edu' (Linux_x86_64 version 3.10.0-1160.119.1.el7.x86_64) on Thu Feb 13 17:06:00 PST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/pyuva001/R-Tree-Testbed/build/src'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to :/usr/local/include:/usr/local/include:/usr/local/include.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to :/usr/local/include:/usr/local/include:/usr/local/include.
Sourcing Tcl script 'make.tcl'
INFO: [HLS 200-1510] Running: open_project krnl_prj 
INFO: [HLS 200-10] Opening project '/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj'.
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: set_top krnl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 39472
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../src/hls/test_krnl.cpp in debug mode
   Compiling ../../../../../../src/hls/krnlInsert.cpp in debug mode
   Compiling ../../../../../../src/hls/areaEnlargementPair.cpp in debug mode
   Compiling ../../../../../../src/hls/overlapEnlargementPair.cpp in debug mode
   Compiling ../../../../../../src/hls/nodeArray.cpp in debug mode
   Compiling ../../../../../../src/hls/node.cpp in debug mode
   Compiling ../../../../../../src/hls/mem_mngr.cpp in debug mode
   Compiling ../../../../../../src/hls/krnl.cpp in debug mode
   Generating csim.exe
(5,16)(31,46)
(12,26)(57,48)
(7,63)(30,72)
(65,87)(78,94)
(56,16)(88,78)
(63,31)(93,97)
(25,8)(92,89)
(6,3)(26,70)
(52,50)(98,77)
(8,5)(42,91)
(15,34)(62,81)
(5,33)(27,94)
New Node: (5,16)-(31,46)
STATE = INIT
no leader creating leader!
Inserting NODE into Tree at 0
Insert successful! 
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
Inserting NODE into Tree at 1
Insert successful! 
STATE = INSERT_INTERVAL
Insert finished...
New Node: (12,26)-(57,48)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
Inserting NODE into Tree at 2
Insert successful! 
STATE = INSERT_INTERVAL
Insert finished...
New Node: (7,63)-(30,72)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
Inserting NODE into Tree at 3
Insert successful! 
STATE = INSERT_INTERVAL
Insert finished...
New Node: (65,87)-(78,94)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
Inserting NODE into Tree at 4
Insert successful! 
STATE = INSERT_INTERVAL
Insert finished...
New Node: (56,16)-(88,78)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
Inserting NODE into Tree at 5
Insert successful! 
STATE = INSERT_INTERVAL
Insert finished...
New Node: (63,31)-(93,97)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
Inserting NODE into Tree at 6
Insert successful! 
STATE = INSERT_INTERVAL
Starting overflow treatment 
Spliting root 
Finding Split axis 
Placing children with split index=3
STATE = OVF
STATE = WAIT
Insert finished...
New Node: (25,8)-(92,89)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
CST
0 pushed into stack
Adding child to OverlapEnlargementArray 
Adding child to OverlapEnlargementArray 
1: Get NODE from Tree at 1
STATE = INSERT_INTERVAL
STATE = GET_NODE
Inserting NODE into Tree at 10
Insert successful! 
STATE = INSERT_INTERVAL
Insert finished...
New Node: (6,3)-(26,70)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
CST
0 pushed into stack
Adding child to OverlapEnlargementArray 
Adding child to OverlapEnlargementArray 
1: Get NODE from Tree at 1
STATE = INSERT_INTERVAL
STATE = GET_NODE
Inserting NODE into Tree at 11
Insert successful! 
STATE = INSERT_INTERVAL
Insert finished...
New Node: (52,50)-(98,77)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
CST
0 pushed into stack
Adding child to OverlapEnlargementArray 
Adding child to OverlapEnlargementArray 
1: Get NODE from Tree at 1
STATE = INSERT_INTERVAL
STATE = GET_NODE
Inserting NODE into Tree at 12
Insert successful! 
STATE = INSERT_INTERVAL
Starting overflow treatment 
spliting intermediate node: 1
Finding Split axis 
Placing children with split index=3
STATE = OVF
STATE = WAIT
Insert finished...
New Node: (8,5)-(42,91)
STATE = FIN
Get NODE from Tree at 0
STATE = NEWLEAF
STATE = GET_NODE
CST
0 pushed into stack
Adding child to OverlapEnlargementArray 
Adding child to OverlapEnlargementArray 
1: Get NODE from Tree at 1
STATE = INSERT_INTERVAL
0: (5,3)(98,97) 
1: (0,0)(98,77) 2: (25,8)(93,97) 
7: (6,3)(26,70) 9: (52,50)(98,77) 13: (25,8)(92,89) 14: (65,87)(78,94) 15: (63,31)(93,97) 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 6
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 39.9 seconds. CPU system time: 4.46 seconds. Elapsed time: 44.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 45.05 seconds. Total CPU system time: 5.36 seconds. Total elapsed time: 60.18 seconds; peak allocated memory: 851.598 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Feb 13 17:06:59 2025...
