# Arithmetic_Logic_Unit.V
This is a basic ALU created in Verilog.  This was initially created for ECE 324-"Digital Design" taught by Tom Pritchard and is expanded on as an extracurricular project. 
