library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_signed.all;

entity alu_ctrl is 

port(funct : in std_logic_vector(5 downto 0); )
	  alu_op : in std_logic_vector(1 downto 0);
	  control : out std_logic_vector(3 downto 0)
	  );

end alu_ctrl;