Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon Oct 31 17:17:30 2016
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file BD_wrapper_control_sets_placed.rpt
| Design       : BD_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   352 |
| Unused register locations in slices containing registers |  1227 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             952 |          403 |
| No           | No                    | Yes                    |             216 |           90 |
| No           | Yes                   | No                     |            1335 |          601 |
| Yes          | No                    | No                     |            1508 |          399 |
| Yes          | No                    | Yes                    |             744 |          208 |
| Yes          | Yes                   | No                     |            4978 |         1575 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                                          Enable Signal                                                                                         |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0   |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0   |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0   |                1 |              1 |
| ~BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                              |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                        | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0                                                       |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      |                                                                                                                                             |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      |                                                                                                                                             |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                             |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                             |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                         |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      |                                                                                                                                             |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0   |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                      |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                         |                1 |              1 |
| ~BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                              | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                          |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                      |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                         |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                      |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                         |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      |                                                                                                                                             |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                         |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                      |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                |                                                                                                                                             |                2 |              2 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/src_buffer                                                                                                            | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/send_counter[1]_i_1_n_0                                                                                               | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              2 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                 |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_3_n_0                                                                                                   | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              2 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                 |                1 |              2 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_3_n_0                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/send_counter[1]_i_1_n_0                                                                                               | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              2 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                 |                1 |              2 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                 |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                    |                                                                                                                                             |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/src_buffer                                                                                                            | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/FSM_onehot_xmit_state_reg_n_0_[1]                                                                                     | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              3 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/FSM_onehot_xmit_state_reg_n_0_[1]                                                                                     | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                1 |              3 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/pio_0_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | BD_i/pio_0_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/pio_1_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | BD_i/pio_1_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                3 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/pio_1_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | BD_i/pio_1_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/pio_dpr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | BD_i/pio_dpr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                       |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/pio_0_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | BD_i/pio_0_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                       |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |                2 |              4 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       |                                                                                                                                             |                1 |              4 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                             |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0               |                1 |              4 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                             |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                         | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]        |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                        |                1 |              4 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                              | BD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                          |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_0_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_0_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       |                                                                                                                                             |                3 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_1_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_1_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_dpr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0               |                1 |              4 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       |                                                                                                                                             |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                  |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                  |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                        | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]        |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0               |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                     | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                       |                                                                                                                                             |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |                3 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0               |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                     | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                  |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                     | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                2 |              4 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                       |                                                                                                                                             |                1 |              4 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/MDM_Core_I1/p_9_out                                                                                                                                                              | BD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                          |                1 |              4 |
| ~BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                | BD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                          |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                          | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                          | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                            | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                1 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                            | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                            | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                      |                                                                                                                                             |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/sys_rst/U0/EXT_LPF/lpf_int                                                                                                             |                4 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                  | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                    |                1 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                            | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                1 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_selected0                                                                                                     |                                                                                                                                             |                1 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                      |                                                                                                                                             |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/mem_address[1]_i_1_n_0                                                                                                |                                                                                                                                             |                1 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                      |                                                                                                                                             |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                      |                                                                                                                                             |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_nr[3]_i_1_n_0                                                                                                 |                                                                                                                                             |                2 |              6 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                        |                                                                                                                                             |                1 |              6 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/sys_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                 | BD_i/sys_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                       |                1 |              6 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                              |                                                                                                                                             |                2 |              6 |
| ~BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                            |                                                                                                                                             |                2 |              6 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                     |                                                                                                                                             |                2 |              6 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_nr[3]_i_1_n_0                                                                                                 |                                                                                                                                             |                2 |              6 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                  | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                   |                2 |              7 |
|  BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                             |                                                                                                                                             |                1 |              8 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc   |                                                                                                                                             |                7 |              8 |
| ~BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                    |                                                                                                                                             |                2 |              8 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/FSM_onehot_xmit_state[4]_i_1_n_0                                                                                      | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |              8 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/FSM_onehot_xmit_state[4]_i_1_n_0                                                                                      | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |              8 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                             |                7 |              8 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                             |                7 |              8 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc   |                                                                                                                                             |                7 |              8 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc   |                                                                                                                                             |                7 |              8 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc   |                                                                                                                                             |                7 |              8 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                           |                4 |              8 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                             | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                      |                2 |              8 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                          |                                                                                                                                             |                2 |              8 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                   |                2 |              9 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/pres_switch_matrix[1][2]_i_1_n_0                                                                                                            | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                4 |              9 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/pres_switch_matrix[1][2]_i_1__0_n_0                                                                                                         | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                2 |              9 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/pres_switch_matrix[0][2]_i_1__0_n_0                                                                                                         | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                2 |              9 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].UD/pres_switch_matrix[0][2]_i_1_n_0                                                                                                            | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                2 |              9 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[12]_4                                                                                                  | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1]_5                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[11]_0                                                                                                  | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[10][1]_i_1_n_0                                                                                         | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[3][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[13]_5                                                                                                  | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col_0                                                                                                            |                                                                                                                                             |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2]_1                                                                                                   | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[9]_2                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[8]_3                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4]_7                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[3]_6                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[8]_3                                                                                                   | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[12]_0                                                                                                  | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[11]_1                                                                                                  | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[10]_8                                                                                                  | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0]_4                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col_0                                                                                                            |                                                                                                                                             |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col                                                                                                              |                                                                                                                                             |                3 |             10 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                       |                                                                                                                                             |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[5][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1]_0                                                                                                   | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2]_2                                                                                                   | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4]_1                                                                                                   | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[6][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[9]_2                                                                                                   | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[5][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[5][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col                                                                                                              |                                                                                                                                             |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[6][1]_i_1_n_0                                                                                          | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4]_1                                                                                                   | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2]_0                                                                                                   | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1]_2                                                                                                   | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                            | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                4 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                            | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                2 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                5 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                       |                                                                                                                                             |                4 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                        |                                                                                                                                             |                3 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                6 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                          |                                                                                                                                             |                7 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                5 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                4 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                      |                                                                                                                                             |                3 |             12 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                            | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             13 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                 |                                                                                                                                             |                4 |             13 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                6 |             13 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                            | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                3 |             13 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                      |                                                                                                                                             |                2 |             14 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                    |                                                                                                                                             |                3 |             14 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                  | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                7 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_0_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                7 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_1_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                6 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_dpr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                6 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                  | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                4 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_0_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                5 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                  | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                7 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix[6]_23                                                                                                                    | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                5 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/pio_1_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                7 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                4 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                  | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                6 |             16 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix[6]_55                                                                                                                    | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                7 |             17 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix[6]_39                                                                                                                    | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                7 |             17 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].UD/next_switch_matrix[6]_12                                                                                                                    | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |                6 |             17 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                     | BD_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                   |                6 |             19 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                9 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                     |                                                                                                                                             |                5 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                         |                                                                                                                                             |                8 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               11 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                8 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                8 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                7 |             20 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                        |                                                                                                                                             |                7 |             20 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                | BD_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                  |                5 |             23 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                            | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |               10 |             24 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                            | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |               10 |             24 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                            | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                7 |             24 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |               10 |             24 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[1]                                                                                                         | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               12 |             32 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                    |                                                                                                                                             |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               12 |             32 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                             |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                               |               11 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                             |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                         | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                6 |             32 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                    |                                                                                                                                             |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                             |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                             |                9 |             32 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                             |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                         | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                             |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[1]                                                                                                         | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               11 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                         | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               16 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                             |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[1]                                                                                                         | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               13 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                         | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               10 |             32 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                    |                                                                                                                                             |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                               | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               14 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               13 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                             | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                  |               16 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                           |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               13 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                               | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               14 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               |                                                                                                                                             |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                           |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                             |                4 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               14 |             32 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                    |                                                                                                                                             |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               |                                                                                                                                             |                6 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                         | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                  |               16 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                  |               17 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                           |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                               | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               13 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                             | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                               |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                             | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                               | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               |                                                                                                                                             |                5 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                           |               13 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                               |               16 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                               |                                                                                                                                             |                5 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                         | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                6 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                               |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                         | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                  |               14 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                             | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                    |               17 |             32 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                             |                9 |             33 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                             |               10 |             33 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                             |                8 |             33 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               12 |             33 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               13 |             33 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                    |                                                                                                                                             |                9 |             34 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                             |               11 |             35 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg                                                                                                              | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                6 |             36 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg                                                                                                              | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                5 |             36 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg                                                                                                              | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                7 |             37 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg                                                                                                              | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |                7 |             37 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/slave_irq0                                                                                                            | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/slave_irq0                                                                                                            | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/slave_irq0                                                                                                            | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/slave_irq0                                                                                                            | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                   | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               18 |             46 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               15 |             46 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                   | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               16 |             46 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                   | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               17 |             46 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                      |                                                                                                                                             |               10 |             47 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                    |                                                                                                                                             |                7 |             47 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                            |                                                                                                                                             |                9 |             49 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                            |                                                                                                                                             |               11 |             49 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                       |                                                                                                                                             |                9 |             49 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                    |                                                                                                                                             |               10 |             49 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               25 |             58 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                            |               16 |             58 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                              |               27 |             58 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                             |               10 |             75 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                             |                                                                                                                                             |               10 |             75 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                             |                                                                                                                                             |               11 |             75 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                             |                                                                                                                                             |               10 |             75 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                             |                                                                                                                                             |               11 |             75 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                             |               10 |             75 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               31 |             80 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               28 |             80 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               27 |             80 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               33 |             80 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               31 |             80 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               33 |             80 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                                |                                                                                                                                             |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                                |                                                                                                                                             |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                                |                                                                                                                                             |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                              |                                                                                                                                             |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                                |                                                                                                                                             |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                              |                                                                                                                                             |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               62 |            140 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               70 |            140 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               65 |            140 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               66 |            140 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               68 |            140 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               67 |            140 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               71 |            218 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               69 |            218 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | BD_i/cpu_1_0_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               74 |            218 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               70 |            218 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                      | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                |               79 |            218 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | BD_i/cpu_1_1_x/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               75 |            218 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_4                                                                                                                                                     |                                                                                                                                             |               90 |            282 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/E[0]                                                                                                                            | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |               63 |            290 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/E[0]                                                                                                                            | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |               63 |            290 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].UD/load_enable                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |               70 |            290 |
|  BD_i/clk_wiz/inst/clk_out1                           | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/E[0]                                                                                                                            | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                                         |               61 |            290 |
|  BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                |                                                                                                                                             |              145 |            403 |
|  BD_i/clk_wiz/inst/clk_out1                           |                                                                                                                                                                                                |                                                                                                                                             |              276 |            639 |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    45 |
| 2      |                    14 |
| 3      |                     2 |
| 4      |                    39 |
| 5      |                    14 |
| 6      |                     7 |
| 7      |                     1 |
| 8      |                    13 |
| 9      |                     5 |
| 10     |                    39 |
| 12     |                    10 |
| 13     |                     4 |
| 14     |                     2 |
| 16+    |                   157 |
+--------+-----------------------+


