
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_top/src/v/bp_tile_node.v Cov: 58.9% </h3>
<pre style="margin:0; padding:0 ">   1: /**</pre>
<pre style="margin:0; padding:0 ">   2:  *</pre>
<pre style="margin:0; padding:0 ">   3:  * bp_tile_node.v</pre>
<pre style="margin:0; padding:0 ">   4:  *</pre>
<pre style="margin:0; padding:0 ">   5:  */</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   7: module bp_tile_node</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:  import bp_common_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:  import bp_common_rv64_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:  import bp_common_aviary_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  11:  import bp_be_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  12:  import bp_cce_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  13:  import bsg_noc_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  14:  import bp_cfg_link_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:  import bsg_wormhole_router_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:  import bp_me_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:  #(parameter bp_cfg_e cfg_p = e_bp_inv_cfg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:    `declare_bp_proc_params(cfg_p)</pre>
<pre style="margin:0; padding:0 ">  19:    `declare_bp_me_if_widths(paddr_width_p, cce_block_width_p, num_lce_p, lce_assoc_p)</pre>
<pre style="margin:0; padding:0 ">  20:    `declare_bp_lce_cce_if_widths(num_cce_p, num_lce_p, paddr_width_p, lce_assoc_p, dword_width_p, cce_block_width_p)</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:    // Wormhole parameters</pre>
<pre style="margin:0; padding:0 ">  23:    , localparam coh_noc_ral_link_width_lp = `bsg_ready_and_link_sif_width(coh_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:    , localparam mem_noc_ral_link_width_lp = `bsg_ready_and_link_sif_width(mem_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:    , localparam proc_cfg_width_lp = `bp_proc_cfg_width(num_core_p, num_cce_p, num_lce_p)</pre>
<pre style="margin:0; padding:0 ">  27:    )</pre>
<pre style="margin:0; padding:0 ">  28:   (input                                         core_clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:    , input                                       core_reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:    , input                                       coh_clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:    , input                                       coh_reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33: </pre>
<pre style="margin:0; padding:0 ">  34:    , input                                       mem_clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:    , input                                       mem_reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36: </pre>
<pre style="margin:0; padding:0 ">  37:    , input [proc_cfg_width_lp-1:0]               proc_cfg_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38: </pre>
<pre style="margin:0; padding:0 ">  39:    // Memory side connection</pre>
<pre style="margin:0; padding:0 ">  40:    , input [mem_noc_cord_width_p-1:0]            my_cord_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    , input [mem_noc_cid_width_p-1:0]             my_cid_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:    , input [mem_noc_cord_width_p-1:0]            dram_cord_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:    , input [mem_noc_cord_width_p-1:0]            mmio_cord_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:    , input [mem_noc_cord_width_p-1:0]            host_cord_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45: </pre>
<pre style="margin:0; padding:0 ">  46:    // Config channel</pre>
<pre style="margin:0; padding:0 ">  47:    , input                                       cfg_w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:    , input [cfg_addr_width_p-1:0]                cfg_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:    , input [cfg_data_width_p-1:0]                cfg_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50: </pre>
<pre style="margin:0; padding:0 ">  51:    // Interrupts</pre>
<pre style="margin:0; padding:0 ">  52:    , input                                       timer_int_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:    , input                                       software_int_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:    , input                                       external_int_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:    // Connected to other tiles on east and west</pre>
<pre style="margin:0; padding:0 ">  57:    , input [S:W][coh_noc_ral_link_width_lp-1:0]  coh_lce_req_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:    , output [S:W][coh_noc_ral_link_width_lp-1:0] coh_lce_req_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59: </pre>
<pre style="margin:0; padding:0 ">  60:    , input [S:W][coh_noc_ral_link_width_lp-1:0]  coh_lce_cmd_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:    , output [S:W][coh_noc_ral_link_width_lp-1:0] coh_lce_cmd_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62: </pre>
<pre style="margin:0; padding:0 ">  63:    , input [S:W][coh_noc_ral_link_width_lp-1:0]  coh_lce_resp_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:    , output [S:W][coh_noc_ral_link_width_lp-1:0] coh_lce_resp_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65: </pre>
<pre style="margin:0; padding:0 ">  66:    , input [S:W][mem_noc_ral_link_width_lp-1:0]  mem_cmd_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:    , output [S:W][mem_noc_ral_link_width_lp-1:0] mem_cmd_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68: </pre>
<pre style="margin:0; padding:0 ">  69:    , input [S:W][mem_noc_ral_link_width_lp-1:0]  mem_resp_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:    , output [S:W][mem_noc_ral_link_width_lp-1:0] mem_resp_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:    );</pre>
<pre style="margin:0; padding:0 ">  72: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73: `declare_bp_common_proc_cfg_s(num_core_p, num_cce_p, num_lce_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74: `declare_bp_lce_cce_if(num_cce_p, num_lce_p, paddr_width_p, lce_assoc_p, dword_width_p, cce_block_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75: `declare_bp_me_if(paddr_width_p, cce_block_width_p, num_lce_p, lce_assoc_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77: bp_proc_cfg_s proc_cfg_cast_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78: assign proc_cfg_cast_i = proc_cfg_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79: </pre>
<pre style="margin:0; padding:0 ">  80: // Declare the routing links</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81: `declare_bsg_ready_and_link_sif_s(coh_noc_flit_width_p, bp_coh_ready_and_link_s);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82: `declare_bsg_ready_and_link_sif_s(mem_noc_flit_width_p, bp_mem_ready_and_link_s);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83: </pre>
<pre style="margin:0; padding:0 ">  84: // Tile-side coherence connections</pre>
<pre style="margin:0; padding:0 ">  85: bp_coh_ready_and_link_s core_lce_req_link_li, core_lce_req_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86: bp_coh_ready_and_link_s core_lce_cmd_link_li, core_lce_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87: bp_coh_ready_and_link_s core_lce_resp_link_li, core_lce_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88: </pre>
<pre style="margin:0; padding:0 ">  89: // Tile side membus connections</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90: bp_mem_ready_and_link_s core_mem_cmd_link_li, core_mem_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91: bp_mem_ready_and_link_s core_mem_resp_link_li, core_mem_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   bp_tile</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:    #(.cfg_p(cfg_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:    tile</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     (.clk_i(core_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:      ,.reset_i(core_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:      ,.proc_cfg_i(proc_cfg_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:      // CCE-MEM IF</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:      ,.my_cord_i(my_cord_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:      ,.my_cid_i('0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:      ,.dram_cord_i(dram_cord_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:      ,.mmio_cord_i(mmio_cord_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:      ,.host_cord_i(host_cord_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:      ,.cfg_w_v_i(cfg_w_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:      ,.cfg_addr_i(cfg_addr_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:      ,.cfg_data_i(cfg_data_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:      ,.timer_int_i(timer_int_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:      ,.software_int_i(software_int_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:      ,.external_int_i(external_int_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:      ,.lce_req_link_i(core_lce_req_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:      ,.lce_req_link_o(core_lce_req_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:      ,.lce_cmd_link_i(core_lce_cmd_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:      ,.lce_cmd_link_o(core_lce_cmd_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:      ,.lce_resp_link_i(core_lce_resp_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:      ,.lce_resp_link_o(core_lce_resp_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:      ,.cmd_link_i(core_mem_cmd_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:      ,.resp_link_i(core_mem_resp_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:      ,.cmd_link_o(core_mem_cmd_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:      ,.resp_link_o(core_mem_resp_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:      );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132: // Network-side coherence connections</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133: bp_coh_ready_and_link_s coh_lce_req_link_li, coh_lce_req_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134: bp_coh_ready_and_link_s coh_lce_cmd_link_li, coh_lce_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135: bp_coh_ready_and_link_s coh_lce_resp_link_li, coh_lce_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137: // Network side membus connections</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138: bp_mem_ready_and_link_s mem_cmd_link_li, mem_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139: bp_mem_ready_and_link_s mem_resp_link_li, mem_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   if (async_coh_clk_p == 1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:     begin : coh_async</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:       logic core_lce_req_full_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:       assign core_lce_req_link_li.ready_and_rev = ~core_lce_req_full_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:       wire core_lce_req_enq_li = core_lce_req_link_lo.v & core_lce_req_link_li.ready_and_rev;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:       wire coh_lce_req_deq_li = coh_lce_req_link_li.v & coh_lce_req_link_lo.ready_and_rev;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:       bsg_async_fifo</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:        #(.lg_size_p(3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:          ,.width_p(coh_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:          )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:        lce_req_link_async_fifo_to_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:         (.w_clk_i(core_clk_i)</pre>
<pre id="id153" style="background-color: #FFB6C1; margin:0; padding:0 "> 153:          ,.w_reset_i(core_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:          ,.w_enq_i(core_lce_req_enq_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:          ,.w_data_i(core_lce_req_link_lo.data)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:          ,.w_full_o(core_lce_req_full_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:          ,.r_clk_i(coh_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:          ,.r_reset_i(coh_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:          ,.r_deq_i(coh_lce_req_deq_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:          ,.r_data_o(coh_lce_req_link_li.data)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:          ,.r_valid_o(coh_lce_req_link_li.v)</pre>
<pre id="id163" style="background-color: #FFB6C1; margin:0; padding:0 "> 163:          );</pre>
<pre style="margin:0; padding:0 "> 164: </pre>
<pre style="margin:0; padding:0 "> 165:       logic core_lce_cmd_full_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:       assign core_lce_cmd_link_li.ready_and_rev = ~core_lce_cmd_full_lo;</pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 "> 167:       wire core_lce_cmd_enq_li = core_lce_cmd_link_lo.v & core_lce_cmd_link_li.ready_and_rev;</pre>
<pre id="id168" style="background-color: #FFB6C1; margin:0; padding:0 "> 168:       wire coh_lce_cmd_deq_li = coh_lce_cmd_link_li.v & coh_lce_cmd_link_lo.ready_and_rev;</pre>
<pre id="id169" style="background-color: #FFB6C1; margin:0; padding:0 "> 169:       bsg_async_fifo</pre>
<pre id="id170" style="background-color: #FFB6C1; margin:0; padding:0 "> 170:        #(.lg_size_p(3)</pre>
<pre id="id171" style="background-color: #FFB6C1; margin:0; padding:0 "> 171:          ,.width_p(coh_noc_flit_width_p)</pre>
<pre id="id172" style="background-color: #FFB6C1; margin:0; padding:0 "> 172:          )</pre>
<pre style="margin:0; padding:0 "> 173:        lce_cmd_link_async_fifo_to_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:         (.w_clk_i(core_clk_i)</pre>
<pre id="id175" style="background-color: #FFB6C1; margin:0; padding:0 "> 175:          ,.w_reset_i(core_reset_i)</pre>
<pre id="id176" style="background-color: #FFB6C1; margin:0; padding:0 "> 176:          ,.w_enq_i(core_lce_cmd_enq_li)</pre>
<pre id="id177" style="background-color: #FFB6C1; margin:0; padding:0 "> 177:          ,.w_data_i(core_lce_cmd_link_lo.data)</pre>
<pre id="id178" style="background-color: #FFB6C1; margin:0; padding:0 "> 178:          ,.w_full_o(core_lce_cmd_full_lo)</pre>
<pre id="id179" style="background-color: #FFB6C1; margin:0; padding:0 "> 179: </pre>
<pre style="margin:0; padding:0 "> 180:          ,.r_clk_i(coh_clk_i)</pre>
<pre id="id181" style="background-color: #FFB6C1; margin:0; padding:0 "> 181:          ,.r_reset_i(coh_reset_i)</pre>
<pre id="id182" style="background-color: #FFB6C1; margin:0; padding:0 "> 182:          ,.r_deq_i(coh_lce_cmd_deq_li)</pre>
<pre id="id183" style="background-color: #FFB6C1; margin:0; padding:0 "> 183:          ,.r_data_o(coh_lce_cmd_link_li.data)</pre>
<pre id="id184" style="background-color: #FFB6C1; margin:0; padding:0 "> 184:          ,.r_valid_o(coh_lce_cmd_link_li.v)</pre>
<pre id="id185" style="background-color: #FFB6C1; margin:0; padding:0 "> 185:          );</pre>
<pre style="margin:0; padding:0 "> 186: </pre>
<pre style="margin:0; padding:0 "> 187:       logic core_lce_resp_full_lo;</pre>
<pre id="id188" style="background-color: #FFB6C1; margin:0; padding:0 "> 188:       assign core_lce_resp_link_li.ready_and_rev = ~core_lce_resp_full_lo;</pre>
<pre id="id189" style="background-color: #FFB6C1; margin:0; padding:0 "> 189:       wire core_lce_resp_enq_li = core_lce_resp_link_lo.v & core_lce_resp_link_li.ready_and_rev;</pre>
<pre id="id190" style="background-color: #FFB6C1; margin:0; padding:0 "> 190:       wire coh_lce_resp_deq_li = coh_lce_resp_link_li.v & coh_lce_resp_link_lo.ready_and_rev;</pre>
<pre id="id191" style="background-color: #FFB6C1; margin:0; padding:0 "> 191:       bsg_async_fifo</pre>
<pre id="id192" style="background-color: #FFB6C1; margin:0; padding:0 "> 192:        #(.lg_size_p(3)</pre>
<pre id="id193" style="background-color: #FFB6C1; margin:0; padding:0 "> 193:          ,.width_p(coh_noc_flit_width_p)</pre>
<pre id="id194" style="background-color: #FFB6C1; margin:0; padding:0 "> 194:          )</pre>
<pre style="margin:0; padding:0 "> 195:        lce_resp_link_async_fifo_to_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:         (.w_clk_i(core_clk_i)</pre>
<pre id="id197" style="background-color: #FFB6C1; margin:0; padding:0 "> 197:          ,.w_reset_i(core_reset_i)</pre>
<pre id="id198" style="background-color: #FFB6C1; margin:0; padding:0 "> 198:          ,.w_enq_i(core_lce_resp_enq_li)</pre>
<pre id="id199" style="background-color: #FFB6C1; margin:0; padding:0 "> 199:          ,.w_data_i(core_lce_resp_link_lo.data)</pre>
<pre id="id200" style="background-color: #FFB6C1; margin:0; padding:0 "> 200:          ,.w_full_o(core_lce_resp_full_lo)</pre>
<pre id="id201" style="background-color: #FFB6C1; margin:0; padding:0 "> 201: </pre>
<pre style="margin:0; padding:0 "> 202:          ,.r_clk_i(coh_clk_i)</pre>
<pre id="id203" style="background-color: #FFB6C1; margin:0; padding:0 "> 203:          ,.r_reset_i(coh_reset_i)</pre>
<pre id="id204" style="background-color: #FFB6C1; margin:0; padding:0 "> 204:          ,.r_deq_i(coh_lce_resp_deq_li)</pre>
<pre id="id205" style="background-color: #FFB6C1; margin:0; padding:0 "> 205:          ,.r_data_o(coh_lce_resp_link_li.data)</pre>
<pre id="id206" style="background-color: #FFB6C1; margin:0; padding:0 "> 206:          ,.r_valid_o(coh_lce_resp_link_li.v)</pre>
<pre id="id207" style="background-color: #FFB6C1; margin:0; padding:0 "> 207:          );</pre>
<pre style="margin:0; padding:0 "> 208: </pre>
<pre style="margin:0; padding:0 "> 209:       logic coh_lce_req_full_lo;</pre>
<pre id="id210" style="background-color: #FFB6C1; margin:0; padding:0 "> 210:       assign coh_lce_req_link_li.ready_and_rev = ~coh_lce_req_full_lo;</pre>
<pre id="id211" style="background-color: #FFB6C1; margin:0; padding:0 "> 211:       wire coh_lce_req_enq_li = coh_lce_req_link_lo.v & coh_lce_req_link_li.ready_and_rev;</pre>
<pre id="id212" style="background-color: #FFB6C1; margin:0; padding:0 "> 212:       wire core_lce_req_deq_li = core_lce_req_link_li.v & core_lce_req_link_lo.ready_and_rev;</pre>
<pre id="id213" style="background-color: #FFB6C1; margin:0; padding:0 "> 213:       bsg_async_fifo</pre>
<pre id="id214" style="background-color: #FFB6C1; margin:0; padding:0 "> 214:        #(.lg_size_p(3)</pre>
<pre id="id215" style="background-color: #FFB6C1; margin:0; padding:0 "> 215:          ,.width_p(coh_noc_flit_width_p)</pre>
<pre id="id216" style="background-color: #FFB6C1; margin:0; padding:0 "> 216:          )</pre>
<pre style="margin:0; padding:0 "> 217:        lce_req_link_async_fifo_from_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:         (.w_clk_i(coh_clk_i)</pre>
<pre id="id219" style="background-color: #FFB6C1; margin:0; padding:0 "> 219:          ,.w_reset_i(coh_reset_i)</pre>
<pre id="id220" style="background-color: #FFB6C1; margin:0; padding:0 "> 220:          ,.w_enq_i(coh_lce_req_enq_li)</pre>
<pre id="id221" style="background-color: #FFB6C1; margin:0; padding:0 "> 221:          ,.w_data_i(coh_lce_req_link_lo.data)</pre>
<pre id="id222" style="background-color: #FFB6C1; margin:0; padding:0 "> 222:          ,.w_full_o(coh_lce_req_full_lo)</pre>
<pre id="id223" style="background-color: #FFB6C1; margin:0; padding:0 "> 223: </pre>
<pre style="margin:0; padding:0 "> 224:          ,.r_clk_i(core_clk_i)</pre>
<pre id="id225" style="background-color: #FFB6C1; margin:0; padding:0 "> 225:          ,.r_reset_i(core_reset_i)</pre>
<pre id="id226" style="background-color: #FFB6C1; margin:0; padding:0 "> 226:          ,.r_deq_i(core_lce_req_deq_li)</pre>
<pre id="id227" style="background-color: #FFB6C1; margin:0; padding:0 "> 227:          ,.r_data_o(core_lce_req_link_li.data)</pre>
<pre id="id228" style="background-color: #FFB6C1; margin:0; padding:0 "> 228:          ,.r_valid_o(core_lce_req_link_li.v)</pre>
<pre id="id229" style="background-color: #FFB6C1; margin:0; padding:0 "> 229:          );</pre>
<pre style="margin:0; padding:0 "> 230: </pre>
<pre style="margin:0; padding:0 "> 231:       logic coh_lce_cmd_full_lo;</pre>
<pre id="id232" style="background-color: #FFB6C1; margin:0; padding:0 "> 232:       assign coh_lce_cmd_link_li.ready_and_rev = ~coh_lce_cmd_full_lo;</pre>
<pre id="id233" style="background-color: #FFB6C1; margin:0; padding:0 "> 233:       wire coh_lce_cmd_enq_li = coh_lce_cmd_link_lo.v & coh_lce_cmd_link_li.ready_and_rev;</pre>
<pre id="id234" style="background-color: #FFB6C1; margin:0; padding:0 "> 234:       wire core_lce_cmd_deq_li = core_lce_cmd_link_li.v & core_lce_cmd_link_lo.ready_and_rev;</pre>
<pre id="id235" style="background-color: #FFB6C1; margin:0; padding:0 "> 235:       bsg_async_fifo</pre>
<pre id="id236" style="background-color: #FFB6C1; margin:0; padding:0 "> 236:        #(.lg_size_p(3)</pre>
<pre id="id237" style="background-color: #FFB6C1; margin:0; padding:0 "> 237:          ,.width_p(coh_noc_flit_width_p)</pre>
<pre id="id238" style="background-color: #FFB6C1; margin:0; padding:0 "> 238:          )</pre>
<pre style="margin:0; padding:0 "> 239:        lce_cmd_link_async_fifo_from_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:         (.w_clk_i(coh_clk_i)</pre>
<pre id="id241" style="background-color: #FFB6C1; margin:0; padding:0 "> 241:          ,.w_reset_i(coh_reset_i)</pre>
<pre id="id242" style="background-color: #FFB6C1; margin:0; padding:0 "> 242:          ,.w_enq_i(coh_lce_cmd_enq_li)</pre>
<pre id="id243" style="background-color: #FFB6C1; margin:0; padding:0 "> 243:          ,.w_data_i(coh_lce_cmd_link_lo.data)</pre>
<pre id="id244" style="background-color: #FFB6C1; margin:0; padding:0 "> 244:          ,.w_full_o(coh_lce_cmd_full_lo)</pre>
<pre id="id245" style="background-color: #FFB6C1; margin:0; padding:0 "> 245: </pre>
<pre style="margin:0; padding:0 "> 246:          ,.r_clk_i(core_clk_i)</pre>
<pre id="id247" style="background-color: #FFB6C1; margin:0; padding:0 "> 247:          ,.r_reset_i(core_reset_i)</pre>
<pre id="id248" style="background-color: #FFB6C1; margin:0; padding:0 "> 248:          ,.r_deq_i(core_lce_cmd_deq_li)</pre>
<pre id="id249" style="background-color: #FFB6C1; margin:0; padding:0 "> 249:          ,.r_data_o(core_lce_cmd_link_li.data)</pre>
<pre id="id250" style="background-color: #FFB6C1; margin:0; padding:0 "> 250:          ,.r_valid_o(core_lce_cmd_link_li.v)</pre>
<pre id="id251" style="background-color: #FFB6C1; margin:0; padding:0 "> 251:          );</pre>
<pre style="margin:0; padding:0 "> 252: </pre>
<pre style="margin:0; padding:0 "> 253:       logic coh_lce_resp_full_lo;</pre>
<pre id="id254" style="background-color: #FFB6C1; margin:0; padding:0 "> 254:       assign coh_lce_resp_link_li.ready_and_rev = ~coh_lce_resp_full_lo;</pre>
<pre id="id255" style="background-color: #FFB6C1; margin:0; padding:0 "> 255:       wire coh_lce_resp_enq_li = coh_lce_resp_link_lo.v & coh_lce_resp_link_li.ready_and_rev;</pre>
<pre id="id256" style="background-color: #FFB6C1; margin:0; padding:0 "> 256:       wire core_lce_resp_deq_li = core_lce_resp_link_li.v & core_lce_resp_link_lo.ready_and_rev;</pre>
<pre id="id257" style="background-color: #FFB6C1; margin:0; padding:0 "> 257:       bsg_async_fifo</pre>
<pre id="id258" style="background-color: #FFB6C1; margin:0; padding:0 "> 258:        #(.lg_size_p(3)</pre>
<pre id="id259" style="background-color: #FFB6C1; margin:0; padding:0 "> 259:          ,.width_p(coh_noc_flit_width_p)</pre>
<pre id="id260" style="background-color: #FFB6C1; margin:0; padding:0 "> 260:          )</pre>
<pre style="margin:0; padding:0 "> 261:        lce_resp_link_async_fifo_from_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:         (.w_clk_i(coh_clk_i)</pre>
<pre id="id263" style="background-color: #FFB6C1; margin:0; padding:0 "> 263:          ,.w_reset_i(coh_reset_i)</pre>
<pre id="id264" style="background-color: #FFB6C1; margin:0; padding:0 "> 264:          ,.w_enq_i(coh_lce_resp_enq_li)</pre>
<pre id="id265" style="background-color: #FFB6C1; margin:0; padding:0 "> 265:          ,.w_data_i(coh_lce_resp_link_lo.data)</pre>
<pre id="id266" style="background-color: #FFB6C1; margin:0; padding:0 "> 266:          ,.w_full_o(coh_lce_resp_full_lo)</pre>
<pre id="id267" style="background-color: #FFB6C1; margin:0; padding:0 "> 267: </pre>
<pre style="margin:0; padding:0 "> 268:          ,.r_clk_i(core_clk_i)</pre>
<pre id="id269" style="background-color: #FFB6C1; margin:0; padding:0 "> 269:          ,.r_reset_i(core_reset_i)</pre>
<pre id="id270" style="background-color: #FFB6C1; margin:0; padding:0 "> 270:          ,.r_deq_i(core_lce_resp_deq_li)</pre>
<pre id="id271" style="background-color: #FFB6C1; margin:0; padding:0 "> 271:          ,.r_data_o(core_lce_resp_link_li.data)</pre>
<pre id="id272" style="background-color: #FFB6C1; margin:0; padding:0 "> 272:          ,.r_valid_o(core_lce_resp_link_li.v)</pre>
<pre id="id273" style="background-color: #FFB6C1; margin:0; padding:0 "> 273:          );</pre>
<pre style="margin:0; padding:0 "> 274:     end</pre>
<pre style="margin:0; padding:0 "> 275:   else</pre>
<pre style="margin:0; padding:0 "> 276:     begin : coh_sync</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:       assign coh_lce_req_link_li  = core_lce_req_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:       assign coh_lce_cmd_link_li  = core_lce_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:       assign coh_lce_resp_link_li = core_lce_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280: </pre>
<pre style="margin:0; padding:0 "> 281:       assign core_lce_req_link_li  = coh_lce_req_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:       assign core_lce_cmd_link_li  = coh_lce_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:       assign core_lce_resp_link_li = coh_lce_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:     end</pre>
<pre style="margin:0; padding:0 "> 285: </pre>
<pre style="margin:0; padding:0 "> 286:   if (async_mem_clk_p == 1)</pre>
<pre id="id287" style="background-color: #FFB6C1; margin:0; padding:0 "> 287:     begin : mem_async</pre>
<pre id="id288" style="background-color: #FFB6C1; margin:0; padding:0 "> 288:       logic core_mem_cmd_full_lo;</pre>
<pre id="id289" style="background-color: #FFB6C1; margin:0; padding:0 "> 289:       assign core_mem_cmd_link_li.ready_and_rev = ~core_mem_cmd_full_lo;</pre>
<pre id="id290" style="background-color: #FFB6C1; margin:0; padding:0 "> 290:       wire core_mem_cmd_enq_li = core_mem_cmd_link_lo.v & core_mem_cmd_link_li.ready_and_rev;</pre>
<pre id="id291" style="background-color: #FFB6C1; margin:0; padding:0 "> 291:       wire mem_cmd_deq_li = mem_cmd_link_li.v & mem_cmd_link_lo.ready_and_rev;</pre>
<pre id="id292" style="background-color: #FFB6C1; margin:0; padding:0 "> 292:       bsg_async_fifo</pre>
<pre id="id293" style="background-color: #FFB6C1; margin:0; padding:0 "> 293:        #(.lg_size_p(3)</pre>
<pre id="id294" style="background-color: #FFB6C1; margin:0; padding:0 "> 294:          ,.width_p(mem_noc_flit_width_p)</pre>
<pre id="id295" style="background-color: #FFB6C1; margin:0; padding:0 "> 295:          )</pre>
<pre style="margin:0; padding:0 "> 296:        mem_cmd_link_async_fifo_to_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:         (.w_clk_i(core_clk_i)</pre>
<pre id="id298" style="background-color: #FFB6C1; margin:0; padding:0 "> 298:          ,.w_reset_i(core_reset_i)</pre>
<pre id="id299" style="background-color: #FFB6C1; margin:0; padding:0 "> 299:          ,.w_enq_i(core_mem_cmd_enq_li)</pre>
<pre id="id300" style="background-color: #FFB6C1; margin:0; padding:0 "> 300:          ,.w_data_i(core_mem_cmd_link_lo.data)</pre>
<pre id="id301" style="background-color: #FFB6C1; margin:0; padding:0 "> 301:          ,.w_full_o(core_mem_cmd_full_lo)</pre>
<pre id="id302" style="background-color: #FFB6C1; margin:0; padding:0 "> 302: </pre>
<pre style="margin:0; padding:0 "> 303:          ,.r_clk_i(mem_clk_i)</pre>
<pre id="id304" style="background-color: #FFB6C1; margin:0; padding:0 "> 304:          ,.r_reset_i(mem_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:          ,.r_deq_i(mem_cmd_deq_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:          ,.r_data_o(mem_cmd_link_li.data)</pre>
<pre id="id307" style="background-color: #FFB6C1; margin:0; padding:0 "> 307:          ,.r_valid_o(mem_cmd_link_li.v)</pre>
<pre id="id308" style="background-color: #FFB6C1; margin:0; padding:0 "> 308:          );</pre>
<pre style="margin:0; padding:0 "> 309: </pre>
<pre id="id310" style="background-color: #FFB6C1; margin:0; padding:0 "> 310:       logic core_mem_resp_full_lo;</pre>
<pre id="id311" style="background-color: #FFB6C1; margin:0; padding:0 "> 311:       assign core_mem_resp_link_li.ready_and_rev = ~core_mem_resp_full_lo;</pre>
<pre id="id312" style="background-color: #FFB6C1; margin:0; padding:0 "> 312:       wire core_mem_resp_enq_li = core_mem_resp_link_lo.v & core_mem_resp_link_li.ready_and_rev;</pre>
<pre id="id313" style="background-color: #FFB6C1; margin:0; padding:0 "> 313:       wire mem_resp_deq_li = mem_resp_link_li.v & mem_resp_link_lo.ready_and_rev;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:       bsg_async_fifo</pre>
<pre id="id315" style="background-color: #FFB6C1; margin:0; padding:0 "> 315:        #(.lg_size_p(3)</pre>
<pre id="id316" style="background-color: #FFB6C1; margin:0; padding:0 "> 316:          ,.width_p(mem_noc_flit_width_p)</pre>
<pre id="id317" style="background-color: #FFB6C1; margin:0; padding:0 "> 317:          )</pre>
<pre style="margin:0; padding:0 "> 318:        mem_resp_link_async_fifo_to_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:         (.w_clk_i(core_clk_i)</pre>
<pre id="id320" style="background-color: #FFB6C1; margin:0; padding:0 "> 320:          ,.w_reset_i(core_reset_i)</pre>
<pre id="id321" style="background-color: #FFB6C1; margin:0; padding:0 "> 321:          ,.w_enq_i(core_mem_resp_enq_li)</pre>
<pre id="id322" style="background-color: #FFB6C1; margin:0; padding:0 "> 322:          ,.w_data_i(core_mem_resp_link_lo.data)</pre>
<pre id="id323" style="background-color: #FFB6C1; margin:0; padding:0 "> 323:          ,.w_full_o(core_mem_resp_full_lo)</pre>
<pre id="id324" style="background-color: #FFB6C1; margin:0; padding:0 "> 324: </pre>
<pre id="id325" style="background-color: #FFB6C1; margin:0; padding:0 "> 325:          ,.r_clk_i(mem_clk_i)</pre>
<pre id="id326" style="background-color: #FFB6C1; margin:0; padding:0 "> 326:          ,.r_reset_i(mem_reset_i)</pre>
<pre id="id327" style="background-color: #FFB6C1; margin:0; padding:0 "> 327:          ,.r_deq_i(mem_resp_deq_li)</pre>
<pre id="id328" style="background-color: #FFB6C1; margin:0; padding:0 "> 328:          ,.r_data_o(mem_resp_link_li.data)</pre>
<pre id="id329" style="background-color: #FFB6C1; margin:0; padding:0 "> 329:          ,.r_valid_o(mem_resp_link_li.v)</pre>
<pre id="id330" style="background-color: #FFB6C1; margin:0; padding:0 "> 330:          );</pre>
<pre style="margin:0; padding:0 "> 331: </pre>
<pre style="margin:0; padding:0 "> 332:       logic mem_cmd_full_lo;</pre>
<pre id="id333" style="background-color: #FFB6C1; margin:0; padding:0 "> 333:       assign mem_cmd_link_li.ready_and_rev = ~mem_cmd_full_lo;</pre>
<pre id="id334" style="background-color: #FFB6C1; margin:0; padding:0 "> 334:       wire mem_cmd_enq_li = mem_cmd_link_lo.v & mem_cmd_link_li.ready_and_rev;</pre>
<pre id="id335" style="background-color: #FFB6C1; margin:0; padding:0 "> 335:       wire core_mem_cmd_deq_li = core_mem_cmd_link_li.v & core_mem_cmd_link_lo.ready_and_rev;</pre>
<pre id="id336" style="background-color: #FFB6C1; margin:0; padding:0 "> 336:       bsg_async_fifo</pre>
<pre id="id337" style="background-color: #FFB6C1; margin:0; padding:0 "> 337:        #(.lg_size_p(3)</pre>
<pre id="id338" style="background-color: #FFB6C1; margin:0; padding:0 "> 338:          ,.width_p(mem_noc_flit_width_p)</pre>
<pre id="id339" style="background-color: #FFB6C1; margin:0; padding:0 "> 339:          )</pre>
<pre style="margin:0; padding:0 "> 340:        mem_cmd_link_async_fifo_from_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:         (.w_clk_i(mem_clk_i)</pre>
<pre id="id342" style="background-color: #FFB6C1; margin:0; padding:0 "> 342:          ,.w_reset_i(mem_reset_i)</pre>
<pre id="id343" style="background-color: #FFB6C1; margin:0; padding:0 "> 343:          ,.w_enq_i(mem_cmd_enq_li)</pre>
<pre id="id344" style="background-color: #FFB6C1; margin:0; padding:0 "> 344:          ,.w_data_i(mem_cmd_link_lo.data)</pre>
<pre id="id345" style="background-color: #FFB6C1; margin:0; padding:0 "> 345:          ,.w_full_o(mem_cmd_full_lo)</pre>
<pre id="id346" style="background-color: #FFB6C1; margin:0; padding:0 "> 346: </pre>
<pre style="margin:0; padding:0 "> 347:          ,.r_clk_i(core_clk_i)</pre>
<pre id="id348" style="background-color: #FFB6C1; margin:0; padding:0 "> 348:          ,.r_reset_i(core_reset_i)</pre>
<pre id="id349" style="background-color: #FFB6C1; margin:0; padding:0 "> 349:          ,.r_deq_i(core_mem_cmd_deq_li)</pre>
<pre id="id350" style="background-color: #FFB6C1; margin:0; padding:0 "> 350:          ,.r_data_o(core_mem_cmd_link_li.data)</pre>
<pre id="id351" style="background-color: #FFB6C1; margin:0; padding:0 "> 351:          ,.r_valid_o(core_mem_cmd_link_li.v)</pre>
<pre id="id352" style="background-color: #FFB6C1; margin:0; padding:0 "> 352:          );</pre>
<pre style="margin:0; padding:0 "> 353: </pre>
<pre style="margin:0; padding:0 "> 354:       logic mem_resp_full_lo;</pre>
<pre id="id355" style="background-color: #FFB6C1; margin:0; padding:0 "> 355:       assign mem_resp_link_li.ready_and_rev = ~mem_resp_full_lo;</pre>
<pre id="id356" style="background-color: #FFB6C1; margin:0; padding:0 "> 356:       wire mem_resp_enq_li = mem_resp_link_lo.v & mem_resp_link_li.ready_and_rev;</pre>
<pre id="id357" style="background-color: #FFB6C1; margin:0; padding:0 "> 357:       wire core_mem_resp_deq_li = core_mem_resp_link_li.v & core_mem_resp_link_lo.ready_and_rev;</pre>
<pre id="id358" style="background-color: #FFB6C1; margin:0; padding:0 "> 358:       bsg_async_fifo</pre>
<pre id="id359" style="background-color: #FFB6C1; margin:0; padding:0 "> 359:        #(.lg_size_p(3)</pre>
<pre id="id360" style="background-color: #FFB6C1; margin:0; padding:0 "> 360:          ,.width_p(mem_noc_flit_width_p)</pre>
<pre id="id361" style="background-color: #FFB6C1; margin:0; padding:0 "> 361:          )</pre>
<pre style="margin:0; padding:0 "> 362:        mem_resp_link_async_fifo_from_rtr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:         (.w_clk_i(mem_clk_i)</pre>
<pre id="id364" style="background-color: #FFB6C1; margin:0; padding:0 "> 364:          ,.w_reset_i(mem_reset_i)</pre>
<pre id="id365" style="background-color: #FFB6C1; margin:0; padding:0 "> 365:          ,.w_enq_i(mem_resp_enq_li)</pre>
<pre id="id366" style="background-color: #FFB6C1; margin:0; padding:0 "> 366:          ,.w_data_i(mem_resp_link_lo.data)</pre>
<pre id="id367" style="background-color: #FFB6C1; margin:0; padding:0 "> 367:          ,.w_full_o(mem_resp_full_lo)</pre>
<pre id="id368" style="background-color: #FFB6C1; margin:0; padding:0 "> 368: </pre>
<pre style="margin:0; padding:0 "> 369:          ,.r_clk_i(core_clk_i)</pre>
<pre id="id370" style="background-color: #FFB6C1; margin:0; padding:0 "> 370:          ,.r_reset_i(core_reset_i)</pre>
<pre id="id371" style="background-color: #FFB6C1; margin:0; padding:0 "> 371:          ,.r_deq_i(core_mem_resp_deq_li)</pre>
<pre id="id372" style="background-color: #FFB6C1; margin:0; padding:0 "> 372:          ,.r_data_o(core_mem_resp_link_li.data)</pre>
<pre id="id373" style="background-color: #FFB6C1; margin:0; padding:0 "> 373:          ,.r_valid_o(core_mem_resp_link_li.v)</pre>
<pre id="id374" style="background-color: #FFB6C1; margin:0; padding:0 "> 374:          );</pre>
<pre style="margin:0; padding:0 "> 375: </pre>
<pre style="margin:0; padding:0 "> 376:     end</pre>
<pre style="margin:0; padding:0 "> 377:   else</pre>
<pre style="margin:0; padding:0 "> 378:     begin : io_sync</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:       assign mem_cmd_link_li  = core_mem_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:       assign mem_resp_link_li = core_mem_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381: </pre>
<pre style="margin:0; padding:0 "> 382:       assign core_mem_cmd_link_li  = mem_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:       assign core_mem_resp_link_li = mem_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:     end</pre>
<pre style="margin:0; padding:0 "> 385: </pre>
<pre style="margin:0; padding:0 "> 386:   logic [coh_noc_cord_width_p-1:0] lce_cord_li;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   bp_me_lce_id_to_cord</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:    #(.cfg_p(cfg_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:    router_cord</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:     (.lce_id_i(proc_cfg_cast_i.icache_id)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:      ,.lce_cord_o(lce_cord_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:      ,.lce_cid_o()</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:      );</pre>
<pre style="margin:0; padding:0 "> 394: </pre>
<pre style="margin:0; padding:0 "> 395:   bsg_wormhole_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:    #(.flit_width_p(coh_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:      ,.dims_p(coh_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:      ,.cord_markers_pos_p(coh_noc_cord_markers_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:      ,.len_width_p(coh_noc_len_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:      ,.reverse_order_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:      ,.routing_matrix_p(StrictYX)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:      )</pre>
<pre style="margin:0; padding:0 "> 403:    lce_req_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:     (.clk_i(coh_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:      ,.reset_i(coh_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406: </pre>
<pre style="margin:0; padding:0 "> 407:      ,.link_i({coh_lce_req_link_i, coh_lce_req_link_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:      ,.link_o({coh_lce_req_link_o, coh_lce_req_link_lo})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409: </pre>
<pre style="margin:0; padding:0 "> 410:      ,.my_cord_i(lce_cord_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:      );</pre>
<pre style="margin:0; padding:0 "> 412: </pre>
<pre style="margin:0; padding:0 "> 413:   bsg_wormhole_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:    #(.flit_width_p(coh_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:      ,.dims_p(coh_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:      ,.cord_markers_pos_p(coh_noc_cord_markers_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:      ,.len_width_p(coh_noc_len_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:      ,.reverse_order_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:      ,.routing_matrix_p(StrictYX)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:      )</pre>
<pre style="margin:0; padding:0 "> 421:    lce_cmd_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:     (.clk_i(coh_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:      ,.reset_i(coh_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424: </pre>
<pre style="margin:0; padding:0 "> 425:      ,.link_i({coh_lce_cmd_link_i, coh_lce_cmd_link_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:      ,.link_o({coh_lce_cmd_link_o, coh_lce_cmd_link_lo})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427: </pre>
<pre style="margin:0; padding:0 "> 428:      ,.my_cord_i(lce_cord_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:      );</pre>
<pre style="margin:0; padding:0 "> 430: </pre>
<pre style="margin:0; padding:0 "> 431:   bsg_wormhole_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:    #(.flit_width_p(coh_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:      ,.dims_p(coh_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:      ,.cord_markers_pos_p(coh_noc_cord_markers_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:      ,.len_width_p(coh_noc_len_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:      ,.reverse_order_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:      ,.routing_matrix_p(StrictYX)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:      )</pre>
<pre style="margin:0; padding:0 "> 439:    lce_resp_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:     (.clk_i(coh_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:      ,.reset_i(coh_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442: </pre>
<pre style="margin:0; padding:0 "> 443:      ,.link_i({coh_lce_resp_link_i, coh_lce_resp_link_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:      ,.link_o({coh_lce_resp_link_o, coh_lce_resp_link_lo})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445: </pre>
<pre style="margin:0; padding:0 "> 446:      ,.my_cord_i(lce_cord_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 447:      );</pre>
<pre style="margin:0; padding:0 "> 448: </pre>
<pre style="margin:0; padding:0 "> 449:   bsg_wormhole_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:    #(.flit_width_p(mem_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:      ,.dims_p(mem_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:      ,.cord_markers_pos_p(mem_noc_cord_markers_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:      ,.len_width_p(mem_noc_len_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:      ,.reverse_order_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:      ,.routing_matrix_p(StrictYX)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:      )</pre>
<pre style="margin:0; padding:0 "> 457:    mem_cmd_router </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:    (.clk_i(mem_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:     ,.reset_i(mem_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:     ,.my_cord_i(my_cord_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 461:     ,.link_i({mem_cmd_link_i, mem_cmd_link_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:     ,.link_o({mem_cmd_link_o, mem_cmd_link_lo})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:     );</pre>
<pre style="margin:0; padding:0 "> 464:   </pre>
<pre style="margin:0; padding:0 "> 465:   bsg_wormhole_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:    #(.flit_width_p(mem_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:      ,.dims_p(mem_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:      ,.cord_markers_pos_p(mem_noc_cord_markers_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:      ,.len_width_p(mem_noc_len_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:      ,.reverse_order_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:      ,.routing_matrix_p(StrictYX)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:      )</pre>
<pre style="margin:0; padding:0 "> 473:    mem_resp_router </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:     (.clk_i(mem_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:      ,.reset_i(mem_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:      ,.my_cord_i(my_cord_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:      ,.link_i({mem_resp_link_i, mem_resp_link_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:      ,.link_o({mem_resp_link_o, mem_resp_link_lo})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:      );</pre>
<pre style="margin:0; padding:0 "> 480: </pre>
<pre style="margin:0; padding:0 "> 481: endmodule</pre>
<pre style="margin:0; padding:0 "> 482: </pre>
<pre style="margin:0; padding:0 "> 483: </pre>
</body>
</html>
