# SV-UVM-examples
A collection of simple UVM (Universal Verification Methodology) examples for beginners. This repo provides easy-to-understand testbenches using SystemVerilog UVM to help new learners grasp verification concepts
