build
!sim/
!synth/
!soft/
!tools/
!verilog/
!Makefile
!README.md
!.gitignore
