Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Oct 13 13:59:16 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led           | output            | M14     | 1.5       | LVCMOS15       | 8         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| touch_key     | input             | D9      | 1.8       | LVCMOS18       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 3          
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N2           | N2                  | 3          
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| touch_en     | N1                 | 1          
+-------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------+
| Net_Name         | Driver             | Fanout     
+-----------------------------------------------------+
| N2               | N2                 | 3          
| ntclkbufg_0      | clkbufg_0          | 3          
| touch_key_d0     | touch_key_d0       | 2          
| nt_led           | led                | 2          
| nt_sys_clk       | sys_clk_ibuf       | 1          
| nt_sys_rst_n     | sys_rst_n_ibuf     | 1          
| nt_touch_key     | touch_key_ibuf     | 1          
| N5               | N5                 | 1          
| touch_en         | N1                 | 1          
| led              | led_obuf           | 1          
| touch_key_d1     | touch_key_d1       | 1          
+-----------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 3        | 33840         | 1                  
| LUT                   | 2        | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 226           | 2                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                            
+----------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/13_touch_led/prj/synthesize/touch_led_syn.adf     
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/13_touch_led/prj/device_map/touch_led_map.adf     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/13_touch_led/prj/device_map/touch_led_dmr.prt     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/13_touch_led/prj/device_map/touch_led.dmr         
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/13_touch_led/prj/device_map/dmr.db                
+----------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 206 MB
Total CPU time to dev_map completion : 0h:0m:3s
Process Total CPU time to dev_map completion : 0h:0m:3s
Total real time to dev_map completion : 0h:0m:5s
