// Seed: 3858900292
macromodule module_0;
  always id_1 = 1'b0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wor  id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1
    , id_11,
    output supply0 id_2
    , id_12,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    output uwire id_6,
    input supply1 id_7,
    output wand id_8,
    input wor id_9
);
  supply0 id_13;
  module_0();
  uwire   id_14 = 1'h0;
  assign id_8  = id_1;
  assign id_13 = id_1;
  assign id_13 = id_0;
endmodule
