<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-07-23T19:29:45" hostname="SNPS-A1iGRuJX2K" package="FPV" id="0" name="cvr" tests="16" errors="0" failures="0" time="1" skipped="4">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cvr" name="build execution" time="0">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:178.13-178.48" time="0" type="COVER" location="full_adder.sv:178.13-178.48" id="cov_carry_false" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:177.13-177.47" time="0" type="COVER" location="full_adder.sv:177.13-177.47" id="cov_carry_true" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:175.13-175.40" time="0" type="COVER" location="full_adder.sv:175.13-175.40" id="cov_sum_false" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:174.13-174.39" time="0" type="COVER" location="full_adder.sv:174.13-174.39" id="cov_sum_true" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:180.13-180.58" time="0" type="COVER" location="full_adder.sv:180.13-180.58" id="cover_input0" tracefile="engine_0/trace4.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:181.13-181.58" time="0" type="COVER" location="full_adder.sv:181.13-181.58" id="cover_input1" tracefile="engine_0/trace6.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:182.13-182.58" time="0" type="COVER" location="full_adder.sv:182.13-182.58" id="cover_input2" tracefile="engine_0/trace5.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:183.13-183.58" time="0" type="COVER" location="full_adder.sv:183.13-183.58" id="cover_input3" tracefile="engine_0/trace7.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:184.13-184.58" time="0" type="COVER" location="full_adder.sv:184.13-184.58" id="cover_input4" tracefile="engine_0/trace3.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:185.13-185.58" time="0" type="COVER" location="full_adder.sv:185.13-185.58" id="cover_input5" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:186.13-186.58" time="0" type="COVER" location="full_adder.sv:186.13-186.58" id="cover_input6" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in full_adder at full_adder.sv:187.13-187.58" time="0" type="COVER" location="full_adder.sv:187.13-187.58" id="cover_input7" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property ASSERT in full_adder at full_adder.sv:169.21-169.53" time="0" type="ASSERT" location="full_adder.sv:169.21-169.53" id="assert_carry">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in full_adder at full_adder.sv:165.17-165.56" time="0" type="ASSERT" location="full_adder.sv:165.17-165.56" id="assert_carry_reset">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in full_adder at full_adder.sv:168.21-168.51" time="0" type="ASSERT" location="full_adder.sv:168.21-168.51" id="assert_sum_">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in full_adder at full_adder.sv:164.17-164.48" time="0" type="ASSERT" location="full_adder.sv:164.17-164.48" id="assert_sum_reset">
<skipped />
</testcase>
<system-out>SBY 19:29:43 [full_adder/FPV_cvr] Removing directory '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/full_adder/FPV_cvr'.
SBY 19:29:43 [full_adder/FPV_cvr] Copy '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/full_adder/full_adder.sv' to '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/full_adder/FPV_cvr/src/full_adder.sv'.
SBY 19:29:43 [full_adder/FPV_cvr] engine_0: smtbmc z3
SBY 19:29:43 [full_adder/FPV_cvr] base: starting process &quot;cd full_adder/FPV_cvr/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: wire '\prc_half_adder_1_comb.s_nand' is assigned in a block at full_adder.sv:34.3-34.21.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: wire '\prc_half_adder_1_comb.s_or' is assigned in a block at full_adder.sv:35.3-35.16.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: wire '\prc_half_adder_2_comb.s_nand' is assigned in a block at full_adder.sv:61.3-61.25.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: wire '\prc_half_adder_2_comb.s_or' is assigned in a block at full_adder.sv:62.3-62.20.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: reg '\f_s1' is assigned in a continuous assignment at full_adder.sv:122.10-122.41.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: reg '\f_sum' is assigned in a continuous assignment at full_adder.sv:123.10-123.30.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: reg '\f_c1' is assigned in a continuous assignment at full_adder.sv:125.10-125.60.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: wire '\f_c3' is assigned in a block at full_adder.sv:137.5-137.17.
SBY 19:29:43 [full_adder/FPV_cvr] base: Warning: wire '\f_c3' is assigned in a block at full_adder.sv:150.5-150.17.
SBY 19:29:44 [full_adder/FPV_cvr] base: full_adder.sv:126: Warning: Identifier `\f_carry' is implicitly declared.
SBY 19:29:44 [full_adder/FPV_cvr] base: full_adder.sv:126: Warning: Identifier `\f_c3' is implicitly declared.
SBY 19:29:44 [full_adder/FPV_cvr] base: finished (returncode=0)
SBY 19:29:44 [full_adder/FPV_cvr] prep: starting process &quot;cd full_adder/FPV_cvr/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 19:29:44 [full_adder/FPV_cvr] prep: finished (returncode=0)
SBY 19:29:44 [full_adder/FPV_cvr] smt2: starting process &quot;cd full_adder/FPV_cvr/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 19:29:44 [full_adder/FPV_cvr] smt2: finished (returncode=0)
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: starting process &quot;cd full_adder/FPV_cvr; yosys-smtbmc -s z3 --presat -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Solver: z3
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input5 in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_sum_false in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_carry_false in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input7 in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_sum_true in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_carry_true in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input6 in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input4 in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input0 in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace4.vcd
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace4.smtc
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace4.yw
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input2 in step 1.
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace5.vcd
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace5.smtc
SBY 19:29:44 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace5.yw
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input1 in step 1.
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace6.vcd
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace6.smtc
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace6.yw
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_input3 in step 1.
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace7.vcd
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace7.smtc
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace7.yw
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: ##   0:00:00  Status: passed
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: finished (returncode=0)
SBY 19:29:45 [full_adder/FPV_cvr] engine_0: Status returned by engine: pass
SBY 19:29:45 [full_adder/FPV_cvr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 19:29:45 [full_adder/FPV_cvr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 19:29:45 [full_adder/FPV_cvr] summary: engine_0 (smtbmc z3) returned pass
SBY 19:29:45 [full_adder/FPV_cvr] summary: cover trace: full_adder/FPV_cvr/engine_0/trace0.vcd
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cov_carry_false at full_adder.sv:178.13-178.48 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cov_sum_false at full_adder.sv:175.13-175.40 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cover_input5 at full_adder.sv:185.13-185.58 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary: cover trace: full_adder/FPV_cvr/engine_0/trace1.vcd
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cov_carry_true at full_adder.sv:177.13-177.47 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cov_sum_true at full_adder.sv:174.13-174.39 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cover_input7 at full_adder.sv:187.13-187.58 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary: cover trace: full_adder/FPV_cvr/engine_0/trace2.vcd
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cover_input6 at full_adder.sv:186.13-186.58 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary: cover trace: full_adder/FPV_cvr/engine_0/trace3.vcd
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cover_input4 at full_adder.sv:184.13-184.58 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary: cover trace: full_adder/FPV_cvr/engine_0/trace4.vcd
SBY 19:29:45 [full_adder/FPV_cvr] summary:   reached cover statement full_adder.cover_input0 at full_adder.sv:180.13-180.58 in step 1
SBY 19:29:45 [full_adder/FPV_cvr] summary: and 3 further traces
SBY 19:29:45 [full_adder/FPV_cvr] summary: see full_adder/FPV_cvr/PASS for a complete summary
SBY 19:29:45 [full_adder/FPV_cvr] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
