/home/saul/projects/KISTA/models/verilog/KISTA_SOI_STDLIB_CCS_TT_del.v