<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>test_3mm</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.427</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>279356</Best-caseLatency>
            <Average-caseLatency>279356</Average-caseLatency>
            <Worst-caseLatency>279356</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.930 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.930 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.930 ms</Worst-caseRealTimeLatency>
            <Interval-min>279357</Interval-min>
            <Interval-max>279357</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>3mm.cpp:24</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>623</DSP>
            <FF>141605</FF>
            <LUT>83356</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Addr_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_EN_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_WEN_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Din_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Dout_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Clk_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Rst_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Addr_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_EN_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_WEN_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Din_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Dout_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Clk_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Rst_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Addr_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_EN_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_WEN_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Din_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Dout_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Clk_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Rst_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Addr_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_EN_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_WEN_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Din_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Dout_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Clk_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Rst_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Addr_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_EN_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_WEN_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Din_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Dout_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Clk_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Rst_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Addr_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_EN_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_WEN_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Din_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Dout_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Clk_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Rst_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Addr_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_EN_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_WEN_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Din_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Dout_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Clk_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Rst_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Addr_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_EN_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_WEN_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Din_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Dout_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Clk_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Rst_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Addr_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_EN_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_WEN_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Din_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Dout_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Clk_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Rst_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Addr_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_EN_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_WEN_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Din_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Dout_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Clk_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Rst_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Addr_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_EN_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_WEN_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Din_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Dout_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Clk_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Rst_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Addr_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_EN_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_WEN_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Din_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Dout_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Clk_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Rst_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Addr_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_EN_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_WEN_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Din_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Dout_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Clk_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Rst_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Addr_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_EN_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_WEN_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Din_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Dout_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Clk_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Rst_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Addr_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_EN_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_WEN_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Din_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Dout_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Clk_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Rst_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Addr_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_EN_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_WEN_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Din_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Dout_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Clk_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Rst_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Addr_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_EN_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_WEN_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Din_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Dout_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Clk_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Rst_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Addr_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_EN_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_WEN_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Din_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Dout_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Clk_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Rst_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Addr_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_EN_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_WEN_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Din_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Dout_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Clk_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Rst_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Addr_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_EN_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_WEN_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Din_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Dout_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Clk_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Rst_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Addr_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_EN_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_WEN_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Din_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Dout_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Clk_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Rst_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Addr_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_EN_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_WEN_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Din_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Dout_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Clk_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Rst_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Addr_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_EN_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_WEN_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Din_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Dout_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Clk_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Rst_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Addr_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_EN_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_WEN_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Din_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Dout_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Clk_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Rst_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Addr_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_EN_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_WEN_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Din_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Dout_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Clk_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Rst_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Addr_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_EN_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_WEN_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Din_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Dout_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Clk_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Rst_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_0_Addr_A</name>
            <Object>v2_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_0_EN_A</name>
            <Object>v2_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_0_WEN_A</name>
            <Object>v2_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_0_Din_A</name>
            <Object>v2_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_0_Dout_A</name>
            <Object>v2_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_0_Clk_A</name>
            <Object>v2_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_0_Rst_A</name>
            <Object>v2_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_1_Addr_A</name>
            <Object>v2_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_1_EN_A</name>
            <Object>v2_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_1_WEN_A</name>
            <Object>v2_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_1_Din_A</name>
            <Object>v2_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_1_Dout_A</name>
            <Object>v2_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_1_Clk_A</name>
            <Object>v2_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_1_Rst_A</name>
            <Object>v2_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_0_Addr_A</name>
            <Object>v2_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_0_EN_A</name>
            <Object>v2_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_0_WEN_A</name>
            <Object>v2_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_0_Din_A</name>
            <Object>v2_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_0_Dout_A</name>
            <Object>v2_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_0_Clk_A</name>
            <Object>v2_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_0_Rst_A</name>
            <Object>v2_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_1_Addr_A</name>
            <Object>v2_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_1_EN_A</name>
            <Object>v2_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_1_WEN_A</name>
            <Object>v2_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_1_Din_A</name>
            <Object>v2_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_1_Dout_A</name>
            <Object>v2_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_1_Clk_A</name>
            <Object>v2_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_1_Rst_A</name>
            <Object>v2_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_0_Addr_A</name>
            <Object>v2_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_0_EN_A</name>
            <Object>v2_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_0_WEN_A</name>
            <Object>v2_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_0_Din_A</name>
            <Object>v2_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_0_Dout_A</name>
            <Object>v2_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_0_Clk_A</name>
            <Object>v2_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_0_Rst_A</name>
            <Object>v2_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_1_Addr_A</name>
            <Object>v2_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_1_EN_A</name>
            <Object>v2_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_1_WEN_A</name>
            <Object>v2_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_1_Din_A</name>
            <Object>v2_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_1_Dout_A</name>
            <Object>v2_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_1_Clk_A</name>
            <Object>v2_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_1_Rst_A</name>
            <Object>v2_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_0_Addr_A</name>
            <Object>v2_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_0_EN_A</name>
            <Object>v2_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_0_WEN_A</name>
            <Object>v2_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_0_Din_A</name>
            <Object>v2_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_0_Dout_A</name>
            <Object>v2_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_0_Clk_A</name>
            <Object>v2_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_0_Rst_A</name>
            <Object>v2_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_1_Addr_A</name>
            <Object>v2_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_1_EN_A</name>
            <Object>v2_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_1_WEN_A</name>
            <Object>v2_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_1_Din_A</name>
            <Object>v2_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_1_Dout_A</name>
            <Object>v2_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_1_Clk_A</name>
            <Object>v2_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_1_Rst_A</name>
            <Object>v2_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_0_Addr_A</name>
            <Object>v2_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_0_EN_A</name>
            <Object>v2_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_0_WEN_A</name>
            <Object>v2_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_0_Din_A</name>
            <Object>v2_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_0_Dout_A</name>
            <Object>v2_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_0_Clk_A</name>
            <Object>v2_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_0_Rst_A</name>
            <Object>v2_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_1_Addr_A</name>
            <Object>v2_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_1_EN_A</name>
            <Object>v2_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_1_WEN_A</name>
            <Object>v2_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_1_Din_A</name>
            <Object>v2_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_1_Dout_A</name>
            <Object>v2_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_1_Clk_A</name>
            <Object>v2_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_1_Rst_A</name>
            <Object>v2_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_0_Addr_A</name>
            <Object>v2_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_0_EN_A</name>
            <Object>v2_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_0_WEN_A</name>
            <Object>v2_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_0_Din_A</name>
            <Object>v2_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_0_Dout_A</name>
            <Object>v2_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_0_Clk_A</name>
            <Object>v2_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_0_Rst_A</name>
            <Object>v2_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_1_Addr_A</name>
            <Object>v2_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_1_EN_A</name>
            <Object>v2_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_1_WEN_A</name>
            <Object>v2_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_1_Din_A</name>
            <Object>v2_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_1_Dout_A</name>
            <Object>v2_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_1_Clk_A</name>
            <Object>v2_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_1_Rst_A</name>
            <Object>v2_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_0_Addr_A</name>
            <Object>v2_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_0_EN_A</name>
            <Object>v2_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_0_WEN_A</name>
            <Object>v2_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_0_Din_A</name>
            <Object>v2_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_0_Dout_A</name>
            <Object>v2_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_0_Clk_A</name>
            <Object>v2_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_0_Rst_A</name>
            <Object>v2_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_1_Addr_A</name>
            <Object>v2_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_1_EN_A</name>
            <Object>v2_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_1_WEN_A</name>
            <Object>v2_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_1_Din_A</name>
            <Object>v2_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_1_Dout_A</name>
            <Object>v2_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_1_Clk_A</name>
            <Object>v2_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_1_Rst_A</name>
            <Object>v2_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_0_Addr_A</name>
            <Object>v2_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_0_EN_A</name>
            <Object>v2_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_0_WEN_A</name>
            <Object>v2_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_0_Din_A</name>
            <Object>v2_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_0_Dout_A</name>
            <Object>v2_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_0_Clk_A</name>
            <Object>v2_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_0_Rst_A</name>
            <Object>v2_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_1_Addr_A</name>
            <Object>v2_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_1_EN_A</name>
            <Object>v2_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_1_WEN_A</name>
            <Object>v2_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_1_Din_A</name>
            <Object>v2_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_1_Dout_A</name>
            <Object>v2_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_1_Clk_A</name>
            <Object>v2_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_1_Rst_A</name>
            <Object>v2_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Addr_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_EN_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_WEN_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Din_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Dout_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Clk_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Rst_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Addr_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_EN_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_WEN_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Din_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Dout_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Clk_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Rst_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Addr_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_EN_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_WEN_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Din_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Dout_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Clk_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Rst_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Addr_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_EN_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_WEN_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Din_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Dout_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Clk_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Rst_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Addr_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_EN_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_WEN_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Din_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Dout_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Clk_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Rst_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Addr_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_EN_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_WEN_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Din_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Dout_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Clk_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Rst_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Addr_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_EN_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_WEN_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Din_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Dout_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Clk_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Rst_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Addr_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_EN_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_WEN_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Din_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Dout_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Clk_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Rst_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Addr_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_EN_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_WEN_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Din_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Dout_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Clk_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Rst_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Addr_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_EN_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_WEN_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Din_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Dout_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Clk_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Rst_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Addr_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_EN_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_WEN_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Din_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Dout_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Clk_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Rst_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Addr_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_EN_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_WEN_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Din_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Dout_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Clk_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Rst_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Addr_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_EN_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_WEN_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Din_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Dout_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Clk_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Rst_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Addr_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_EN_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_WEN_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Din_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Dout_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Clk_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Rst_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Addr_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_EN_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_WEN_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Din_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Dout_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Clk_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Rst_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Addr_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_EN_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_WEN_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Din_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Dout_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Clk_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Rst_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Addr_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_EN_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_WEN_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Din_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Dout_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Clk_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Rst_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Addr_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_EN_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_WEN_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Din_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Dout_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Clk_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Rst_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Addr_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_EN_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_WEN_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Din_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Dout_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Clk_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Rst_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Addr_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_EN_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_WEN_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Din_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Dout_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Clk_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Rst_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Addr_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_EN_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_WEN_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Din_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Dout_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Clk_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Rst_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Addr_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_EN_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_WEN_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Din_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Dout_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Clk_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Rst_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Addr_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_EN_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_WEN_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Din_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Dout_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Clk_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Rst_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Addr_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_EN_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_WEN_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Din_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Dout_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Clk_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Rst_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Addr_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_EN_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_WEN_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Din_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Dout_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Clk_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Rst_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Addr_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_EN_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_WEN_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Din_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Dout_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Clk_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Rst_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Addr_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_EN_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_WEN_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Din_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Dout_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Clk_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Rst_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Addr_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_EN_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_WEN_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Din_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Dout_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Clk_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Rst_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Addr_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_EN_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_WEN_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Din_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Dout_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Clk_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Rst_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Addr_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_EN_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_WEN_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Din_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Dout_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Clk_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Rst_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Addr_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_EN_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_WEN_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Din_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Dout_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Clk_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Rst_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Addr_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_EN_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_WEN_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Din_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Dout_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Clk_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Rst_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Addr_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_EN_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_WEN_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Din_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Dout_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Clk_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Rst_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Addr_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_EN_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_WEN_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Din_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Dout_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Clk_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Rst_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Addr_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_EN_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_WEN_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Din_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Dout_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Clk_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Rst_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Addr_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_EN_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_WEN_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Din_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Dout_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Clk_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Rst_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Addr_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_EN_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_WEN_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Din_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Dout_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Clk_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Rst_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Addr_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_EN_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_WEN_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Din_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Dout_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Clk_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Rst_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Addr_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_EN_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_WEN_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Din_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Dout_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Clk_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Rst_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Addr_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_EN_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_WEN_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Din_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Dout_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Clk_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Rst_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Addr_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_EN_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_WEN_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Din_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Dout_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Clk_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Rst_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Addr_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_EN_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_WEN_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Din_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Dout_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Clk_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Rst_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Addr_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_EN_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_WEN_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Din_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Dout_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Clk_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Rst_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Addr_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_EN_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_WEN_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Din_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Dout_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Clk_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Rst_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Addr_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_EN_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_WEN_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Din_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Dout_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Clk_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Rst_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Addr_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_EN_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_WEN_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Din_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Dout_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Clk_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Rst_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Addr_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_EN_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_WEN_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Din_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Dout_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Clk_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Rst_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Addr_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_EN_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_WEN_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Din_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Dout_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Clk_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Rst_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Addr_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_EN_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_WEN_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Din_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Dout_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Clk_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Rst_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Addr_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_EN_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_WEN_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Din_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Dout_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Clk_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Rst_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Addr_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_EN_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_WEN_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Din_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Dout_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Clk_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Rst_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Addr_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_EN_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_WEN_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Din_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Dout_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Clk_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Rst_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Addr_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_EN_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_WEN_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Din_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Dout_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Clk_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Rst_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Addr_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_EN_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_WEN_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Din_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Dout_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Clk_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Rst_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Addr_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_EN_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_WEN_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Din_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Dout_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Clk_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Rst_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Addr_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_EN_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_WEN_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Din_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Dout_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Clk_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Rst_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Addr_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_EN_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_WEN_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Din_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Dout_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Clk_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Rst_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Addr_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_EN_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_WEN_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Din_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Dout_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Clk_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Rst_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Addr_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_EN_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_WEN_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Din_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Dout_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Clk_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Rst_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Addr_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_EN_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_WEN_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Din_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Dout_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Clk_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Rst_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Addr_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_EN_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_WEN_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Din_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Dout_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Clk_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Rst_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Addr_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_EN_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_WEN_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Din_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Dout_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Clk_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Rst_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Addr_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_EN_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_WEN_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Din_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Dout_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Clk_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Rst_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Addr_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_EN_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_WEN_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Din_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Dout_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Clk_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Rst_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Addr_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_EN_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_WEN_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Din_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Dout_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Clk_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Rst_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Addr_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_EN_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_WEN_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Din_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Dout_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Clk_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Rst_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Addr_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_EN_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_WEN_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Din_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Dout_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Clk_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Rst_A</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Addr_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_EN_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_WEN_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Din_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Dout_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Clk_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_0_Rst_B</name>
            <Object>v5_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Addr_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_EN_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_WEN_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Din_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Dout_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Clk_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Rst_A</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Addr_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_EN_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_WEN_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Din_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Dout_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Clk_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_1_Rst_B</name>
            <Object>v5_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Addr_A</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_EN_A</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_WEN_A</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Din_A</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Dout_A</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Clk_A</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Rst_A</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Addr_B</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_EN_B</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_WEN_B</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Din_B</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Dout_B</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Clk_B</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_2_Rst_B</name>
            <Object>v5_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Addr_A</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_EN_A</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_WEN_A</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Din_A</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Dout_A</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Clk_A</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Rst_A</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Addr_B</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_EN_B</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_WEN_B</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Din_B</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Dout_B</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Clk_B</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_3_Rst_B</name>
            <Object>v5_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Addr_A</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_EN_A</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_WEN_A</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Din_A</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Dout_A</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Clk_A</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Rst_A</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Addr_B</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_EN_B</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_WEN_B</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Din_B</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Dout_B</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Clk_B</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_4_Rst_B</name>
            <Object>v5_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Addr_A</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_EN_A</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_WEN_A</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Din_A</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Dout_A</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Clk_A</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Rst_A</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Addr_B</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_EN_B</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_WEN_B</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Din_B</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Dout_B</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Clk_B</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_5_Rst_B</name>
            <Object>v5_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Addr_A</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_EN_A</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_WEN_A</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Din_A</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Dout_A</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Clk_A</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Rst_A</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Addr_B</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_EN_B</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_WEN_B</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Din_B</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Dout_B</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Clk_B</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_6_Rst_B</name>
            <Object>v5_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Addr_A</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_EN_A</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_WEN_A</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Din_A</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Dout_A</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Clk_A</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Rst_A</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Addr_B</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_EN_B</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_WEN_B</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Din_B</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Dout_B</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Clk_B</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_7_Rst_B</name>
            <Object>v5_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Addr_A</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_EN_A</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_WEN_A</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Din_A</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Dout_A</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Clk_A</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Rst_A</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Addr_B</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_EN_B</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_WEN_B</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Din_B</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Dout_B</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Clk_B</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_8_Rst_B</name>
            <Object>v5_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Addr_A</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_EN_A</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_WEN_A</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Din_A</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Dout_A</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Clk_A</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Rst_A</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Addr_B</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_EN_B</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_WEN_B</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Din_B</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Dout_B</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Clk_B</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_0_9_Rst_B</name>
            <Object>v5_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Addr_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_EN_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_WEN_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Din_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Dout_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Clk_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Rst_A</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Addr_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_EN_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_WEN_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Din_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Dout_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Clk_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_0_Rst_B</name>
            <Object>v5_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Addr_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_EN_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_WEN_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Din_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Dout_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Clk_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Rst_A</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Addr_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_EN_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_WEN_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Din_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Dout_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Clk_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_1_Rst_B</name>
            <Object>v5_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Addr_A</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_EN_A</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_WEN_A</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Din_A</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Dout_A</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Clk_A</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Rst_A</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Addr_B</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_EN_B</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_WEN_B</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Din_B</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Dout_B</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Clk_B</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_2_Rst_B</name>
            <Object>v5_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Addr_A</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_EN_A</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_WEN_A</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Din_A</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Dout_A</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Clk_A</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Rst_A</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Addr_B</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_EN_B</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_WEN_B</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Din_B</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Dout_B</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Clk_B</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_3_Rst_B</name>
            <Object>v5_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Addr_A</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_EN_A</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_WEN_A</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Din_A</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Dout_A</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Clk_A</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Rst_A</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Addr_B</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_EN_B</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_WEN_B</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Din_B</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Dout_B</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Clk_B</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_4_Rst_B</name>
            <Object>v5_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Addr_A</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_EN_A</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_WEN_A</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Din_A</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Dout_A</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Clk_A</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Rst_A</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Addr_B</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_EN_B</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_WEN_B</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Din_B</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Dout_B</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Clk_B</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_5_Rst_B</name>
            <Object>v5_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Addr_A</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_EN_A</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_WEN_A</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Din_A</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Dout_A</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Clk_A</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Rst_A</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Addr_B</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_EN_B</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_WEN_B</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Din_B</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Dout_B</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Clk_B</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_6_Rst_B</name>
            <Object>v5_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Addr_A</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_EN_A</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_WEN_A</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Din_A</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Dout_A</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Clk_A</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Rst_A</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Addr_B</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_EN_B</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_WEN_B</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Din_B</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Dout_B</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Clk_B</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_7_Rst_B</name>
            <Object>v5_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Addr_A</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_EN_A</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_WEN_A</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Din_A</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Dout_A</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Clk_A</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Rst_A</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Addr_B</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_EN_B</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_WEN_B</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Din_B</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Dout_B</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Clk_B</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_8_Rst_B</name>
            <Object>v5_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Addr_A</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_EN_A</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_WEN_A</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Din_A</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Dout_A</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Clk_A</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Rst_A</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Addr_B</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_EN_B</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_WEN_B</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Din_B</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Dout_B</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Clk_B</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_1_9_Rst_B</name>
            <Object>v5_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Addr_A</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_EN_A</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_WEN_A</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Din_A</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Dout_A</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Clk_A</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Rst_A</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Addr_B</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_EN_B</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_WEN_B</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Din_B</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Dout_B</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Clk_B</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_0_Rst_B</name>
            <Object>v5_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Addr_A</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_EN_A</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_WEN_A</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Din_A</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Dout_A</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Clk_A</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Rst_A</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Addr_B</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_EN_B</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_WEN_B</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Din_B</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Dout_B</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Clk_B</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_1_Rst_B</name>
            <Object>v5_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Addr_A</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_EN_A</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_WEN_A</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Din_A</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Dout_A</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Clk_A</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Rst_A</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Addr_B</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_EN_B</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_WEN_B</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Din_B</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Dout_B</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Clk_B</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_2_Rst_B</name>
            <Object>v5_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Addr_A</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_EN_A</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_WEN_A</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Din_A</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Dout_A</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Clk_A</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Rst_A</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Addr_B</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_EN_B</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_WEN_B</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Din_B</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Dout_B</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Clk_B</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_3_Rst_B</name>
            <Object>v5_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Addr_A</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_EN_A</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_WEN_A</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Din_A</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Dout_A</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Clk_A</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Rst_A</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Addr_B</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_EN_B</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_WEN_B</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Din_B</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Dout_B</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Clk_B</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_4_Rst_B</name>
            <Object>v5_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Addr_A</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_EN_A</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_WEN_A</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Din_A</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Dout_A</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Clk_A</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Rst_A</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Addr_B</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_EN_B</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_WEN_B</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Din_B</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Dout_B</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Clk_B</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_5_Rst_B</name>
            <Object>v5_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Addr_A</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_EN_A</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_WEN_A</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Din_A</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Dout_A</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Clk_A</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Rst_A</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Addr_B</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_EN_B</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_WEN_B</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Din_B</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Dout_B</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Clk_B</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_6_Rst_B</name>
            <Object>v5_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Addr_A</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_EN_A</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_WEN_A</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Din_A</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Dout_A</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Clk_A</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Rst_A</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Addr_B</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_EN_B</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_WEN_B</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Din_B</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Dout_B</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Clk_B</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_7_Rst_B</name>
            <Object>v5_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Addr_A</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_EN_A</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_WEN_A</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Din_A</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Dout_A</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Clk_A</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Rst_A</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Addr_B</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_EN_B</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_WEN_B</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Din_B</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Dout_B</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Clk_B</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_8_Rst_B</name>
            <Object>v5_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Addr_A</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_EN_A</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_WEN_A</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Din_A</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Dout_A</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Clk_A</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Rst_A</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Addr_B</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_EN_B</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_WEN_B</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Din_B</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Dout_B</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Clk_B</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_2_9_Rst_B</name>
            <Object>v5_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Addr_A</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_EN_A</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_WEN_A</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Din_A</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Dout_A</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Clk_A</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Rst_A</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Addr_B</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_EN_B</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_WEN_B</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Din_B</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Dout_B</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Clk_B</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_0_Rst_B</name>
            <Object>v5_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Addr_A</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_EN_A</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_WEN_A</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Din_A</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Dout_A</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Clk_A</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Rst_A</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Addr_B</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_EN_B</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_WEN_B</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Din_B</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Dout_B</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Clk_B</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_1_Rst_B</name>
            <Object>v5_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Addr_A</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_EN_A</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_WEN_A</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Din_A</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Dout_A</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Clk_A</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Rst_A</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Addr_B</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_EN_B</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_WEN_B</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Din_B</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Dout_B</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Clk_B</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_2_Rst_B</name>
            <Object>v5_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Addr_A</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_EN_A</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_WEN_A</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Din_A</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Dout_A</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Clk_A</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Rst_A</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Addr_B</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_EN_B</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_WEN_B</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Din_B</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Dout_B</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Clk_B</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_3_Rst_B</name>
            <Object>v5_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Addr_A</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_EN_A</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_WEN_A</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Din_A</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Dout_A</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Clk_A</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Rst_A</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Addr_B</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_EN_B</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_WEN_B</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Din_B</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Dout_B</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Clk_B</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_4_Rst_B</name>
            <Object>v5_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Addr_A</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_EN_A</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_WEN_A</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Din_A</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Dout_A</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Clk_A</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Rst_A</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Addr_B</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_EN_B</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_WEN_B</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Din_B</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Dout_B</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Clk_B</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_5_Rst_B</name>
            <Object>v5_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Addr_A</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_EN_A</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_WEN_A</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Din_A</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Dout_A</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Clk_A</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Rst_A</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Addr_B</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_EN_B</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_WEN_B</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Din_B</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Dout_B</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Clk_B</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_6_Rst_B</name>
            <Object>v5_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Addr_A</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_EN_A</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_WEN_A</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Din_A</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Dout_A</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Clk_A</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Rst_A</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Addr_B</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_EN_B</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_WEN_B</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Din_B</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Dout_B</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Clk_B</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_7_Rst_B</name>
            <Object>v5_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Addr_A</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_EN_A</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_WEN_A</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Din_A</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Dout_A</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Clk_A</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Rst_A</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Addr_B</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_EN_B</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_WEN_B</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Din_B</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Dout_B</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Clk_B</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_8_Rst_B</name>
            <Object>v5_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Addr_A</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_EN_A</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_WEN_A</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Din_A</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Dout_A</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Clk_A</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Rst_A</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Addr_B</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_EN_B</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_WEN_B</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Din_B</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Dout_B</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Clk_B</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_3_9_Rst_B</name>
            <Object>v5_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Addr_A</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_EN_A</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_WEN_A</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Din_A</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Dout_A</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Clk_A</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Rst_A</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Addr_B</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_EN_B</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_WEN_B</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Din_B</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Dout_B</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Clk_B</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_0_Rst_B</name>
            <Object>v5_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Addr_A</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_EN_A</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_WEN_A</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Din_A</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Dout_A</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Clk_A</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Rst_A</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Addr_B</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_EN_B</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_WEN_B</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Din_B</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Dout_B</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Clk_B</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_1_Rst_B</name>
            <Object>v5_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Addr_A</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_EN_A</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_WEN_A</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Din_A</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Dout_A</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Clk_A</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Rst_A</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Addr_B</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_EN_B</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_WEN_B</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Din_B</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Dout_B</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Clk_B</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_2_Rst_B</name>
            <Object>v5_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Addr_A</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_EN_A</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_WEN_A</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Din_A</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Dout_A</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Clk_A</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Rst_A</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Addr_B</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_EN_B</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_WEN_B</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Din_B</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Dout_B</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Clk_B</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_3_Rst_B</name>
            <Object>v5_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Addr_A</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_EN_A</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_WEN_A</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Din_A</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Dout_A</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Clk_A</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Rst_A</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Addr_B</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_EN_B</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_WEN_B</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Din_B</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Dout_B</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Clk_B</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_4_Rst_B</name>
            <Object>v5_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Addr_A</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_EN_A</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_WEN_A</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Din_A</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Dout_A</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Clk_A</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Rst_A</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Addr_B</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_EN_B</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_WEN_B</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Din_B</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Dout_B</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Clk_B</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_5_Rst_B</name>
            <Object>v5_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Addr_A</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_EN_A</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_WEN_A</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Din_A</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Dout_A</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Clk_A</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Rst_A</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Addr_B</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_EN_B</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_WEN_B</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Din_B</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Dout_B</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Clk_B</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_6_Rst_B</name>
            <Object>v5_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Addr_A</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_EN_A</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_WEN_A</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Din_A</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Dout_A</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Clk_A</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Rst_A</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Addr_B</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_EN_B</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_WEN_B</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Din_B</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Dout_B</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Clk_B</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_7_Rst_B</name>
            <Object>v5_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Addr_A</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_EN_A</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_WEN_A</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Din_A</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Dout_A</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Clk_A</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Rst_A</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Addr_B</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_EN_B</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_WEN_B</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Din_B</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Dout_B</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Clk_B</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_8_Rst_B</name>
            <Object>v5_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Addr_A</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_EN_A</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_WEN_A</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Din_A</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Dout_A</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Clk_A</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Rst_A</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Addr_B</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_EN_B</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_WEN_B</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Din_B</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Dout_B</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Clk_B</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_4_9_Rst_B</name>
            <Object>v5_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Addr_A</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_EN_A</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_WEN_A</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Din_A</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Dout_A</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Clk_A</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Rst_A</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Addr_B</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_EN_B</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_WEN_B</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Din_B</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Dout_B</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Clk_B</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_0_Rst_B</name>
            <Object>v5_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Addr_A</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_EN_A</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_WEN_A</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Din_A</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Dout_A</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Clk_A</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Rst_A</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Addr_B</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_EN_B</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_WEN_B</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Din_B</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Dout_B</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Clk_B</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_1_Rst_B</name>
            <Object>v5_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Addr_A</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_EN_A</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_WEN_A</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Din_A</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Dout_A</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Clk_A</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Rst_A</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Addr_B</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_EN_B</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_WEN_B</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Din_B</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Dout_B</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Clk_B</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_2_Rst_B</name>
            <Object>v5_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Addr_A</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_EN_A</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_WEN_A</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Din_A</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Dout_A</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Clk_A</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Rst_A</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Addr_B</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_EN_B</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_WEN_B</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Din_B</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Dout_B</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Clk_B</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_3_Rst_B</name>
            <Object>v5_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Addr_A</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_EN_A</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_WEN_A</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Din_A</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Dout_A</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Clk_A</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Rst_A</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Addr_B</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_EN_B</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_WEN_B</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Din_B</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Dout_B</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Clk_B</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_4_Rst_B</name>
            <Object>v5_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Addr_A</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_EN_A</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_WEN_A</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Din_A</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Dout_A</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Clk_A</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Rst_A</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Addr_B</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_EN_B</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_WEN_B</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Din_B</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Dout_B</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Clk_B</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_5_Rst_B</name>
            <Object>v5_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Addr_A</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_EN_A</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_WEN_A</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Din_A</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Dout_A</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Clk_A</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Rst_A</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Addr_B</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_EN_B</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_WEN_B</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Din_B</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Dout_B</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Clk_B</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_6_Rst_B</name>
            <Object>v5_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Addr_A</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_EN_A</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_WEN_A</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Din_A</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Dout_A</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Clk_A</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Rst_A</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Addr_B</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_EN_B</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_WEN_B</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Din_B</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Dout_B</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Clk_B</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_7_Rst_B</name>
            <Object>v5_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Addr_A</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_EN_A</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_WEN_A</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Din_A</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Dout_A</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Clk_A</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Rst_A</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Addr_B</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_EN_B</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_WEN_B</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Din_B</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Dout_B</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Clk_B</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_8_Rst_B</name>
            <Object>v5_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Addr_A</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_EN_A</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_WEN_A</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Din_A</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Dout_A</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Clk_A</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Rst_A</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Addr_B</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_EN_B</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_WEN_B</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Din_B</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Dout_B</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Clk_B</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_5_9_Rst_B</name>
            <Object>v5_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Addr_A</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_EN_A</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_WEN_A</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Din_A</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Dout_A</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Clk_A</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Rst_A</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Addr_B</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_EN_B</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_WEN_B</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Din_B</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Dout_B</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Clk_B</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_0_Rst_B</name>
            <Object>v5_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Addr_A</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_EN_A</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_WEN_A</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Din_A</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Dout_A</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Clk_A</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Rst_A</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Addr_B</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_EN_B</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_WEN_B</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Din_B</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Dout_B</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Clk_B</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_1_Rst_B</name>
            <Object>v5_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Addr_A</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_EN_A</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_WEN_A</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Din_A</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Dout_A</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Clk_A</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Rst_A</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Addr_B</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_EN_B</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_WEN_B</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Din_B</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Dout_B</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Clk_B</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_2_Rst_B</name>
            <Object>v5_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Addr_A</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_EN_A</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_WEN_A</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Din_A</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Dout_A</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Clk_A</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Rst_A</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Addr_B</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_EN_B</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_WEN_B</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Din_B</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Dout_B</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Clk_B</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_3_Rst_B</name>
            <Object>v5_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Addr_A</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_EN_A</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_WEN_A</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Din_A</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Dout_A</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Clk_A</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Rst_A</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Addr_B</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_EN_B</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_WEN_B</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Din_B</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Dout_B</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Clk_B</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_4_Rst_B</name>
            <Object>v5_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Addr_A</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_EN_A</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_WEN_A</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Din_A</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Dout_A</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Clk_A</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Rst_A</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Addr_B</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_EN_B</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_WEN_B</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Din_B</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Dout_B</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Clk_B</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_5_Rst_B</name>
            <Object>v5_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Addr_A</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_EN_A</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_WEN_A</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Din_A</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Dout_A</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Clk_A</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Rst_A</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Addr_B</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_EN_B</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_WEN_B</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Din_B</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Dout_B</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Clk_B</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_6_Rst_B</name>
            <Object>v5_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Addr_A</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_EN_A</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_WEN_A</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Din_A</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Dout_A</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Clk_A</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Rst_A</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Addr_B</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_EN_B</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_WEN_B</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Din_B</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Dout_B</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Clk_B</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_7_Rst_B</name>
            <Object>v5_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Addr_A</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_EN_A</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_WEN_A</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Din_A</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Dout_A</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Clk_A</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Rst_A</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Addr_B</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_EN_B</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_WEN_B</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Din_B</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Dout_B</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Clk_B</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_8_Rst_B</name>
            <Object>v5_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Addr_A</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_EN_A</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_WEN_A</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Din_A</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Dout_A</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Clk_A</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Rst_A</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Addr_B</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_EN_B</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_WEN_B</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Din_B</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Dout_B</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Clk_B</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_6_9_Rst_B</name>
            <Object>v5_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Addr_A</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_EN_A</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_WEN_A</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Din_A</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Dout_A</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Clk_A</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Rst_A</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Addr_B</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_EN_B</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_WEN_B</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Din_B</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Dout_B</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Clk_B</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_0_Rst_B</name>
            <Object>v5_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Addr_A</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_EN_A</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_WEN_A</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Din_A</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Dout_A</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Clk_A</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Rst_A</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Addr_B</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_EN_B</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_WEN_B</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Din_B</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Dout_B</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Clk_B</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_1_Rst_B</name>
            <Object>v5_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Addr_A</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_EN_A</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_WEN_A</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Din_A</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Dout_A</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Clk_A</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Rst_A</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Addr_B</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_EN_B</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_WEN_B</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Din_B</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Dout_B</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Clk_B</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_2_Rst_B</name>
            <Object>v5_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Addr_A</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_EN_A</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_WEN_A</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Din_A</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Dout_A</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Clk_A</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Rst_A</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Addr_B</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_EN_B</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_WEN_B</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Din_B</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Dout_B</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Clk_B</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_3_Rst_B</name>
            <Object>v5_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Addr_A</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_EN_A</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_WEN_A</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Din_A</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Dout_A</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Clk_A</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Rst_A</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Addr_B</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_EN_B</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_WEN_B</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Din_B</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Dout_B</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Clk_B</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_4_Rst_B</name>
            <Object>v5_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Addr_A</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_EN_A</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_WEN_A</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Din_A</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Dout_A</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Clk_A</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Rst_A</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Addr_B</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_EN_B</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_WEN_B</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Din_B</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Dout_B</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Clk_B</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_5_Rst_B</name>
            <Object>v5_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Addr_A</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_EN_A</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_WEN_A</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Din_A</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Dout_A</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Clk_A</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Rst_A</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Addr_B</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_EN_B</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_WEN_B</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Din_B</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Dout_B</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Clk_B</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_6_Rst_B</name>
            <Object>v5_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Addr_A</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_EN_A</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_WEN_A</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Din_A</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Dout_A</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Clk_A</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Rst_A</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Addr_B</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_EN_B</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_WEN_B</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Din_B</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Dout_B</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Clk_B</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_7_Rst_B</name>
            <Object>v5_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Addr_A</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_EN_A</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_WEN_A</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Din_A</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Dout_A</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Clk_A</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Rst_A</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Addr_B</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_EN_B</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_WEN_B</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Din_B</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Dout_B</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Clk_B</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_8_Rst_B</name>
            <Object>v5_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Addr_A</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_EN_A</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_WEN_A</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Din_A</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Dout_A</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Clk_A</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Rst_A</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Addr_B</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_EN_B</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_WEN_B</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Din_B</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Dout_B</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Clk_B</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_7_9_Rst_B</name>
            <Object>v5_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Addr_A</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_EN_A</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_WEN_A</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Din_A</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Dout_A</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Clk_A</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Rst_A</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Addr_B</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_EN_B</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_WEN_B</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Din_B</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Dout_B</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Clk_B</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_0_Rst_B</name>
            <Object>v5_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Addr_A</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_EN_A</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_WEN_A</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Din_A</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Dout_A</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Clk_A</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Rst_A</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Addr_B</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_EN_B</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_WEN_B</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Din_B</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Dout_B</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Clk_B</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_1_Rst_B</name>
            <Object>v5_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Addr_A</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_EN_A</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_WEN_A</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Din_A</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Dout_A</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Clk_A</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Rst_A</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Addr_B</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_EN_B</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_WEN_B</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Din_B</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Dout_B</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Clk_B</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_2_Rst_B</name>
            <Object>v5_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Addr_A</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_EN_A</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_WEN_A</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Din_A</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Dout_A</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Clk_A</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Rst_A</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Addr_B</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_EN_B</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_WEN_B</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Din_B</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Dout_B</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Clk_B</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_3_Rst_B</name>
            <Object>v5_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Addr_A</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_EN_A</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_WEN_A</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Din_A</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Dout_A</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Clk_A</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Rst_A</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Addr_B</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_EN_B</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_WEN_B</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Din_B</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Dout_B</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Clk_B</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_4_Rst_B</name>
            <Object>v5_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Addr_A</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_EN_A</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_WEN_A</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Din_A</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Dout_A</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Clk_A</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Rst_A</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Addr_B</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_EN_B</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_WEN_B</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Din_B</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Dout_B</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Clk_B</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_5_Rst_B</name>
            <Object>v5_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Addr_A</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_EN_A</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_WEN_A</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Din_A</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Dout_A</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Clk_A</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Rst_A</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Addr_B</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_EN_B</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_WEN_B</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Din_B</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Dout_B</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Clk_B</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_6_Rst_B</name>
            <Object>v5_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Addr_A</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_EN_A</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_WEN_A</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Din_A</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Dout_A</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Clk_A</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Rst_A</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Addr_B</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_EN_B</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_WEN_B</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Din_B</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Dout_B</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Clk_B</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_7_Rst_B</name>
            <Object>v5_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Addr_A</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_EN_A</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_WEN_A</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Din_A</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Dout_A</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Clk_A</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Rst_A</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Addr_B</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_EN_B</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_WEN_B</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Din_B</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Dout_B</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Clk_B</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_8_Rst_B</name>
            <Object>v5_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Addr_A</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_EN_A</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_WEN_A</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Din_A</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Dout_A</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Clk_A</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Rst_A</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Addr_B</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_EN_B</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_WEN_B</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Din_B</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Dout_B</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Clk_B</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_8_9_Rst_B</name>
            <Object>v5_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Addr_A</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_EN_A</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_WEN_A</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Din_A</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Dout_A</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Clk_A</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Rst_A</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Addr_B</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_EN_B</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_WEN_B</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Din_B</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Dout_B</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Clk_B</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_0_Rst_B</name>
            <Object>v5_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Addr_A</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_EN_A</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_WEN_A</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Din_A</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Dout_A</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Clk_A</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Rst_A</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Addr_B</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_EN_B</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_WEN_B</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Din_B</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Dout_B</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Clk_B</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_1_Rst_B</name>
            <Object>v5_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Addr_A</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_EN_A</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_WEN_A</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Din_A</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Dout_A</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Clk_A</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Rst_A</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Addr_B</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_EN_B</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_WEN_B</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Din_B</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Dout_B</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Clk_B</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_2_Rst_B</name>
            <Object>v5_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Addr_A</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_EN_A</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_WEN_A</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Din_A</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Dout_A</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Clk_A</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Rst_A</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Addr_B</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_EN_B</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_WEN_B</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Din_B</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Dout_B</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Clk_B</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_3_Rst_B</name>
            <Object>v5_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Addr_A</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_EN_A</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_WEN_A</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Din_A</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Dout_A</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Clk_A</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Rst_A</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Addr_B</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_EN_B</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_WEN_B</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Din_B</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Dout_B</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Clk_B</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_4_Rst_B</name>
            <Object>v5_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Addr_A</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_EN_A</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_WEN_A</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Din_A</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Dout_A</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Clk_A</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Rst_A</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Addr_B</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_EN_B</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_WEN_B</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Din_B</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Dout_B</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Clk_B</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_5_Rst_B</name>
            <Object>v5_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Addr_A</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_EN_A</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_WEN_A</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Din_A</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Dout_A</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Clk_A</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Rst_A</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Addr_B</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_EN_B</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_WEN_B</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Din_B</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Dout_B</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Clk_B</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_6_Rst_B</name>
            <Object>v5_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Addr_A</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_EN_A</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_WEN_A</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Din_A</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Dout_A</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Clk_A</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Rst_A</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Addr_B</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_EN_B</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_WEN_B</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Din_B</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Dout_B</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Clk_B</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_7_Rst_B</name>
            <Object>v5_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Addr_A</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_EN_A</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_WEN_A</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Din_A</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Dout_A</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Clk_A</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Rst_A</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Addr_B</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_EN_B</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_WEN_B</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Din_B</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Dout_B</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Clk_B</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_8_Rst_B</name>
            <Object>v5_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Addr_A</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_EN_A</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_WEN_A</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Din_A</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Dout_A</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Clk_A</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Rst_A</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Addr_B</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_EN_B</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_WEN_B</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Din_B</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Dout_B</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Clk_B</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_9_9_Rst_B</name>
            <Object>v5_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Addr_A</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_EN_A</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_WEN_A</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Din_A</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Dout_A</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Clk_A</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Rst_A</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Addr_B</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_EN_B</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_WEN_B</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Din_B</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Dout_B</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Clk_B</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_0_Rst_B</name>
            <Object>v5_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Addr_A</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_EN_A</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_WEN_A</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Din_A</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Dout_A</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Clk_A</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Rst_A</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Addr_B</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_EN_B</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_WEN_B</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Din_B</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Dout_B</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Clk_B</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_1_Rst_B</name>
            <Object>v5_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Addr_A</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_EN_A</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_WEN_A</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Din_A</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Dout_A</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Clk_A</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Rst_A</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Addr_B</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_EN_B</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_WEN_B</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Din_B</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Dout_B</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Clk_B</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_2_Rst_B</name>
            <Object>v5_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Addr_A</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_EN_A</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_WEN_A</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Din_A</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Dout_A</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Clk_A</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Rst_A</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Addr_B</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_EN_B</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_WEN_B</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Din_B</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Dout_B</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Clk_B</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_3_Rst_B</name>
            <Object>v5_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Addr_A</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_EN_A</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_WEN_A</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Din_A</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Dout_A</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Clk_A</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Rst_A</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Addr_B</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_EN_B</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_WEN_B</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Din_B</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Dout_B</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Clk_B</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_4_Rst_B</name>
            <Object>v5_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Addr_A</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_EN_A</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_WEN_A</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Din_A</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Dout_A</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Clk_A</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Rst_A</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Addr_B</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_EN_B</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_WEN_B</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Din_B</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Dout_B</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Clk_B</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_5_Rst_B</name>
            <Object>v5_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Addr_A</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_EN_A</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_WEN_A</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Din_A</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Dout_A</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Clk_A</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Rst_A</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Addr_B</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_EN_B</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_WEN_B</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Din_B</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Dout_B</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Clk_B</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_6_Rst_B</name>
            <Object>v5_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Addr_A</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_EN_A</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_WEN_A</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Din_A</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Dout_A</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Clk_A</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Rst_A</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Addr_B</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_EN_B</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_WEN_B</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Din_B</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Dout_B</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Clk_B</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_7_Rst_B</name>
            <Object>v5_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Addr_A</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_EN_A</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_WEN_A</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Din_A</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Dout_A</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Clk_A</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Rst_A</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Addr_B</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_EN_B</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_WEN_B</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Din_B</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Dout_B</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Clk_B</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_8_Rst_B</name>
            <Object>v5_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Addr_A</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_EN_A</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_WEN_A</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Din_A</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Dout_A</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Clk_A</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Rst_A</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Addr_B</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_EN_B</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_WEN_B</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Din_B</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Dout_B</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Clk_B</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_10_9_Rst_B</name>
            <Object>v5_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Addr_A</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_EN_A</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_WEN_A</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Din_A</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Dout_A</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Clk_A</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Rst_A</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Addr_B</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_EN_B</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_WEN_B</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Din_B</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Dout_B</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Clk_B</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_0_Rst_B</name>
            <Object>v5_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Addr_A</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_EN_A</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_WEN_A</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Din_A</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Dout_A</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Clk_A</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Rst_A</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Addr_B</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_EN_B</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_WEN_B</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Din_B</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Dout_B</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Clk_B</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_1_Rst_B</name>
            <Object>v5_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Addr_A</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_EN_A</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_WEN_A</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Din_A</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Dout_A</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Clk_A</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Rst_A</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Addr_B</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_EN_B</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_WEN_B</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Din_B</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Dout_B</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Clk_B</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_2_Rst_B</name>
            <Object>v5_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Addr_A</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_EN_A</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_WEN_A</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Din_A</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Dout_A</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Clk_A</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Rst_A</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Addr_B</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_EN_B</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_WEN_B</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Din_B</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Dout_B</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Clk_B</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_3_Rst_B</name>
            <Object>v5_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Addr_A</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_EN_A</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_WEN_A</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Din_A</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Dout_A</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Clk_A</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Rst_A</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Addr_B</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_EN_B</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_WEN_B</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Din_B</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Dout_B</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Clk_B</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_4_Rst_B</name>
            <Object>v5_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Addr_A</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_EN_A</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_WEN_A</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Din_A</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Dout_A</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Clk_A</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Rst_A</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Addr_B</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_EN_B</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_WEN_B</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Din_B</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Dout_B</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Clk_B</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_5_Rst_B</name>
            <Object>v5_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Addr_A</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_EN_A</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_WEN_A</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Din_A</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Dout_A</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Clk_A</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Rst_A</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Addr_B</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_EN_B</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_WEN_B</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Din_B</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Dout_B</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Clk_B</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_6_Rst_B</name>
            <Object>v5_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Addr_A</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_EN_A</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_WEN_A</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Din_A</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Dout_A</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Clk_A</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Rst_A</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Addr_B</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_EN_B</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_WEN_B</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Din_B</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Dout_B</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Clk_B</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_7_Rst_B</name>
            <Object>v5_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Addr_A</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_EN_A</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_WEN_A</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Din_A</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Dout_A</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Clk_A</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Rst_A</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Addr_B</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_EN_B</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_WEN_B</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Din_B</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Dout_B</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Clk_B</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_8_Rst_B</name>
            <Object>v5_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Addr_A</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_EN_A</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_WEN_A</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Din_A</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Dout_A</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Clk_A</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Rst_A</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Addr_B</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_EN_B</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_WEN_B</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Din_B</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Dout_B</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Clk_B</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_11_9_Rst_B</name>
            <Object>v5_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Addr_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_EN_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_WEN_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Din_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Dout_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Clk_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Rst_A</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Addr_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_EN_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_WEN_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Din_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Dout_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Clk_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_0_Rst_B</name>
            <Object>v6_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Addr_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_EN_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_WEN_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Din_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Dout_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Clk_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Rst_A</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Addr_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_EN_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_WEN_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Din_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Dout_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Clk_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_1_Rst_B</name>
            <Object>v6_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Addr_A</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_EN_A</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_WEN_A</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Din_A</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Dout_A</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Clk_A</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Rst_A</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Addr_B</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_EN_B</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_WEN_B</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Din_B</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Dout_B</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Clk_B</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_2_Rst_B</name>
            <Object>v6_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Addr_A</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_EN_A</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_WEN_A</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Din_A</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Dout_A</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Clk_A</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Rst_A</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Addr_B</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_EN_B</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_WEN_B</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Din_B</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Dout_B</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Clk_B</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_3_Rst_B</name>
            <Object>v6_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Addr_A</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_EN_A</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_WEN_A</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Din_A</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Dout_A</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Clk_A</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Rst_A</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Addr_B</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_EN_B</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_WEN_B</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Din_B</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Dout_B</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Clk_B</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_4_Rst_B</name>
            <Object>v6_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Addr_A</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_EN_A</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_WEN_A</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Din_A</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Dout_A</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Clk_A</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Rst_A</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Addr_B</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_EN_B</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_WEN_B</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Din_B</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Dout_B</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Clk_B</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_5_Rst_B</name>
            <Object>v6_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Addr_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_EN_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_WEN_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Din_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Dout_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Clk_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Rst_A</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Addr_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_EN_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_WEN_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Din_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Dout_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Clk_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_0_Rst_B</name>
            <Object>v6_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Addr_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_EN_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_WEN_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Din_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Dout_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Clk_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Rst_A</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Addr_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_EN_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_WEN_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Din_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Dout_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Clk_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_1_Rst_B</name>
            <Object>v6_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Addr_A</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_EN_A</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_WEN_A</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Din_A</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Dout_A</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Clk_A</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Rst_A</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Addr_B</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_EN_B</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_WEN_B</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Din_B</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Dout_B</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Clk_B</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_2_Rst_B</name>
            <Object>v6_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Addr_A</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_EN_A</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_WEN_A</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Din_A</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Dout_A</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Clk_A</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Rst_A</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Addr_B</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_EN_B</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_WEN_B</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Din_B</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Dout_B</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Clk_B</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_3_Rst_B</name>
            <Object>v6_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Addr_A</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_EN_A</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_WEN_A</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Din_A</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Dout_A</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Clk_A</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Rst_A</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Addr_B</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_EN_B</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_WEN_B</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Din_B</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Dout_B</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Clk_B</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_4_Rst_B</name>
            <Object>v6_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Addr_A</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_EN_A</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_WEN_A</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Din_A</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Dout_A</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Clk_A</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Rst_A</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Addr_B</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_EN_B</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_WEN_B</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Din_B</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Dout_B</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Clk_B</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_5_Rst_B</name>
            <Object>v6_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Addr_A</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_EN_A</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_WEN_A</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Din_A</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Dout_A</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Clk_A</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Rst_A</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Addr_B</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_EN_B</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_WEN_B</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Din_B</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Dout_B</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Clk_B</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_0_Rst_B</name>
            <Object>v6_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Addr_A</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_EN_A</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_WEN_A</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Din_A</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Dout_A</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Clk_A</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Rst_A</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Addr_B</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_EN_B</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_WEN_B</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Din_B</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Dout_B</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Clk_B</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_1_Rst_B</name>
            <Object>v6_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Addr_A</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_EN_A</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_WEN_A</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Din_A</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Dout_A</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Clk_A</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Rst_A</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Addr_B</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_EN_B</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_WEN_B</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Din_B</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Dout_B</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Clk_B</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_2_Rst_B</name>
            <Object>v6_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Addr_A</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_EN_A</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_WEN_A</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Din_A</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Dout_A</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Clk_A</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Rst_A</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Addr_B</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_EN_B</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_WEN_B</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Din_B</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Dout_B</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Clk_B</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_3_Rst_B</name>
            <Object>v6_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Addr_A</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_EN_A</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_WEN_A</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Din_A</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Dout_A</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Clk_A</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Rst_A</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Addr_B</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_EN_B</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_WEN_B</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Din_B</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Dout_B</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Clk_B</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_4_Rst_B</name>
            <Object>v6_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Addr_A</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_EN_A</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_WEN_A</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Din_A</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Dout_A</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Clk_A</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Rst_A</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Addr_B</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_EN_B</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_WEN_B</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Din_B</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Dout_B</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Clk_B</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_5_Rst_B</name>
            <Object>v6_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Addr_A</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_EN_A</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_WEN_A</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Din_A</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Dout_A</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Clk_A</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Rst_A</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Addr_B</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_EN_B</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_WEN_B</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Din_B</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Dout_B</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Clk_B</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_0_Rst_B</name>
            <Object>v6_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Addr_A</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_EN_A</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_WEN_A</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Din_A</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Dout_A</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Clk_A</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Rst_A</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Addr_B</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_EN_B</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_WEN_B</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Din_B</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Dout_B</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Clk_B</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_1_Rst_B</name>
            <Object>v6_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Addr_A</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_EN_A</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_WEN_A</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Din_A</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Dout_A</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Clk_A</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Rst_A</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Addr_B</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_EN_B</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_WEN_B</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Din_B</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Dout_B</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Clk_B</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_2_Rst_B</name>
            <Object>v6_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Addr_A</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_EN_A</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_WEN_A</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Din_A</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Dout_A</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Clk_A</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Rst_A</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Addr_B</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_EN_B</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_WEN_B</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Din_B</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Dout_B</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Clk_B</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_3_Rst_B</name>
            <Object>v6_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Addr_A</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_EN_A</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_WEN_A</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Din_A</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Dout_A</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Clk_A</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Rst_A</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Addr_B</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_EN_B</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_WEN_B</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Din_B</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Dout_B</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Clk_B</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_4_Rst_B</name>
            <Object>v6_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Addr_A</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_EN_A</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_WEN_A</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Din_A</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Dout_A</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Clk_A</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Rst_A</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Addr_B</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_EN_B</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_WEN_B</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Din_B</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Dout_B</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Clk_B</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_5_Rst_B</name>
            <Object>v6_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Addr_A</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_EN_A</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_WEN_A</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Din_A</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Dout_A</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Clk_A</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Rst_A</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Addr_B</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_EN_B</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_WEN_B</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Din_B</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Dout_B</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Clk_B</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_0_Rst_B</name>
            <Object>v6_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Addr_A</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_EN_A</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_WEN_A</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Din_A</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Dout_A</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Clk_A</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Rst_A</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Addr_B</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_EN_B</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_WEN_B</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Din_B</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Dout_B</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Clk_B</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_1_Rst_B</name>
            <Object>v6_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Addr_A</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_EN_A</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_WEN_A</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Din_A</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Dout_A</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Clk_A</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Rst_A</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Addr_B</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_EN_B</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_WEN_B</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Din_B</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Dout_B</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Clk_B</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_2_Rst_B</name>
            <Object>v6_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Addr_A</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_EN_A</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_WEN_A</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Din_A</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Dout_A</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Clk_A</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Rst_A</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Addr_B</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_EN_B</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_WEN_B</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Din_B</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Dout_B</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Clk_B</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_3_Rst_B</name>
            <Object>v6_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Addr_A</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_EN_A</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_WEN_A</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Din_A</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Dout_A</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Clk_A</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Rst_A</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Addr_B</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_EN_B</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_WEN_B</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Din_B</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Dout_B</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Clk_B</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_4_Rst_B</name>
            <Object>v6_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Addr_A</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_EN_A</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_WEN_A</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Din_A</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Dout_A</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Clk_A</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Rst_A</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Addr_B</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_EN_B</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_WEN_B</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Din_B</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Dout_B</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Clk_B</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_5_Rst_B</name>
            <Object>v6_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Addr_A</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_EN_A</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_WEN_A</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Din_A</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Dout_A</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Clk_A</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Rst_A</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Addr_B</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_EN_B</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_WEN_B</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Din_B</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Dout_B</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Clk_B</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_0_Rst_B</name>
            <Object>v6_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Addr_A</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_EN_A</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_WEN_A</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Din_A</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Dout_A</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Clk_A</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Rst_A</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Addr_B</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_EN_B</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_WEN_B</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Din_B</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Dout_B</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Clk_B</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_1_Rst_B</name>
            <Object>v6_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Addr_A</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_EN_A</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_WEN_A</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Din_A</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Dout_A</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Clk_A</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Rst_A</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Addr_B</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_EN_B</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_WEN_B</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Din_B</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Dout_B</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Clk_B</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_2_Rst_B</name>
            <Object>v6_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Addr_A</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_EN_A</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_WEN_A</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Din_A</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Dout_A</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Clk_A</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Rst_A</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Addr_B</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_EN_B</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_WEN_B</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Din_B</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Dout_B</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Clk_B</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_3_Rst_B</name>
            <Object>v6_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Addr_A</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_EN_A</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_WEN_A</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Din_A</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Dout_A</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Clk_A</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Rst_A</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Addr_B</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_EN_B</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_WEN_B</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Din_B</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Dout_B</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Clk_B</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_4_Rst_B</name>
            <Object>v6_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Addr_A</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_EN_A</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_WEN_A</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Din_A</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Dout_A</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Clk_A</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Rst_A</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Addr_B</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_EN_B</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_WEN_B</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Din_B</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Dout_B</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Clk_B</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_5_Rst_B</name>
            <Object>v6_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Addr_A</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_EN_A</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_WEN_A</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Din_A</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Dout_A</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Clk_A</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Rst_A</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Addr_B</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_EN_B</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_WEN_B</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Din_B</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Dout_B</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Clk_B</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_0_Rst_B</name>
            <Object>v6_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Addr_A</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_EN_A</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_WEN_A</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Din_A</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Dout_A</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Clk_A</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Rst_A</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Addr_B</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_EN_B</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_WEN_B</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Din_B</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Dout_B</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Clk_B</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_1_Rst_B</name>
            <Object>v6_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Addr_A</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_EN_A</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_WEN_A</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Din_A</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Dout_A</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Clk_A</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Rst_A</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Addr_B</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_EN_B</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_WEN_B</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Din_B</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Dout_B</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Clk_B</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_2_Rst_B</name>
            <Object>v6_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Addr_A</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_EN_A</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_WEN_A</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Din_A</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Dout_A</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Clk_A</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Rst_A</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Addr_B</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_EN_B</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_WEN_B</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Din_B</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Dout_B</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Clk_B</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_3_Rst_B</name>
            <Object>v6_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Addr_A</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_EN_A</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_WEN_A</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Din_A</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Dout_A</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Clk_A</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Rst_A</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Addr_B</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_EN_B</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_WEN_B</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Din_B</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Dout_B</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Clk_B</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_4_Rst_B</name>
            <Object>v6_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Addr_A</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_EN_A</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_WEN_A</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Din_A</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Dout_A</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Clk_A</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Rst_A</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Addr_B</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_EN_B</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_WEN_B</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Din_B</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Dout_B</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Clk_B</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_5_Rst_B</name>
            <Object>v6_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Addr_A</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_EN_A</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_WEN_A</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Din_A</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Dout_A</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Clk_A</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Rst_A</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Addr_B</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_EN_B</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_WEN_B</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Din_B</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Dout_B</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Clk_B</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_0_Rst_B</name>
            <Object>v6_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Addr_A</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_EN_A</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_WEN_A</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Din_A</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Dout_A</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Clk_A</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Rst_A</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Addr_B</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_EN_B</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_WEN_B</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Din_B</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Dout_B</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Clk_B</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_1_Rst_B</name>
            <Object>v6_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Addr_A</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_EN_A</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_WEN_A</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Din_A</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Dout_A</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Clk_A</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Rst_A</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Addr_B</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_EN_B</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_WEN_B</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Din_B</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Dout_B</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Clk_B</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_2_Rst_B</name>
            <Object>v6_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Addr_A</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_EN_A</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_WEN_A</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Din_A</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Dout_A</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Clk_A</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Rst_A</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Addr_B</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_EN_B</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_WEN_B</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Din_B</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Dout_B</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Clk_B</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_3_Rst_B</name>
            <Object>v6_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Addr_A</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_EN_A</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_WEN_A</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Din_A</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Dout_A</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Clk_A</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Rst_A</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Addr_B</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_EN_B</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_WEN_B</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Din_B</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Dout_B</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Clk_B</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_4_Rst_B</name>
            <Object>v6_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Addr_A</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_EN_A</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_WEN_A</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Din_A</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Dout_A</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Clk_A</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Rst_A</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Addr_B</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_EN_B</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_WEN_B</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Din_B</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Dout_B</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Clk_B</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_5_Rst_B</name>
            <Object>v6_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Addr_A</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_EN_A</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_WEN_A</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Din_A</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Dout_A</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Clk_A</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Rst_A</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Addr_B</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_EN_B</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_WEN_B</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Din_B</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Dout_B</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Clk_B</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_0_Rst_B</name>
            <Object>v6_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Addr_A</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_EN_A</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_WEN_A</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Din_A</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Dout_A</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Clk_A</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Rst_A</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Addr_B</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_EN_B</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_WEN_B</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Din_B</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Dout_B</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Clk_B</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_1_Rst_B</name>
            <Object>v6_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Addr_A</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_EN_A</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_WEN_A</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Din_A</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Dout_A</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Clk_A</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Rst_A</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Addr_B</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_EN_B</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_WEN_B</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Din_B</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Dout_B</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Clk_B</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_2_Rst_B</name>
            <Object>v6_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Addr_A</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_EN_A</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_WEN_A</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Din_A</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Dout_A</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Clk_A</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Rst_A</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Addr_B</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_EN_B</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_WEN_B</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Din_B</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Dout_B</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Clk_B</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_3_Rst_B</name>
            <Object>v6_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Addr_A</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_EN_A</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_WEN_A</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Din_A</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Dout_A</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Clk_A</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Rst_A</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Addr_B</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_EN_B</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_WEN_B</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Din_B</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Dout_B</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Clk_B</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_4_Rst_B</name>
            <Object>v6_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Addr_A</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_EN_A</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_WEN_A</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Din_A</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Dout_A</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Clk_A</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Rst_A</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Addr_B</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_EN_B</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_WEN_B</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Din_B</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Dout_B</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Clk_B</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_5_Rst_B</name>
            <Object>v6_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Addr_A</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_EN_A</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_WEN_A</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Din_A</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Dout_A</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Clk_A</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Rst_A</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Addr_B</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_EN_B</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_WEN_B</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Din_B</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Dout_B</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Clk_B</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_0_Rst_B</name>
            <Object>v6_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Addr_A</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_EN_A</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_WEN_A</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Din_A</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Dout_A</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Clk_A</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Rst_A</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Addr_B</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_EN_B</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_WEN_B</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Din_B</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Dout_B</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Clk_B</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_1_Rst_B</name>
            <Object>v6_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Addr_A</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_EN_A</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_WEN_A</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Din_A</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Dout_A</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Clk_A</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Rst_A</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Addr_B</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_EN_B</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_WEN_B</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Din_B</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Dout_B</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Clk_B</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_2_Rst_B</name>
            <Object>v6_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Addr_A</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_EN_A</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_WEN_A</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Din_A</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Dout_A</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Clk_A</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Rst_A</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Addr_B</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_EN_B</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_WEN_B</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Din_B</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Dout_B</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Clk_B</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_3_Rst_B</name>
            <Object>v6_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Addr_A</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_EN_A</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_WEN_A</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Din_A</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Dout_A</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Clk_A</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Rst_A</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Addr_B</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_EN_B</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_WEN_B</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Din_B</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Dout_B</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Clk_B</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_4_Rst_B</name>
            <Object>v6_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Addr_A</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_EN_A</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_WEN_A</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Din_A</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Dout_A</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Clk_A</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Rst_A</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Addr_B</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_EN_B</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_WEN_B</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Din_B</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Dout_B</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Clk_B</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_5_Rst_B</name>
            <Object>v6_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test_3mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3_fu_602</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>602</ID>
                    <BindInstances>add_ln60_1_fu_3204_p2 add_ln60_fu_3216_p2 add_ln61_fu_3299_p2 mac_muladd_8ns_5ns_5ns_12_4_1_U121 mac_muladd_4ns_8ns_8ns_12_4_1_U122 mac_muladd_4ns_8ns_8ns_12_4_1_U122 mac_muladd_4ns_5ns_5ns_9_4_1_U123 mac_muladd_8ns_5ns_5ns_12_4_1_U121 mac_muladd_4ns_5ns_5ns_9_4_1_U123 fmul_32ns_32ns_32_4_max_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U8 fmul_32ns_32ns_32_4_max_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U10 fmul_32ns_32ns_32_4_max_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U12 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U13 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U14 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U16 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U17 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fmul_32ns_32ns_32_4_max_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U20 fmul_32ns_32ns_32_4_max_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U21 fmul_32ns_32ns_32_4_max_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U22 fmul_32ns_32ns_32_4_max_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U84 fadd_32ns_32ns_32_7_full_dsp_1_U24 fmul_32ns_32ns_32_4_max_dsp_1_U85 fadd_32ns_32ns_32_7_full_dsp_1_U25 fmul_32ns_32ns_32_4_max_dsp_1_U86 fadd_32ns_32ns_32_7_full_dsp_1_U26 fmul_32ns_32ns_32_4_max_dsp_1_U87 fadd_32ns_32ns_32_7_full_dsp_1_U27 fmul_32ns_32ns_32_4_max_dsp_1_U88 fadd_32ns_32ns_32_7_full_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U31 fmul_32ns_32ns_32_4_max_dsp_1_U92 fadd_32ns_32ns_32_7_full_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U93 fadd_32ns_32ns_32_7_full_dsp_1_U33 fmul_32ns_32ns_32_4_max_dsp_1_U94 fadd_32ns_32ns_32_7_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U95 fadd_32ns_32ns_32_7_full_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U96 fadd_32ns_32ns_32_7_full_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U37 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U99 fadd_32ns_32ns_32_7_full_dsp_1_U39 fmul_32ns_32ns_32_4_max_dsp_1_U100 fadd_32ns_32ns_32_7_full_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U101 fadd_32ns_32ns_32_7_full_dsp_1_U41 fmul_32ns_32ns_32_4_max_dsp_1_U102 fadd_32ns_32ns_32_7_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U103 fadd_32ns_32ns_32_7_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U104 fadd_32ns_32ns_32_7_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U105 fadd_32ns_32ns_32_7_full_dsp_1_U45 fmul_32ns_32ns_32_4_max_dsp_1_U106 fadd_32ns_32ns_32_7_full_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U107 fadd_32ns_32ns_32_7_full_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U108 fadd_32ns_32ns_32_7_full_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U109 fadd_32ns_32ns_32_7_full_dsp_1_U49 fmul_32ns_32ns_32_4_max_dsp_1_U110 fadd_32ns_32ns_32_7_full_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U111 fadd_32ns_32ns_32_7_full_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U112 fadd_32ns_32ns_32_7_full_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U114 fadd_32ns_32ns_32_7_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U116 fadd_32ns_32ns_32_7_full_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U120 fadd_32ns_32ns_32_7_full_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U8 fmul_32ns_32ns_32_4_max_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U10 fmul_32ns_32ns_32_4_max_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U12 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U13 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U14 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U16 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U17 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fmul_32ns_32ns_32_4_max_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U20 fmul_32ns_32ns_32_4_max_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U21 fmul_32ns_32ns_32_4_max_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U22 fmul_32ns_32ns_32_4_max_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U84 fadd_32ns_32ns_32_7_full_dsp_1_U24 fmul_32ns_32ns_32_4_max_dsp_1_U85 fadd_32ns_32ns_32_7_full_dsp_1_U25 fmul_32ns_32ns_32_4_max_dsp_1_U86 fadd_32ns_32ns_32_7_full_dsp_1_U26 fmul_32ns_32ns_32_4_max_dsp_1_U87 fadd_32ns_32ns_32_7_full_dsp_1_U27 fmul_32ns_32ns_32_4_max_dsp_1_U88 fadd_32ns_32ns_32_7_full_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U31 fmul_32ns_32ns_32_4_max_dsp_1_U92 fadd_32ns_32ns_32_7_full_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U93 fadd_32ns_32ns_32_7_full_dsp_1_U33 fmul_32ns_32ns_32_4_max_dsp_1_U94 fadd_32ns_32ns_32_7_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U95 fadd_32ns_32ns_32_7_full_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U96 fadd_32ns_32ns_32_7_full_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U37 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U99 fadd_32ns_32ns_32_7_full_dsp_1_U39 fmul_32ns_32ns_32_4_max_dsp_1_U100 fadd_32ns_32ns_32_7_full_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U101 fadd_32ns_32ns_32_7_full_dsp_1_U41 fmul_32ns_32ns_32_4_max_dsp_1_U102 fadd_32ns_32ns_32_7_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U103 fadd_32ns_32ns_32_7_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U104 fadd_32ns_32ns_32_7_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U105 fadd_32ns_32ns_32_7_full_dsp_1_U45 fmul_32ns_32ns_32_4_max_dsp_1_U106 fadd_32ns_32ns_32_7_full_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U107 fadd_32ns_32ns_32_7_full_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U108 fadd_32ns_32ns_32_7_full_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U109 fadd_32ns_32ns_32_7_full_dsp_1_U49 fmul_32ns_32ns_32_4_max_dsp_1_U110 fadd_32ns_32ns_32_7_full_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U111 fadd_32ns_32ns_32_7_full_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U112 fadd_32ns_32ns_32_7_full_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U114 fadd_32ns_32ns_32_7_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U116 fadd_32ns_32ns_32_7_full_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U120 fadd_32ns_32ns_32_7_full_dsp_1_U60 add_ln62_fu_3334_p2 add_ln61_1_fu_3240_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6_fu_890</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>890</ID>
                    <BindInstances>add_ln569_1_fu_2214_p2 add_ln569_fu_2226_p2 add_ln570_fu_2309_p2 mac_muladd_7ns_6ns_6ns_12_4_1_U249 mac_muladd_5ns_7ns_7ns_12_4_1_U250 mac_muladd_5ns_7ns_7ns_12_4_1_U250 mac_muladd_5ns_6ns_6ns_10_4_1_U251 mac_muladd_7ns_6ns_6ns_12_4_1_U249 mac_muladd_5ns_6ns_6ns_10_4_1_U251 fmul_32ns_32ns_32_4_max_dsp_1_U243 fmul_32ns_32ns_32_4_max_dsp_1_U244 fmul_32ns_32ns_32_4_max_dsp_1_U245 fmul_32ns_32ns_32_4_max_dsp_1_U246 fmul_32ns_32ns_32_4_max_dsp_1_U247 fmul_32ns_32ns_32_4_max_dsp_1_U248 fmul_32ns_32ns_32_4_max_dsp_1_U243 fadd_32ns_32ns_32_7_full_dsp_1_U183 fadd_32ns_32ns_32_7_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U244 fadd_32ns_32ns_32_7_full_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U184 fmul_32ns_32ns_32_4_max_dsp_1_U245 fadd_32ns_32ns_32_7_full_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U185 fmul_32ns_32ns_32_4_max_dsp_1_U246 fadd_32ns_32ns_32_7_full_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U186 fmul_32ns_32ns_32_4_max_dsp_1_U247 fadd_32ns_32ns_32_7_full_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U187 fmul_32ns_32ns_32_4_max_dsp_1_U248 fadd_32ns_32ns_32_7_full_dsp_1_U188 fadd_32ns_32ns_32_7_full_dsp_1_U188 add_ln571_fu_2344_p2 add_ln570_1_fu_2250_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_3mm_Pipeline_VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9_fu_1078</InstName>
                    <ModuleName>test_3mm_Pipeline_VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1078</ID>
                    <BindInstances>mul_7ns_9ns_15_1_1_U363 empty_fu_6560_p2 empty_13_fu_6815_p2 empty_14_fu_6820_p2 empty_16_fu_6578_p2 mac_muladd_4ns_5ns_5ns_9_4_1_U478 mac_muladd_4ns_5ns_5ns_9_4_1_U478 mul_8ns_10ns_17_1_1_U366 mac_muladd_5ns_5ns_5ns_9_4_1_U483 mac_muladd_5ns_5ns_5ns_9_4_1_U483 mul_8ns_10ns_17_1_1_U367 mac_muladd_5ns_5ns_5ns_9_4_1_U484 mac_muladd_5ns_5ns_5ns_9_4_1_U484 add_ln968_1_fu_6604_p2 add_ln968_fu_6616_p2 mul_7ns_9ns_15_1_1_U364 mac_muladd_5ns_6ns_6ns_10_4_1_U479 add_ln969_fu_6682_p2 p_mid1_fu_6718_p2 p_mid1102_fu_6892_p2 p_mid1104_fu_6897_p2 p_mid1106_fu_6736_p2 mac_muladd_4ns_5ns_5ns_9_4_1_U480 mac_muladd_4ns_5ns_5ns_9_4_1_U480 mac_muladd_4ns_5ns_5ns_9_4_1_U481 mac_muladd_4ns_5ns_5ns_9_4_1_U481 mul_8ns_10ns_17_1_1_U368 mac_muladd_5ns_5ns_5ns_9_4_1_U485 mac_muladd_5ns_5ns_5ns_9_4_1_U485 mac_muladd_5ns_5ns_5ns_9_4_1_U486 mac_muladd_5ns_5ns_5ns_9_4_1_U486 mul_8ns_10ns_17_1_1_U369 mac_muladd_5ns_5ns_5ns_9_4_1_U487 mac_muladd_5ns_5ns_5ns_9_4_1_U487 mac_muladd_5ns_5ns_5ns_9_4_1_U488 mac_muladd_5ns_5ns_5ns_9_4_1_U488 mac_muladd_5ns_6ns_6ns_10_4_1_U482 empty_37_fu_7108_p2 empty_38_fu_7113_p2 empty_39_fu_7005_p2 empty_40_fu_7010_p2 empty_41_fu_7015_p2 empty_42_fu_7020_p2 mul_8ns_10ns_17_1_1_U370 mac_muladd_5ns_5ns_5ns_9_4_1_U489 mac_muladd_5ns_5ns_5ns_9_4_1_U489 mul_8ns_10ns_17_1_1_U371 mac_muladd_5ns_5ns_5ns_9_4_1_U490 mac_muladd_5ns_5ns_5ns_9_4_1_U490 mul_8ns_10ns_17_1_1_U372 mac_muladd_5ns_5ns_5ns_9_4_1_U491 mac_muladd_5ns_5ns_5ns_9_4_1_U491 mul_8ns_10ns_17_1_1_U373 mac_muladd_5ns_5ns_5ns_9_4_1_U492 mac_muladd_5ns_5ns_5ns_9_4_1_U492 mul_8ns_10ns_17_1_1_U374 mac_muladd_5ns_5ns_5ns_9_4_1_U493 mac_muladd_5ns_5ns_5ns_9_4_1_U493 mul_8ns_10ns_17_1_1_U375 mac_muladd_5ns_5ns_5ns_9_4_1_U494 mac_muladd_5ns_5ns_5ns_9_4_1_U494 mac_muladd_5ns_6ns_6ns_10_4_1_U482 mac_muladd_5ns_6ns_6ns_10_4_1_U479 add_ln970_fu_6770_p2 add_ln969_1_fu_6776_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ctrl_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3</Name>
            <Loops>
                <VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.406</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114018</Best-caseLatency>
                    <Average-caseLatency>114018</Average-caseLatency>
                    <Worst-caseLatency>114018</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.380 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.380 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>114018</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3>
                        <Name>VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>57000</TripCount>
                        <Latency>114016</Latency>
                        <AbsoluteTimeLatency>0.380 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3>
                            <Name>VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:60</SourceLocation>
                        </VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>303</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>47468</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>26253</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_3204_p2" SOURCE="3mm.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_3216_p2" SOURCE="3mm.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_3299_p2" SOURCE="3mm.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_5ns_12_4_1_U121" SOURCE="3mm.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_12_4_1_U122" SOURCE="3mm.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_12_4_1_U122" SOURCE="3mm.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U123" SOURCE="3mm.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_5ns_12_4_1_U121" SOURCE="3mm.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U123" SOURCE="3mm.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U61" SOURCE="3mm.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="v12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="3mm.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="v14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="3mm.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="v16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U2" SOURCE="3mm.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="3mm.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="v20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U3" SOURCE="3mm.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="v22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="3mm.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="v24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U4" SOURCE="3mm.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="3mm.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U5" SOURCE="3mm.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="v30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="3mm.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="v32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U6" SOURCE="3mm.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="3mm.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U7" SOURCE="3mm.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="v38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="3mm.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="v40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U8" SOURCE="3mm.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="v42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="3mm.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="v44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U9" SOURCE="3mm.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="v46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="3mm.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="v48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U10" SOURCE="3mm.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="v50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="3mm.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="v52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="3mm.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="v54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="3mm.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="3mm.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="v57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="3mm.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="3mm.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="v60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="3mm.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="v61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="3mm.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="v63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="3mm.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="v64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="3mm.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="v66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="3mm.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="v67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="3mm.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="v69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="3mm.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="v70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="3mm.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="v72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="3mm.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="v73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="3mm.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="v75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U79" SOURCE="3mm.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="v76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="3mm.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="v78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U80" SOURCE="3mm.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="v79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="3mm.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="v81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U81" SOURCE="3mm.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="v83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="3mm.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="v85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U82" SOURCE="3mm.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="v86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="3mm.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="v88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U83" SOURCE="3mm.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="v89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="3mm.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="v91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U84" SOURCE="3mm.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="v92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="3mm.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="v94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" SOURCE="3mm.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="v95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="3mm.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="v97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U86" SOURCE="3mm.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="v98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="3mm.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="v100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U87" SOURCE="3mm.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="v101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="3mm.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="v103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="3mm.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="3mm.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="v106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U89" SOURCE="3mm.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="v107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="3mm.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="v109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U90" SOURCE="3mm.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="v110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="3mm.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="v112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U91" SOURCE="3mm.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="v114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="3mm.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="v116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U92" SOURCE="3mm.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="v117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="3mm.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="v119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U93" SOURCE="3mm.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="v120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="3mm.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="v122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U94" SOURCE="3mm.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="v123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="3mm.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="v125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U95" SOURCE="3mm.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="v126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="3mm.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="v128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U96" SOURCE="3mm.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="v129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="3mm.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="3mm.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="v132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="3mm.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="v134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="3mm.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="v135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="3mm.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="v137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U99" SOURCE="3mm.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="v138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="3mm.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="v140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U100" SOURCE="3mm.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="v141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="3mm.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="v143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U101" SOURCE="3mm.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="v145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="3mm.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="v147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U102" SOURCE="3mm.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="v148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="3mm.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="v150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U103" SOURCE="3mm.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="v151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="3mm.cpp:249" STORAGESUBTYPE="" URAM="0" VARIABLE="v153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U104" SOURCE="3mm.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="v154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="3mm.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="v156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U105" SOURCE="3mm.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="v157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="3mm.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="v159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U106" SOURCE="3mm.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="v160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="3mm.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="v162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U107" SOURCE="3mm.cpp:263" STORAGESUBTYPE="" URAM="0" VARIABLE="v163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="3mm.cpp:265" STORAGESUBTYPE="" URAM="0" VARIABLE="v165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U108" SOURCE="3mm.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="v166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="3mm.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="v168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U109" SOURCE="3mm.cpp:271" STORAGESUBTYPE="" URAM="0" VARIABLE="v169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="3mm.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="v171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U110" SOURCE="3mm.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="v172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="3mm.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="v174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U111" SOURCE="3mm.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="v176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="3mm.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="v178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="3mm.cpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="v179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="3mm.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="v181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="3mm.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="v182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="3mm.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="v184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="3mm.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="v185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="3mm.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="v187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="3mm.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="v188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="3mm.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="v190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="3mm.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="v191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="3mm.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="v193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="3mm.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="v194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="3mm.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="v196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="3mm.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="v197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="3mm.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="v199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="3mm.cpp:312" STORAGESUBTYPE="" URAM="0" VARIABLE="v200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="3mm.cpp:314" STORAGESUBTYPE="" URAM="0" VARIABLE="v202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U120" SOURCE="3mm.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="v203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="3mm.cpp:318" STORAGESUBTYPE="" URAM="0" VARIABLE="v205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U61" SOURCE="3mm.cpp:321" STORAGESUBTYPE="" URAM="0" VARIABLE="v207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="3mm.cpp:323" STORAGESUBTYPE="" URAM="0" VARIABLE="v209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="3mm.cpp:325" STORAGESUBTYPE="" URAM="0" VARIABLE="v210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U2" SOURCE="3mm.cpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="v212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="3mm.cpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="v213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U3" SOURCE="3mm.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="v215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="3mm.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="v216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U4" SOURCE="3mm.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="v218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="3mm.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="v219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U5" SOURCE="3mm.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="v221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="3mm.cpp:341" STORAGESUBTYPE="" URAM="0" VARIABLE="v222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U6" SOURCE="3mm.cpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="v224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="3mm.cpp:345" STORAGESUBTYPE="" URAM="0" VARIABLE="v225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U7" SOURCE="3mm.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="v227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="3mm.cpp:349" STORAGESUBTYPE="" URAM="0" VARIABLE="v228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U8" SOURCE="3mm.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="v230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="3mm.cpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="v231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U9" SOURCE="3mm.cpp:355" STORAGESUBTYPE="" URAM="0" VARIABLE="v233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="3mm.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="v234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U10" SOURCE="3mm.cpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="v236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="3mm.cpp:362" STORAGESUBTYPE="" URAM="0" VARIABLE="v238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="3mm.cpp:364" STORAGESUBTYPE="" URAM="0" VARIABLE="v240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="3mm.cpp:366" STORAGESUBTYPE="" URAM="0" VARIABLE="v241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="3mm.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="v243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="3mm.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="v244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="3mm.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="v246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="3mm.cpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="v247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="3mm.cpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="v249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="3mm.cpp:378" STORAGESUBTYPE="" URAM="0" VARIABLE="v250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="3mm.cpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="v252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="3mm.cpp:382" STORAGESUBTYPE="" URAM="0" VARIABLE="v253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="3mm.cpp:384" STORAGESUBTYPE="" URAM="0" VARIABLE="v255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="3mm.cpp:386" STORAGESUBTYPE="" URAM="0" VARIABLE="v256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="3mm.cpp:388" STORAGESUBTYPE="" URAM="0" VARIABLE="v258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="3mm.cpp:390" STORAGESUBTYPE="" URAM="0" VARIABLE="v259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="3mm.cpp:392" STORAGESUBTYPE="" URAM="0" VARIABLE="v261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U79" SOURCE="3mm.cpp:394" STORAGESUBTYPE="" URAM="0" VARIABLE="v262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="3mm.cpp:396" STORAGESUBTYPE="" URAM="0" VARIABLE="v264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U80" SOURCE="3mm.cpp:398" STORAGESUBTYPE="" URAM="0" VARIABLE="v265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="3mm.cpp:400" STORAGESUBTYPE="" URAM="0" VARIABLE="v267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U81" SOURCE="3mm.cpp:403" STORAGESUBTYPE="" URAM="0" VARIABLE="v269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="3mm.cpp:405" STORAGESUBTYPE="" URAM="0" VARIABLE="v271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U82" SOURCE="3mm.cpp:407" STORAGESUBTYPE="" URAM="0" VARIABLE="v272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="3mm.cpp:409" STORAGESUBTYPE="" URAM="0" VARIABLE="v274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U83" SOURCE="3mm.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="v275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="3mm.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="v277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U84" SOURCE="3mm.cpp:415" STORAGESUBTYPE="" URAM="0" VARIABLE="v278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="3mm.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="v280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" SOURCE="3mm.cpp:419" STORAGESUBTYPE="" URAM="0" VARIABLE="v281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="3mm.cpp:421" STORAGESUBTYPE="" URAM="0" VARIABLE="v283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U86" SOURCE="3mm.cpp:423" STORAGESUBTYPE="" URAM="0" VARIABLE="v284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="3mm.cpp:425" STORAGESUBTYPE="" URAM="0" VARIABLE="v286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U87" SOURCE="3mm.cpp:427" STORAGESUBTYPE="" URAM="0" VARIABLE="v287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="3mm.cpp:429" STORAGESUBTYPE="" URAM="0" VARIABLE="v289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="3mm.cpp:431" STORAGESUBTYPE="" URAM="0" VARIABLE="v290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="3mm.cpp:433" STORAGESUBTYPE="" URAM="0" VARIABLE="v292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U89" SOURCE="3mm.cpp:435" STORAGESUBTYPE="" URAM="0" VARIABLE="v293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="3mm.cpp:437" STORAGESUBTYPE="" URAM="0" VARIABLE="v295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U90" SOURCE="3mm.cpp:439" STORAGESUBTYPE="" URAM="0" VARIABLE="v296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="3mm.cpp:441" STORAGESUBTYPE="" URAM="0" VARIABLE="v298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U91" SOURCE="3mm.cpp:444" STORAGESUBTYPE="" URAM="0" VARIABLE="v300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="3mm.cpp:446" STORAGESUBTYPE="" URAM="0" VARIABLE="v302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U92" SOURCE="3mm.cpp:448" STORAGESUBTYPE="" URAM="0" VARIABLE="v303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="3mm.cpp:450" STORAGESUBTYPE="" URAM="0" VARIABLE="v305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U93" SOURCE="3mm.cpp:452" STORAGESUBTYPE="" URAM="0" VARIABLE="v306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="3mm.cpp:454" STORAGESUBTYPE="" URAM="0" VARIABLE="v308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U94" SOURCE="3mm.cpp:456" STORAGESUBTYPE="" URAM="0" VARIABLE="v309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="3mm.cpp:458" STORAGESUBTYPE="" URAM="0" VARIABLE="v311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U95" SOURCE="3mm.cpp:460" STORAGESUBTYPE="" URAM="0" VARIABLE="v312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="3mm.cpp:462" STORAGESUBTYPE="" URAM="0" VARIABLE="v314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U96" SOURCE="3mm.cpp:464" STORAGESUBTYPE="" URAM="0" VARIABLE="v315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="3mm.cpp:466" STORAGESUBTYPE="" URAM="0" VARIABLE="v317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="3mm.cpp:468" STORAGESUBTYPE="" URAM="0" VARIABLE="v318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="3mm.cpp:470" STORAGESUBTYPE="" URAM="0" VARIABLE="v320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="3mm.cpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="v321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="3mm.cpp:474" STORAGESUBTYPE="" URAM="0" VARIABLE="v323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U99" SOURCE="3mm.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="v324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="3mm.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="v326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U100" SOURCE="3mm.cpp:480" STORAGESUBTYPE="" URAM="0" VARIABLE="v327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="3mm.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="v329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U101" SOURCE="3mm.cpp:485" STORAGESUBTYPE="" URAM="0" VARIABLE="v331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="3mm.cpp:487" STORAGESUBTYPE="" URAM="0" VARIABLE="v333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U102" SOURCE="3mm.cpp:489" STORAGESUBTYPE="" URAM="0" VARIABLE="v334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="3mm.cpp:491" STORAGESUBTYPE="" URAM="0" VARIABLE="v336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U103" SOURCE="3mm.cpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="v337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="3mm.cpp:495" STORAGESUBTYPE="" URAM="0" VARIABLE="v339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U104" SOURCE="3mm.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="v340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="3mm.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="v342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U105" SOURCE="3mm.cpp:501" STORAGESUBTYPE="" URAM="0" VARIABLE="v343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="3mm.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="v345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U106" SOURCE="3mm.cpp:505" STORAGESUBTYPE="" URAM="0" VARIABLE="v346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="3mm.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="v348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U107" SOURCE="3mm.cpp:509" STORAGESUBTYPE="" URAM="0" VARIABLE="v349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="3mm.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="v351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U108" SOURCE="3mm.cpp:513" STORAGESUBTYPE="" URAM="0" VARIABLE="v352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="3mm.cpp:515" STORAGESUBTYPE="" URAM="0" VARIABLE="v354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U109" SOURCE="3mm.cpp:517" STORAGESUBTYPE="" URAM="0" VARIABLE="v355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="3mm.cpp:519" STORAGESUBTYPE="" URAM="0" VARIABLE="v357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U110" SOURCE="3mm.cpp:521" STORAGESUBTYPE="" URAM="0" VARIABLE="v358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="3mm.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="v360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U111" SOURCE="3mm.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="v362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="3mm.cpp:528" STORAGESUBTYPE="" URAM="0" VARIABLE="v364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="3mm.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="v365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="3mm.cpp:532" STORAGESUBTYPE="" URAM="0" VARIABLE="v367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="3mm.cpp:534" STORAGESUBTYPE="" URAM="0" VARIABLE="v368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="3mm.cpp:536" STORAGESUBTYPE="" URAM="0" VARIABLE="v370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="3mm.cpp:538" STORAGESUBTYPE="" URAM="0" VARIABLE="v371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="3mm.cpp:540" STORAGESUBTYPE="" URAM="0" VARIABLE="v373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="3mm.cpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="v374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="3mm.cpp:544" STORAGESUBTYPE="" URAM="0" VARIABLE="v376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="3mm.cpp:546" STORAGESUBTYPE="" URAM="0" VARIABLE="v377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="3mm.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="v379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="3mm.cpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="v380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="3mm.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="v382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="3mm.cpp:554" STORAGESUBTYPE="" URAM="0" VARIABLE="v383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="3mm.cpp:556" STORAGESUBTYPE="" URAM="0" VARIABLE="v385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="3mm.cpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="v386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="3mm.cpp:560" STORAGESUBTYPE="" URAM="0" VARIABLE="v388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U120" SOURCE="3mm.cpp:562" STORAGESUBTYPE="" URAM="0" VARIABLE="v389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="3mm.cpp:564" STORAGESUBTYPE="" URAM="0" VARIABLE="v391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_3334_p2" SOURCE="3mm.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_3240_p2" SOURCE="3mm.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6</Name>
            <Loops>
                <VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146324</Best-caseLatency>
                    <Average-caseLatency>146324</Average-caseLatency>
                    <Worst-caseLatency>146324</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.487 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.487 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.487 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146324</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6>
                        <Name>VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>73150</TripCount>
                        <Latency>146322</Latency>
                        <AbsoluteTimeLatency>0.487 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:571</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6>
                            <Name>VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:569</SourceLocation>
                        </VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>33</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>21797</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9660</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln569_1_fu_2214_p2" SOURCE="3mm.cpp:569" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln569_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln569_fu_2226_p2" SOURCE="3mm.cpp:569" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_fu_2309_p2" SOURCE="3mm.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_6ns_12_4_1_U249" SOURCE="3mm.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_12_4_1_U250" SOURCE="3mm.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_12_4_1_U250" SOURCE="3mm.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U251" SOURCE="3mm.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_6ns_12_4_1_U249" SOURCE="3mm.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U251" SOURCE="3mm.cpp:653" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="3mm.cpp:643" STORAGESUBTYPE="" URAM="0" VARIABLE="v465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="3mm.cpp:644" STORAGESUBTYPE="" URAM="0" VARIABLE="v466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="3mm.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="v467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="3mm.cpp:646" STORAGESUBTYPE="" URAM="0" VARIABLE="v468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="3mm.cpp:647" STORAGESUBTYPE="" URAM="0" VARIABLE="v469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="3mm.cpp:648" STORAGESUBTYPE="" URAM="0" VARIABLE="v470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="3mm.cpp:935" STORAGESUBTYPE="" URAM="0" VARIABLE="v703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="3mm.cpp:938" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="3mm.cpp:938" STORAGESUBTYPE="" URAM="0" VARIABLE="v706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="3mm.cpp:940" STORAGESUBTYPE="" URAM="0" VARIABLE="v707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U184" SOURCE="3mm.cpp:943" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U184" SOURCE="3mm.cpp:943" STORAGESUBTYPE="" URAM="0" VARIABLE="v710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="3mm.cpp:945" STORAGESUBTYPE="" URAM="0" VARIABLE="v711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U185" SOURCE="3mm.cpp:948" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U185" SOURCE="3mm.cpp:948" STORAGESUBTYPE="" URAM="0" VARIABLE="v714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="3mm.cpp:950" STORAGESUBTYPE="" URAM="0" VARIABLE="v715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U186" SOURCE="3mm.cpp:953" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U186" SOURCE="3mm.cpp:953" STORAGESUBTYPE="" URAM="0" VARIABLE="v718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="3mm.cpp:955" STORAGESUBTYPE="" URAM="0" VARIABLE="v719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U187" SOURCE="3mm.cpp:958" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U187" SOURCE="3mm.cpp:958" STORAGESUBTYPE="" URAM="0" VARIABLE="v722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="3mm.cpp:960" STORAGESUBTYPE="" URAM="0" VARIABLE="v723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U188" SOURCE="3mm.cpp:963" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U188" SOURCE="3mm.cpp:963" STORAGESUBTYPE="" URAM="0" VARIABLE="v726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln571_fu_2344_p2" SOURCE="3mm.cpp:571" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_569_4_VITIS_LOOP_570_5_VITIS_LOOP_571_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_1_fu_2250_p2" SOURCE="3mm.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln570_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm_Pipeline_VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9</Name>
            <Loops>
                <VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.427</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>133029</Best-caseLatency>
                    <Average-caseLatency>133029</Average-caseLatency>
                    <Worst-caseLatency>133029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.443 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.443 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.443 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>133029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9>
                        <Name>VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9</Name>
                        <Slack>2.43</Slack>
                        <TripCount>66500</TripCount>
                        <Latency>133027</Latency>
                        <AbsoluteTimeLatency>0.443 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:970</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9>
                            <Name>VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>3mm.cpp:968</SourceLocation>
                        </VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>47403</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>18515</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U363" SOURCE="3mm.cpp:968" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_6560_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_6815_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_14_fu_6820_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="sub" PRAGMA="" RTLNAME="empty_16_fu_6578_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U478" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U478" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U366" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U483" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U483" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U367" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U484" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U484" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_1_fu_6604_p2" SOURCE="3mm.cpp:968" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln968_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_6616_p2" SOURCE="3mm.cpp:968" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U364" SOURCE="3mm.cpp:968" STORAGESUBTYPE="" URAM="0" VARIABLE="mul90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U479" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln969_fu_6682_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_6718_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1102_fu_6892_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1104_fu_6897_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1106_fu_6736_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U480" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U480" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U481" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U481" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U368" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U485" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U485" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U486" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U486" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U369" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U487" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U487" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U488" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U488" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U482" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln969_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_7108_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_7113_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_7005_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_7010_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_7015_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_7020_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U370" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U489" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U489" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U371" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U490" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U490" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U372" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U491" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U491" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U373" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U492" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U492" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U374" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U493" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U493" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U375" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="mul11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U494" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_9_4_1_U494" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U482" SOURCE="3mm.cpp:1045" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1045"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U479" SOURCE="3mm.cpp:973" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln973"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln970_fu_6770_p2" SOURCE="3mm.cpp:970" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln970"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_968_7_VITIS_LOOP_969_8_VITIS_LOOP_970_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln969_1_fu_6776_p2" SOURCE="3mm.cpp:969" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln969_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_3mm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.427</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>279356</Best-caseLatency>
                    <Average-caseLatency>279356</Average-caseLatency>
                    <Worst-caseLatency>279356</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.930 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.930 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.930 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>279357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>3mm.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>623</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>141605</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>83356</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="ctrl" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="ctrl_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_9_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v2_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_2_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_2_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_3_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_3_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_4_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_4_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_5_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_5_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_6_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_6_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_7_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_7_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_8_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_8_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_9_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_9_1_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v3_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_5_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v4" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v4_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_0_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_0_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_0_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_0_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_5_PORTA" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v5" index="5" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v5_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_0_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_1_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_2_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_3_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_4_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_5_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_6_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_7_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_8_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_9_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_10_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v5_11_9_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v6" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v6_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_5_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_EN_A">EN</portMap>
                <portMap portMapName="v0_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_Addr_A</port>
                <port>v0_0_Clk_A</port>
                <port>v0_0_Din_A</port>
                <port>v0_0_Dout_A</port>
                <port>v0_0_EN_A</port>
                <port>v0_0_Rst_A</port>
                <port>v0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_EN_A">EN</portMap>
                <portMap portMapName="v0_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_Addr_A</port>
                <port>v0_1_Clk_A</port>
                <port>v0_1_Din_A</port>
                <port>v0_1_Dout_A</port>
                <port>v0_1_EN_A</port>
                <port>v0_1_Rst_A</port>
                <port>v0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_EN_A">EN</portMap>
                <portMap portMapName="v0_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_Addr_A</port>
                <port>v0_2_Clk_A</port>
                <port>v0_2_Din_A</port>
                <port>v0_2_Dout_A</port>
                <port>v0_2_EN_A</port>
                <port>v0_2_Rst_A</port>
                <port>v0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_EN_A">EN</portMap>
                <portMap portMapName="v0_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_Addr_A</port>
                <port>v0_3_Clk_A</port>
                <port>v0_3_Din_A</port>
                <port>v0_3_Dout_A</port>
                <port>v0_3_EN_A</port>
                <port>v0_3_Rst_A</port>
                <port>v0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_EN_A">EN</portMap>
                <portMap portMapName="v0_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_Addr_A</port>
                <port>v0_4_Clk_A</port>
                <port>v0_4_Din_A</port>
                <port>v0_4_Dout_A</port>
                <port>v0_4_EN_A</port>
                <port>v0_4_Rst_A</port>
                <port>v0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_EN_A">EN</portMap>
                <portMap portMapName="v0_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_Addr_A</port>
                <port>v0_5_Clk_A</port>
                <port>v0_5_Din_A</port>
                <port>v0_5_Dout_A</port>
                <port>v0_5_EN_A</port>
                <port>v0_5_Rst_A</port>
                <port>v0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_EN_A">EN</portMap>
                <portMap portMapName="v0_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_Addr_A</port>
                <port>v0_6_Clk_A</port>
                <port>v0_6_Din_A</port>
                <port>v0_6_Dout_A</port>
                <port>v0_6_EN_A</port>
                <port>v0_6_Rst_A</port>
                <port>v0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_EN_A">EN</portMap>
                <portMap portMapName="v0_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_Addr_A</port>
                <port>v0_7_Clk_A</port>
                <port>v0_7_Din_A</port>
                <port>v0_7_Dout_A</port>
                <port>v0_7_EN_A</port>
                <port>v0_7_Rst_A</port>
                <port>v0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_EN_A">EN</portMap>
                <portMap portMapName="v0_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_Addr_A</port>
                <port>v0_8_Clk_A</port>
                <port>v0_8_Din_A</port>
                <port>v0_8_Dout_A</port>
                <port>v0_8_EN_A</port>
                <port>v0_8_Rst_A</port>
                <port>v0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_EN_A">EN</portMap>
                <portMap portMapName="v0_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_Addr_A</port>
                <port>v0_9_Clk_A</port>
                <port>v0_9_Din_A</port>
                <port>v0_9_Dout_A</port>
                <port>v0_9_EN_A</port>
                <port>v0_9_Rst_A</port>
                <port>v0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_EN_A">EN</portMap>
                <portMap portMapName="v0_10_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_Addr_A</port>
                <port>v0_10_Clk_A</port>
                <port>v0_10_Din_A</port>
                <port>v0_10_Dout_A</port>
                <port>v0_10_EN_A</port>
                <port>v0_10_Rst_A</port>
                <port>v0_10_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_EN_A">EN</portMap>
                <portMap portMapName="v0_11_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_Addr_A</port>
                <port>v0_11_Clk_A</port>
                <port>v0_11_Din_A</port>
                <port>v0_11_Dout_A</port>
                <port>v0_11_EN_A</port>
                <port>v0_11_Rst_A</port>
                <port>v0_11_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_0_EN_A">EN</portMap>
                <portMap portMapName="v1_0_WEN_A">WE</portMap>
                <portMap portMapName="v1_0_Din_A">DIN</portMap>
                <portMap portMapName="v1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_0_Addr_A</port>
                <port>v1_0_Clk_A</port>
                <port>v1_0_Din_A</port>
                <port>v1_0_Dout_A</port>
                <port>v1_0_EN_A</port>
                <port>v1_0_Rst_A</port>
                <port>v1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_1_EN_A">EN</portMap>
                <portMap portMapName="v1_1_WEN_A">WE</portMap>
                <portMap portMapName="v1_1_Din_A">DIN</portMap>
                <portMap portMapName="v1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_1_Addr_A</port>
                <port>v1_1_Clk_A</port>
                <port>v1_1_Din_A</port>
                <port>v1_1_Dout_A</port>
                <port>v1_1_EN_A</port>
                <port>v1_1_Rst_A</port>
                <port>v1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_2_EN_A">EN</portMap>
                <portMap portMapName="v1_2_WEN_A">WE</portMap>
                <portMap portMapName="v1_2_Din_A">DIN</portMap>
                <portMap portMapName="v1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_2_Addr_A</port>
                <port>v1_2_Clk_A</port>
                <port>v1_2_Din_A</port>
                <port>v1_2_Dout_A</port>
                <port>v1_2_EN_A</port>
                <port>v1_2_Rst_A</port>
                <port>v1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_3_EN_A">EN</portMap>
                <portMap portMapName="v1_3_WEN_A">WE</portMap>
                <portMap portMapName="v1_3_Din_A">DIN</portMap>
                <portMap portMapName="v1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_3_Addr_A</port>
                <port>v1_3_Clk_A</port>
                <port>v1_3_Din_A</port>
                <port>v1_3_Dout_A</port>
                <port>v1_3_EN_A</port>
                <port>v1_3_Rst_A</port>
                <port>v1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_4_EN_A">EN</portMap>
                <portMap portMapName="v1_4_WEN_A">WE</portMap>
                <portMap portMapName="v1_4_Din_A">DIN</portMap>
                <portMap portMapName="v1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_4_Addr_A</port>
                <port>v1_4_Clk_A</port>
                <port>v1_4_Din_A</port>
                <port>v1_4_Dout_A</port>
                <port>v1_4_EN_A</port>
                <port>v1_4_Rst_A</port>
                <port>v1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_5_EN_A">EN</portMap>
                <portMap portMapName="v1_5_WEN_A">WE</portMap>
                <portMap portMapName="v1_5_Din_A">DIN</portMap>
                <portMap portMapName="v1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_5_Addr_A</port>
                <port>v1_5_Clk_A</port>
                <port>v1_5_Din_A</port>
                <port>v1_5_Dout_A</port>
                <port>v1_5_EN_A</port>
                <port>v1_5_Rst_A</port>
                <port>v1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_6_EN_A">EN</portMap>
                <portMap portMapName="v1_6_WEN_A">WE</portMap>
                <portMap portMapName="v1_6_Din_A">DIN</portMap>
                <portMap portMapName="v1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_6_Addr_A</port>
                <port>v1_6_Clk_A</port>
                <port>v1_6_Din_A</port>
                <port>v1_6_Dout_A</port>
                <port>v1_6_EN_A</port>
                <port>v1_6_Rst_A</port>
                <port>v1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_7_EN_A">EN</portMap>
                <portMap portMapName="v1_7_WEN_A">WE</portMap>
                <portMap portMapName="v1_7_Din_A">DIN</portMap>
                <portMap portMapName="v1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_7_Addr_A</port>
                <port>v1_7_Clk_A</port>
                <port>v1_7_Din_A</port>
                <port>v1_7_Dout_A</port>
                <port>v1_7_EN_A</port>
                <port>v1_7_Rst_A</port>
                <port>v1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_8_EN_A">EN</portMap>
                <portMap portMapName="v1_8_WEN_A">WE</portMap>
                <portMap portMapName="v1_8_Din_A">DIN</portMap>
                <portMap portMapName="v1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_8_Addr_A</port>
                <port>v1_8_Clk_A</port>
                <port>v1_8_Din_A</port>
                <port>v1_8_Dout_A</port>
                <port>v1_8_EN_A</port>
                <port>v1_8_Rst_A</port>
                <port>v1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_9_EN_A">EN</portMap>
                <portMap portMapName="v1_9_WEN_A">WE</portMap>
                <portMap portMapName="v1_9_Din_A">DIN</portMap>
                <portMap portMapName="v1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_9_Addr_A</port>
                <port>v1_9_Clk_A</port>
                <port>v1_9_Din_A</port>
                <port>v1_9_Dout_A</port>
                <port>v1_9_EN_A</port>
                <port>v1_9_Rst_A</port>
                <port>v1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_0_EN_A">EN</portMap>
                <portMap portMapName="v2_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_0_Addr_A</port>
                <port>v2_0_0_Clk_A</port>
                <port>v2_0_0_Din_A</port>
                <port>v2_0_0_Dout_A</port>
                <port>v2_0_0_EN_A</port>
                <port>v2_0_0_Rst_A</port>
                <port>v2_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_1_EN_A">EN</portMap>
                <portMap portMapName="v2_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_1_Addr_A</port>
                <port>v2_0_1_Clk_A</port>
                <port>v2_0_1_Din_A</port>
                <port>v2_0_1_Dout_A</port>
                <port>v2_0_1_EN_A</port>
                <port>v2_0_1_Rst_A</port>
                <port>v2_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_0_EN_A">EN</portMap>
                <portMap portMapName="v2_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_0_Addr_A</port>
                <port>v2_1_0_Clk_A</port>
                <port>v2_1_0_Din_A</port>
                <port>v2_1_0_Dout_A</port>
                <port>v2_1_0_EN_A</port>
                <port>v2_1_0_Rst_A</port>
                <port>v2_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_1_EN_A">EN</portMap>
                <portMap portMapName="v2_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_1_Addr_A</port>
                <port>v2_1_1_Clk_A</port>
                <port>v2_1_1_Din_A</port>
                <port>v2_1_1_Dout_A</port>
                <port>v2_1_1_EN_A</port>
                <port>v2_1_1_Rst_A</port>
                <port>v2_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_2_0_EN_A">EN</portMap>
                <portMap portMapName="v2_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_2_0_Addr_A</port>
                <port>v2_2_0_Clk_A</port>
                <port>v2_2_0_Din_A</port>
                <port>v2_2_0_Dout_A</port>
                <port>v2_2_0_EN_A</port>
                <port>v2_2_0_Rst_A</port>
                <port>v2_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_2_1_EN_A">EN</portMap>
                <portMap portMapName="v2_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_2_1_Addr_A</port>
                <port>v2_2_1_Clk_A</port>
                <port>v2_2_1_Din_A</port>
                <port>v2_2_1_Dout_A</port>
                <port>v2_2_1_EN_A</port>
                <port>v2_2_1_Rst_A</port>
                <port>v2_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_3_0_EN_A">EN</portMap>
                <portMap portMapName="v2_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_3_0_Addr_A</port>
                <port>v2_3_0_Clk_A</port>
                <port>v2_3_0_Din_A</port>
                <port>v2_3_0_Dout_A</port>
                <port>v2_3_0_EN_A</port>
                <port>v2_3_0_Rst_A</port>
                <port>v2_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_3_1_EN_A">EN</portMap>
                <portMap portMapName="v2_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_3_1_Addr_A</port>
                <port>v2_3_1_Clk_A</port>
                <port>v2_3_1_Din_A</port>
                <port>v2_3_1_Dout_A</port>
                <port>v2_3_1_EN_A</port>
                <port>v2_3_1_Rst_A</port>
                <port>v2_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_4_0_EN_A">EN</portMap>
                <portMap portMapName="v2_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_4_0_Addr_A</port>
                <port>v2_4_0_Clk_A</port>
                <port>v2_4_0_Din_A</port>
                <port>v2_4_0_Dout_A</port>
                <port>v2_4_0_EN_A</port>
                <port>v2_4_0_Rst_A</port>
                <port>v2_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_4_1_EN_A">EN</portMap>
                <portMap portMapName="v2_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_4_1_Addr_A</port>
                <port>v2_4_1_Clk_A</port>
                <port>v2_4_1_Din_A</port>
                <port>v2_4_1_Dout_A</port>
                <port>v2_4_1_EN_A</port>
                <port>v2_4_1_Rst_A</port>
                <port>v2_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_5_0_EN_A">EN</portMap>
                <portMap portMapName="v2_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_5_0_Addr_A</port>
                <port>v2_5_0_Clk_A</port>
                <port>v2_5_0_Din_A</port>
                <port>v2_5_0_Dout_A</port>
                <port>v2_5_0_EN_A</port>
                <port>v2_5_0_Rst_A</port>
                <port>v2_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_5_1_EN_A">EN</portMap>
                <portMap portMapName="v2_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_5_1_Addr_A</port>
                <port>v2_5_1_Clk_A</port>
                <port>v2_5_1_Din_A</port>
                <port>v2_5_1_Dout_A</port>
                <port>v2_5_1_EN_A</port>
                <port>v2_5_1_Rst_A</port>
                <port>v2_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_6_0_EN_A">EN</portMap>
                <portMap portMapName="v2_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_6_0_Addr_A</port>
                <port>v2_6_0_Clk_A</port>
                <port>v2_6_0_Din_A</port>
                <port>v2_6_0_Dout_A</port>
                <port>v2_6_0_EN_A</port>
                <port>v2_6_0_Rst_A</port>
                <port>v2_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_6_1_EN_A">EN</portMap>
                <portMap portMapName="v2_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_6_1_Addr_A</port>
                <port>v2_6_1_Clk_A</port>
                <port>v2_6_1_Din_A</port>
                <port>v2_6_1_Dout_A</port>
                <port>v2_6_1_EN_A</port>
                <port>v2_6_1_Rst_A</port>
                <port>v2_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_7_0_EN_A">EN</portMap>
                <portMap portMapName="v2_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_7_0_Addr_A</port>
                <port>v2_7_0_Clk_A</port>
                <port>v2_7_0_Din_A</port>
                <port>v2_7_0_Dout_A</port>
                <port>v2_7_0_EN_A</port>
                <port>v2_7_0_Rst_A</port>
                <port>v2_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_7_1_EN_A">EN</portMap>
                <portMap portMapName="v2_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_7_1_Addr_A</port>
                <port>v2_7_1_Clk_A</port>
                <port>v2_7_1_Din_A</port>
                <port>v2_7_1_Dout_A</port>
                <port>v2_7_1_EN_A</port>
                <port>v2_7_1_Rst_A</port>
                <port>v2_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_8_0_EN_A">EN</portMap>
                <portMap portMapName="v2_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_8_0_Addr_A</port>
                <port>v2_8_0_Clk_A</port>
                <port>v2_8_0_Din_A</port>
                <port>v2_8_0_Dout_A</port>
                <port>v2_8_0_EN_A</port>
                <port>v2_8_0_Rst_A</port>
                <port>v2_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_8_1_EN_A">EN</portMap>
                <portMap portMapName="v2_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_8_1_Addr_A</port>
                <port>v2_8_1_Clk_A</port>
                <port>v2_8_1_Din_A</port>
                <port>v2_8_1_Dout_A</port>
                <port>v2_8_1_EN_A</port>
                <port>v2_8_1_Rst_A</port>
                <port>v2_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_9_0_EN_A">EN</portMap>
                <portMap portMapName="v2_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_9_0_Addr_A</port>
                <port>v2_9_0_Clk_A</port>
                <port>v2_9_0_Din_A</port>
                <port>v2_9_0_Dout_A</port>
                <port>v2_9_0_EN_A</port>
                <port>v2_9_0_Rst_A</port>
                <port>v2_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_9_1_EN_A">EN</portMap>
                <portMap portMapName="v2_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_9_1_Addr_A</port>
                <port>v2_9_1_Clk_A</port>
                <port>v2_9_1_Din_A</port>
                <port>v2_9_1_Dout_A</port>
                <port>v2_9_1_EN_A</port>
                <port>v2_9_1_Rst_A</port>
                <port>v2_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_0_EN_A">EN</portMap>
                <portMap portMapName="v3_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_Addr_A</port>
                <port>v3_0_0_Clk_A</port>
                <port>v3_0_0_Din_A</port>
                <port>v3_0_0_Dout_A</port>
                <port>v3_0_0_EN_A</port>
                <port>v3_0_0_Rst_A</port>
                <port>v3_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_1_EN_A">EN</portMap>
                <portMap portMapName="v3_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_Addr_A</port>
                <port>v3_0_1_Clk_A</port>
                <port>v3_0_1_Din_A</port>
                <port>v3_0_1_Dout_A</port>
                <port>v3_0_1_EN_A</port>
                <port>v3_0_1_Rst_A</port>
                <port>v3_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_2_EN_A">EN</portMap>
                <portMap portMapName="v3_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_Addr_A</port>
                <port>v3_0_2_Clk_A</port>
                <port>v3_0_2_Din_A</port>
                <port>v3_0_2_Dout_A</port>
                <port>v3_0_2_EN_A</port>
                <port>v3_0_2_Rst_A</port>
                <port>v3_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_3_EN_A">EN</portMap>
                <portMap portMapName="v3_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_Addr_A</port>
                <port>v3_0_3_Clk_A</port>
                <port>v3_0_3_Din_A</port>
                <port>v3_0_3_Dout_A</port>
                <port>v3_0_3_EN_A</port>
                <port>v3_0_3_Rst_A</port>
                <port>v3_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_4_EN_A">EN</portMap>
                <portMap portMapName="v3_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_Addr_A</port>
                <port>v3_0_4_Clk_A</port>
                <port>v3_0_4_Din_A</port>
                <port>v3_0_4_Dout_A</port>
                <port>v3_0_4_EN_A</port>
                <port>v3_0_4_Rst_A</port>
                <port>v3_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_5_EN_A">EN</portMap>
                <portMap portMapName="v3_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_Addr_A</port>
                <port>v3_0_5_Clk_A</port>
                <port>v3_0_5_Din_A</port>
                <port>v3_0_5_Dout_A</port>
                <port>v3_0_5_EN_A</port>
                <port>v3_0_5_Rst_A</port>
                <port>v3_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_0_EN_A">EN</portMap>
                <portMap portMapName="v3_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_Addr_A</port>
                <port>v3_1_0_Clk_A</port>
                <port>v3_1_0_Din_A</port>
                <port>v3_1_0_Dout_A</port>
                <port>v3_1_0_EN_A</port>
                <port>v3_1_0_Rst_A</port>
                <port>v3_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_1_EN_A">EN</portMap>
                <portMap portMapName="v3_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_Addr_A</port>
                <port>v3_1_1_Clk_A</port>
                <port>v3_1_1_Din_A</port>
                <port>v3_1_1_Dout_A</port>
                <port>v3_1_1_EN_A</port>
                <port>v3_1_1_Rst_A</port>
                <port>v3_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_2_EN_A">EN</portMap>
                <portMap portMapName="v3_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_Addr_A</port>
                <port>v3_1_2_Clk_A</port>
                <port>v3_1_2_Din_A</port>
                <port>v3_1_2_Dout_A</port>
                <port>v3_1_2_EN_A</port>
                <port>v3_1_2_Rst_A</port>
                <port>v3_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_3_EN_A">EN</portMap>
                <portMap portMapName="v3_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_Addr_A</port>
                <port>v3_1_3_Clk_A</port>
                <port>v3_1_3_Din_A</port>
                <port>v3_1_3_Dout_A</port>
                <port>v3_1_3_EN_A</port>
                <port>v3_1_3_Rst_A</port>
                <port>v3_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_4_EN_A">EN</portMap>
                <portMap portMapName="v3_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_Addr_A</port>
                <port>v3_1_4_Clk_A</port>
                <port>v3_1_4_Din_A</port>
                <port>v3_1_4_Dout_A</port>
                <port>v3_1_4_EN_A</port>
                <port>v3_1_4_Rst_A</port>
                <port>v3_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_5_EN_A">EN</portMap>
                <portMap portMapName="v3_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_Addr_A</port>
                <port>v3_1_5_Clk_A</port>
                <port>v3_1_5_Din_A</port>
                <port>v3_1_5_Dout_A</port>
                <port>v3_1_5_EN_A</port>
                <port>v3_1_5_Rst_A</port>
                <port>v3_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_0_EN_A">EN</portMap>
                <portMap portMapName="v4_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_0_Addr_A</port>
                <port>v4_0_0_Clk_A</port>
                <port>v4_0_0_Din_A</port>
                <port>v4_0_0_Dout_A</port>
                <port>v4_0_0_EN_A</port>
                <port>v4_0_0_Rst_A</port>
                <port>v4_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_1_EN_A">EN</portMap>
                <portMap portMapName="v4_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_1_Addr_A</port>
                <port>v4_0_1_Clk_A</port>
                <port>v4_0_1_Din_A</port>
                <port>v4_0_1_Dout_A</port>
                <port>v4_0_1_EN_A</port>
                <port>v4_0_1_Rst_A</port>
                <port>v4_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_2_EN_A">EN</portMap>
                <portMap portMapName="v4_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_2_Addr_A</port>
                <port>v4_0_2_Clk_A</port>
                <port>v4_0_2_Din_A</port>
                <port>v4_0_2_Dout_A</port>
                <port>v4_0_2_EN_A</port>
                <port>v4_0_2_Rst_A</port>
                <port>v4_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_3_EN_A">EN</portMap>
                <portMap portMapName="v4_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_3_Addr_A</port>
                <port>v4_0_3_Clk_A</port>
                <port>v4_0_3_Din_A</port>
                <port>v4_0_3_Dout_A</port>
                <port>v4_0_3_EN_A</port>
                <port>v4_0_3_Rst_A</port>
                <port>v4_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_4_EN_A">EN</portMap>
                <portMap portMapName="v4_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_4_Addr_A</port>
                <port>v4_0_4_Clk_A</port>
                <port>v4_0_4_Din_A</port>
                <port>v4_0_4_Dout_A</port>
                <port>v4_0_4_EN_A</port>
                <port>v4_0_4_Rst_A</port>
                <port>v4_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_5_EN_A">EN</portMap>
                <portMap portMapName="v4_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_5_Addr_A</port>
                <port>v4_0_5_Clk_A</port>
                <port>v4_0_5_Din_A</port>
                <port>v4_0_5_Dout_A</port>
                <port>v4_0_5_EN_A</port>
                <port>v4_0_5_Rst_A</port>
                <port>v4_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_0_EN_A">EN</portMap>
                <portMap portMapName="v4_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_0_Addr_A</port>
                <port>v4_1_0_Clk_A</port>
                <port>v4_1_0_Din_A</port>
                <port>v4_1_0_Dout_A</port>
                <port>v4_1_0_EN_A</port>
                <port>v4_1_0_Rst_A</port>
                <port>v4_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_1_EN_A">EN</portMap>
                <portMap portMapName="v4_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_1_Addr_A</port>
                <port>v4_1_1_Clk_A</port>
                <port>v4_1_1_Din_A</port>
                <port>v4_1_1_Dout_A</port>
                <port>v4_1_1_EN_A</port>
                <port>v4_1_1_Rst_A</port>
                <port>v4_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_2_EN_A">EN</portMap>
                <portMap portMapName="v4_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_2_Addr_A</port>
                <port>v4_1_2_Clk_A</port>
                <port>v4_1_2_Din_A</port>
                <port>v4_1_2_Dout_A</port>
                <port>v4_1_2_EN_A</port>
                <port>v4_1_2_Rst_A</port>
                <port>v4_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_3_EN_A">EN</portMap>
                <portMap portMapName="v4_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_3_Addr_A</port>
                <port>v4_1_3_Clk_A</port>
                <port>v4_1_3_Din_A</port>
                <port>v4_1_3_Dout_A</port>
                <port>v4_1_3_EN_A</port>
                <port>v4_1_3_Rst_A</port>
                <port>v4_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_4_EN_A">EN</portMap>
                <portMap portMapName="v4_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_4_Addr_A</port>
                <port>v4_1_4_Clk_A</port>
                <port>v4_1_4_Din_A</port>
                <port>v4_1_4_Dout_A</port>
                <port>v4_1_4_EN_A</port>
                <port>v4_1_4_Rst_A</port>
                <port>v4_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_5_EN_A">EN</portMap>
                <portMap portMapName="v4_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_5_Addr_A</port>
                <port>v4_1_5_Clk_A</port>
                <port>v4_1_5_Din_A</port>
                <port>v4_1_5_Dout_A</port>
                <port>v4_1_5_EN_A</port>
                <port>v4_1_5_Rst_A</port>
                <port>v4_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_0_EN_A">EN</portMap>
                <portMap portMapName="v4_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_0_Addr_A</port>
                <port>v4_2_0_Clk_A</port>
                <port>v4_2_0_Din_A</port>
                <port>v4_2_0_Dout_A</port>
                <port>v4_2_0_EN_A</port>
                <port>v4_2_0_Rst_A</port>
                <port>v4_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_1_EN_A">EN</portMap>
                <portMap portMapName="v4_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_1_Addr_A</port>
                <port>v4_2_1_Clk_A</port>
                <port>v4_2_1_Din_A</port>
                <port>v4_2_1_Dout_A</port>
                <port>v4_2_1_EN_A</port>
                <port>v4_2_1_Rst_A</port>
                <port>v4_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_2_EN_A">EN</portMap>
                <portMap portMapName="v4_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_2_Addr_A</port>
                <port>v4_2_2_Clk_A</port>
                <port>v4_2_2_Din_A</port>
                <port>v4_2_2_Dout_A</port>
                <port>v4_2_2_EN_A</port>
                <port>v4_2_2_Rst_A</port>
                <port>v4_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_3_EN_A">EN</portMap>
                <portMap portMapName="v4_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_3_Addr_A</port>
                <port>v4_2_3_Clk_A</port>
                <port>v4_2_3_Din_A</port>
                <port>v4_2_3_Dout_A</port>
                <port>v4_2_3_EN_A</port>
                <port>v4_2_3_Rst_A</port>
                <port>v4_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_4_EN_A">EN</portMap>
                <portMap portMapName="v4_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_4_Addr_A</port>
                <port>v4_2_4_Clk_A</port>
                <port>v4_2_4_Din_A</port>
                <port>v4_2_4_Dout_A</port>
                <port>v4_2_4_EN_A</port>
                <port>v4_2_4_Rst_A</port>
                <port>v4_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_5_EN_A">EN</portMap>
                <portMap portMapName="v4_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_5_Addr_A</port>
                <port>v4_2_5_Clk_A</port>
                <port>v4_2_5_Din_A</port>
                <port>v4_2_5_Dout_A</port>
                <port>v4_2_5_EN_A</port>
                <port>v4_2_5_Rst_A</port>
                <port>v4_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_0_EN_A">EN</portMap>
                <portMap portMapName="v4_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_0_Addr_A</port>
                <port>v4_3_0_Clk_A</port>
                <port>v4_3_0_Din_A</port>
                <port>v4_3_0_Dout_A</port>
                <port>v4_3_0_EN_A</port>
                <port>v4_3_0_Rst_A</port>
                <port>v4_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_1_EN_A">EN</portMap>
                <portMap portMapName="v4_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_1_Addr_A</port>
                <port>v4_3_1_Clk_A</port>
                <port>v4_3_1_Din_A</port>
                <port>v4_3_1_Dout_A</port>
                <port>v4_3_1_EN_A</port>
                <port>v4_3_1_Rst_A</port>
                <port>v4_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_2_EN_A">EN</portMap>
                <portMap portMapName="v4_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_2_Addr_A</port>
                <port>v4_3_2_Clk_A</port>
                <port>v4_3_2_Din_A</port>
                <port>v4_3_2_Dout_A</port>
                <port>v4_3_2_EN_A</port>
                <port>v4_3_2_Rst_A</port>
                <port>v4_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_3_EN_A">EN</portMap>
                <portMap portMapName="v4_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_3_Addr_A</port>
                <port>v4_3_3_Clk_A</port>
                <port>v4_3_3_Din_A</port>
                <port>v4_3_3_Dout_A</port>
                <port>v4_3_3_EN_A</port>
                <port>v4_3_3_Rst_A</port>
                <port>v4_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_4_EN_A">EN</portMap>
                <portMap portMapName="v4_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_4_Addr_A</port>
                <port>v4_3_4_Clk_A</port>
                <port>v4_3_4_Din_A</port>
                <port>v4_3_4_Dout_A</port>
                <port>v4_3_4_EN_A</port>
                <port>v4_3_4_Rst_A</port>
                <port>v4_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_5_EN_A">EN</portMap>
                <portMap portMapName="v4_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_5_Addr_A</port>
                <port>v4_3_5_Clk_A</port>
                <port>v4_3_5_Din_A</port>
                <port>v4_3_5_Dout_A</port>
                <port>v4_3_5_EN_A</port>
                <port>v4_3_5_Rst_A</port>
                <port>v4_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_0_EN_A">EN</portMap>
                <portMap portMapName="v4_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_0_Addr_A</port>
                <port>v4_4_0_Clk_A</port>
                <port>v4_4_0_Din_A</port>
                <port>v4_4_0_Dout_A</port>
                <port>v4_4_0_EN_A</port>
                <port>v4_4_0_Rst_A</port>
                <port>v4_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_1_EN_A">EN</portMap>
                <portMap portMapName="v4_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_1_Addr_A</port>
                <port>v4_4_1_Clk_A</port>
                <port>v4_4_1_Din_A</port>
                <port>v4_4_1_Dout_A</port>
                <port>v4_4_1_EN_A</port>
                <port>v4_4_1_Rst_A</port>
                <port>v4_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_2_EN_A">EN</portMap>
                <portMap portMapName="v4_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_2_Addr_A</port>
                <port>v4_4_2_Clk_A</port>
                <port>v4_4_2_Din_A</port>
                <port>v4_4_2_Dout_A</port>
                <port>v4_4_2_EN_A</port>
                <port>v4_4_2_Rst_A</port>
                <port>v4_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_3_EN_A">EN</portMap>
                <portMap portMapName="v4_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_3_Addr_A</port>
                <port>v4_4_3_Clk_A</port>
                <port>v4_4_3_Din_A</port>
                <port>v4_4_3_Dout_A</port>
                <port>v4_4_3_EN_A</port>
                <port>v4_4_3_Rst_A</port>
                <port>v4_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_4_EN_A">EN</portMap>
                <portMap portMapName="v4_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_4_Addr_A</port>
                <port>v4_4_4_Clk_A</port>
                <port>v4_4_4_Din_A</port>
                <port>v4_4_4_Dout_A</port>
                <port>v4_4_4_EN_A</port>
                <port>v4_4_4_Rst_A</port>
                <port>v4_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_5_EN_A">EN</portMap>
                <portMap portMapName="v4_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_5_Addr_A</port>
                <port>v4_4_5_Clk_A</port>
                <port>v4_4_5_Din_A</port>
                <port>v4_4_5_Dout_A</port>
                <port>v4_4_5_EN_A</port>
                <port>v4_4_5_Rst_A</port>
                <port>v4_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_0_EN_A">EN</portMap>
                <portMap portMapName="v4_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_0_Addr_A</port>
                <port>v4_5_0_Clk_A</port>
                <port>v4_5_0_Din_A</port>
                <port>v4_5_0_Dout_A</port>
                <port>v4_5_0_EN_A</port>
                <port>v4_5_0_Rst_A</port>
                <port>v4_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_1_EN_A">EN</portMap>
                <portMap portMapName="v4_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_1_Addr_A</port>
                <port>v4_5_1_Clk_A</port>
                <port>v4_5_1_Din_A</port>
                <port>v4_5_1_Dout_A</port>
                <port>v4_5_1_EN_A</port>
                <port>v4_5_1_Rst_A</port>
                <port>v4_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_2_EN_A">EN</portMap>
                <portMap portMapName="v4_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_2_Addr_A</port>
                <port>v4_5_2_Clk_A</port>
                <port>v4_5_2_Din_A</port>
                <port>v4_5_2_Dout_A</port>
                <port>v4_5_2_EN_A</port>
                <port>v4_5_2_Rst_A</port>
                <port>v4_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_3_EN_A">EN</portMap>
                <portMap portMapName="v4_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_3_Addr_A</port>
                <port>v4_5_3_Clk_A</port>
                <port>v4_5_3_Din_A</port>
                <port>v4_5_3_Dout_A</port>
                <port>v4_5_3_EN_A</port>
                <port>v4_5_3_Rst_A</port>
                <port>v4_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_4_EN_A">EN</portMap>
                <portMap portMapName="v4_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_4_Addr_A</port>
                <port>v4_5_4_Clk_A</port>
                <port>v4_5_4_Din_A</port>
                <port>v4_5_4_Dout_A</port>
                <port>v4_5_4_EN_A</port>
                <port>v4_5_4_Rst_A</port>
                <port>v4_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_5_EN_A">EN</portMap>
                <portMap portMapName="v4_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_5_Addr_A</port>
                <port>v4_5_5_Clk_A</port>
                <port>v4_5_5_Din_A</port>
                <port>v4_5_5_Dout_A</port>
                <port>v4_5_5_EN_A</port>
                <port>v4_5_5_Rst_A</port>
                <port>v4_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_0_EN_A">EN</portMap>
                <portMap portMapName="v4_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_0_Addr_A</port>
                <port>v4_6_0_Clk_A</port>
                <port>v4_6_0_Din_A</port>
                <port>v4_6_0_Dout_A</port>
                <port>v4_6_0_EN_A</port>
                <port>v4_6_0_Rst_A</port>
                <port>v4_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_1_EN_A">EN</portMap>
                <portMap portMapName="v4_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_1_Addr_A</port>
                <port>v4_6_1_Clk_A</port>
                <port>v4_6_1_Din_A</port>
                <port>v4_6_1_Dout_A</port>
                <port>v4_6_1_EN_A</port>
                <port>v4_6_1_Rst_A</port>
                <port>v4_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_2_EN_A">EN</portMap>
                <portMap portMapName="v4_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_2_Addr_A</port>
                <port>v4_6_2_Clk_A</port>
                <port>v4_6_2_Din_A</port>
                <port>v4_6_2_Dout_A</port>
                <port>v4_6_2_EN_A</port>
                <port>v4_6_2_Rst_A</port>
                <port>v4_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_3_EN_A">EN</portMap>
                <portMap portMapName="v4_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_3_Addr_A</port>
                <port>v4_6_3_Clk_A</port>
                <port>v4_6_3_Din_A</port>
                <port>v4_6_3_Dout_A</port>
                <port>v4_6_3_EN_A</port>
                <port>v4_6_3_Rst_A</port>
                <port>v4_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_4_EN_A">EN</portMap>
                <portMap portMapName="v4_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_4_Addr_A</port>
                <port>v4_6_4_Clk_A</port>
                <port>v4_6_4_Din_A</port>
                <port>v4_6_4_Dout_A</port>
                <port>v4_6_4_EN_A</port>
                <port>v4_6_4_Rst_A</port>
                <port>v4_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_5_EN_A">EN</portMap>
                <portMap portMapName="v4_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_5_Addr_A</port>
                <port>v4_6_5_Clk_A</port>
                <port>v4_6_5_Din_A</port>
                <port>v4_6_5_Dout_A</port>
                <port>v4_6_5_EN_A</port>
                <port>v4_6_5_Rst_A</port>
                <port>v4_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_0_EN_A">EN</portMap>
                <portMap portMapName="v4_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_0_Addr_A</port>
                <port>v4_7_0_Clk_A</port>
                <port>v4_7_0_Din_A</port>
                <port>v4_7_0_Dout_A</port>
                <port>v4_7_0_EN_A</port>
                <port>v4_7_0_Rst_A</port>
                <port>v4_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_1_EN_A">EN</portMap>
                <portMap portMapName="v4_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_1_Addr_A</port>
                <port>v4_7_1_Clk_A</port>
                <port>v4_7_1_Din_A</port>
                <port>v4_7_1_Dout_A</port>
                <port>v4_7_1_EN_A</port>
                <port>v4_7_1_Rst_A</port>
                <port>v4_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_2_EN_A">EN</portMap>
                <portMap portMapName="v4_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_2_Addr_A</port>
                <port>v4_7_2_Clk_A</port>
                <port>v4_7_2_Din_A</port>
                <port>v4_7_2_Dout_A</port>
                <port>v4_7_2_EN_A</port>
                <port>v4_7_2_Rst_A</port>
                <port>v4_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_3_EN_A">EN</portMap>
                <portMap portMapName="v4_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_3_Addr_A</port>
                <port>v4_7_3_Clk_A</port>
                <port>v4_7_3_Din_A</port>
                <port>v4_7_3_Dout_A</port>
                <port>v4_7_3_EN_A</port>
                <port>v4_7_3_Rst_A</port>
                <port>v4_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_4_EN_A">EN</portMap>
                <portMap portMapName="v4_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_4_Addr_A</port>
                <port>v4_7_4_Clk_A</port>
                <port>v4_7_4_Din_A</port>
                <port>v4_7_4_Dout_A</port>
                <port>v4_7_4_EN_A</port>
                <port>v4_7_4_Rst_A</port>
                <port>v4_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_5_EN_A">EN</portMap>
                <portMap portMapName="v4_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_5_Addr_A</port>
                <port>v4_7_5_Clk_A</port>
                <port>v4_7_5_Din_A</port>
                <port>v4_7_5_Dout_A</port>
                <port>v4_7_5_EN_A</port>
                <port>v4_7_5_Rst_A</port>
                <port>v4_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_0_EN_A">EN</portMap>
                <portMap portMapName="v4_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_0_Addr_A</port>
                <port>v4_8_0_Clk_A</port>
                <port>v4_8_0_Din_A</port>
                <port>v4_8_0_Dout_A</port>
                <port>v4_8_0_EN_A</port>
                <port>v4_8_0_Rst_A</port>
                <port>v4_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_1_EN_A">EN</portMap>
                <portMap portMapName="v4_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_1_Addr_A</port>
                <port>v4_8_1_Clk_A</port>
                <port>v4_8_1_Din_A</port>
                <port>v4_8_1_Dout_A</port>
                <port>v4_8_1_EN_A</port>
                <port>v4_8_1_Rst_A</port>
                <port>v4_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_2_EN_A">EN</portMap>
                <portMap portMapName="v4_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_2_Addr_A</port>
                <port>v4_8_2_Clk_A</port>
                <port>v4_8_2_Din_A</port>
                <port>v4_8_2_Dout_A</port>
                <port>v4_8_2_EN_A</port>
                <port>v4_8_2_Rst_A</port>
                <port>v4_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_3_EN_A">EN</portMap>
                <portMap portMapName="v4_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_3_Addr_A</port>
                <port>v4_8_3_Clk_A</port>
                <port>v4_8_3_Din_A</port>
                <port>v4_8_3_Dout_A</port>
                <port>v4_8_3_EN_A</port>
                <port>v4_8_3_Rst_A</port>
                <port>v4_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_4_EN_A">EN</portMap>
                <portMap portMapName="v4_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_4_Addr_A</port>
                <port>v4_8_4_Clk_A</port>
                <port>v4_8_4_Din_A</port>
                <port>v4_8_4_Dout_A</port>
                <port>v4_8_4_EN_A</port>
                <port>v4_8_4_Rst_A</port>
                <port>v4_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_5_EN_A">EN</portMap>
                <portMap portMapName="v4_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_5_Addr_A</port>
                <port>v4_8_5_Clk_A</port>
                <port>v4_8_5_Din_A</port>
                <port>v4_8_5_Dout_A</port>
                <port>v4_8_5_EN_A</port>
                <port>v4_8_5_Rst_A</port>
                <port>v4_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_0_EN_A">EN</portMap>
                <portMap portMapName="v5_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_0_Addr_A</port>
                <port>v5_0_0_Clk_A</port>
                <port>v5_0_0_Din_A</port>
                <port>v5_0_0_Dout_A</port>
                <port>v5_0_0_EN_A</port>
                <port>v5_0_0_Rst_A</port>
                <port>v5_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_0_EN_B">EN</portMap>
                <portMap portMapName="v5_0_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_0_Addr_B</port>
                <port>v5_0_0_Clk_B</port>
                <port>v5_0_0_Din_B</port>
                <port>v5_0_0_Dout_B</port>
                <port>v5_0_0_EN_B</port>
                <port>v5_0_0_Rst_B</port>
                <port>v5_0_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_1_EN_A">EN</portMap>
                <portMap portMapName="v5_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_1_Addr_A</port>
                <port>v5_0_1_Clk_A</port>
                <port>v5_0_1_Din_A</port>
                <port>v5_0_1_Dout_A</port>
                <port>v5_0_1_EN_A</port>
                <port>v5_0_1_Rst_A</port>
                <port>v5_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_1_EN_B">EN</portMap>
                <portMap portMapName="v5_0_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_1_Addr_B</port>
                <port>v5_0_1_Clk_B</port>
                <port>v5_0_1_Din_B</port>
                <port>v5_0_1_Dout_B</port>
                <port>v5_0_1_EN_B</port>
                <port>v5_0_1_Rst_B</port>
                <port>v5_0_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_2_EN_A">EN</portMap>
                <portMap portMapName="v5_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_2_Addr_A</port>
                <port>v5_0_2_Clk_A</port>
                <port>v5_0_2_Din_A</port>
                <port>v5_0_2_Dout_A</port>
                <port>v5_0_2_EN_A</port>
                <port>v5_0_2_Rst_A</port>
                <port>v5_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_2_EN_B">EN</portMap>
                <portMap portMapName="v5_0_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_2_Addr_B</port>
                <port>v5_0_2_Clk_B</port>
                <port>v5_0_2_Din_B</port>
                <port>v5_0_2_Dout_B</port>
                <port>v5_0_2_EN_B</port>
                <port>v5_0_2_Rst_B</port>
                <port>v5_0_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_3_EN_A">EN</portMap>
                <portMap portMapName="v5_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_3_Addr_A</port>
                <port>v5_0_3_Clk_A</port>
                <port>v5_0_3_Din_A</port>
                <port>v5_0_3_Dout_A</port>
                <port>v5_0_3_EN_A</port>
                <port>v5_0_3_Rst_A</port>
                <port>v5_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_3_EN_B">EN</portMap>
                <portMap portMapName="v5_0_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_3_Addr_B</port>
                <port>v5_0_3_Clk_B</port>
                <port>v5_0_3_Din_B</port>
                <port>v5_0_3_Dout_B</port>
                <port>v5_0_3_EN_B</port>
                <port>v5_0_3_Rst_B</port>
                <port>v5_0_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_4_EN_A">EN</portMap>
                <portMap portMapName="v5_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_4_Addr_A</port>
                <port>v5_0_4_Clk_A</port>
                <port>v5_0_4_Din_A</port>
                <port>v5_0_4_Dout_A</port>
                <port>v5_0_4_EN_A</port>
                <port>v5_0_4_Rst_A</port>
                <port>v5_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_4_EN_B">EN</portMap>
                <portMap portMapName="v5_0_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_4_Addr_B</port>
                <port>v5_0_4_Clk_B</port>
                <port>v5_0_4_Din_B</port>
                <port>v5_0_4_Dout_B</port>
                <port>v5_0_4_EN_B</port>
                <port>v5_0_4_Rst_B</port>
                <port>v5_0_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_5_EN_A">EN</portMap>
                <portMap portMapName="v5_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_5_Addr_A</port>
                <port>v5_0_5_Clk_A</port>
                <port>v5_0_5_Din_A</port>
                <port>v5_0_5_Dout_A</port>
                <port>v5_0_5_EN_A</port>
                <port>v5_0_5_Rst_A</port>
                <port>v5_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_5_EN_B">EN</portMap>
                <portMap portMapName="v5_0_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_5_Addr_B</port>
                <port>v5_0_5_Clk_B</port>
                <port>v5_0_5_Din_B</port>
                <port>v5_0_5_Dout_B</port>
                <port>v5_0_5_EN_B</port>
                <port>v5_0_5_Rst_B</port>
                <port>v5_0_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_6_EN_A">EN</portMap>
                <portMap portMapName="v5_0_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_6_Addr_A</port>
                <port>v5_0_6_Clk_A</port>
                <port>v5_0_6_Din_A</port>
                <port>v5_0_6_Dout_A</port>
                <port>v5_0_6_EN_A</port>
                <port>v5_0_6_Rst_A</port>
                <port>v5_0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_6_EN_B">EN</portMap>
                <portMap portMapName="v5_0_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_6_Addr_B</port>
                <port>v5_0_6_Clk_B</port>
                <port>v5_0_6_Din_B</port>
                <port>v5_0_6_Dout_B</port>
                <port>v5_0_6_EN_B</port>
                <port>v5_0_6_Rst_B</port>
                <port>v5_0_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_7_EN_A">EN</portMap>
                <portMap portMapName="v5_0_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_7_Addr_A</port>
                <port>v5_0_7_Clk_A</port>
                <port>v5_0_7_Din_A</port>
                <port>v5_0_7_Dout_A</port>
                <port>v5_0_7_EN_A</port>
                <port>v5_0_7_Rst_A</port>
                <port>v5_0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_7_EN_B">EN</portMap>
                <portMap portMapName="v5_0_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_7_Addr_B</port>
                <port>v5_0_7_Clk_B</port>
                <port>v5_0_7_Din_B</port>
                <port>v5_0_7_Dout_B</port>
                <port>v5_0_7_EN_B</port>
                <port>v5_0_7_Rst_B</port>
                <port>v5_0_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_8_EN_A">EN</portMap>
                <portMap portMapName="v5_0_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_8_Addr_A</port>
                <port>v5_0_8_Clk_A</port>
                <port>v5_0_8_Din_A</port>
                <port>v5_0_8_Dout_A</port>
                <port>v5_0_8_EN_A</port>
                <port>v5_0_8_Rst_A</port>
                <port>v5_0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_8_EN_B">EN</portMap>
                <portMap portMapName="v5_0_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_8_Addr_B</port>
                <port>v5_0_8_Clk_B</port>
                <port>v5_0_8_Din_B</port>
                <port>v5_0_8_Dout_B</port>
                <port>v5_0_8_EN_B</port>
                <port>v5_0_8_Rst_B</port>
                <port>v5_0_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_0_9_EN_A">EN</portMap>
                <portMap portMapName="v5_0_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_0_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_9_Addr_A</port>
                <port>v5_0_9_Clk_A</port>
                <port>v5_0_9_Din_A</port>
                <port>v5_0_9_Dout_A</port>
                <port>v5_0_9_EN_A</port>
                <port>v5_0_9_Rst_A</port>
                <port>v5_0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_0_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_0_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_0_9_EN_B">EN</portMap>
                <portMap portMapName="v5_0_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_0_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_0_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_0_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_0_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_0_9_Addr_B</port>
                <port>v5_0_9_Clk_B</port>
                <port>v5_0_9_Din_B</port>
                <port>v5_0_9_Dout_B</port>
                <port>v5_0_9_EN_B</port>
                <port>v5_0_9_Rst_B</port>
                <port>v5_0_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_0_EN_A">EN</portMap>
                <portMap portMapName="v5_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_0_Addr_A</port>
                <port>v5_1_0_Clk_A</port>
                <port>v5_1_0_Din_A</port>
                <port>v5_1_0_Dout_A</port>
                <port>v5_1_0_EN_A</port>
                <port>v5_1_0_Rst_A</port>
                <port>v5_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_0_EN_B">EN</portMap>
                <portMap portMapName="v5_1_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_0_Addr_B</port>
                <port>v5_1_0_Clk_B</port>
                <port>v5_1_0_Din_B</port>
                <port>v5_1_0_Dout_B</port>
                <port>v5_1_0_EN_B</port>
                <port>v5_1_0_Rst_B</port>
                <port>v5_1_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_1_EN_A">EN</portMap>
                <portMap portMapName="v5_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_1_Addr_A</port>
                <port>v5_1_1_Clk_A</port>
                <port>v5_1_1_Din_A</port>
                <port>v5_1_1_Dout_A</port>
                <port>v5_1_1_EN_A</port>
                <port>v5_1_1_Rst_A</port>
                <port>v5_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_1_EN_B">EN</portMap>
                <portMap portMapName="v5_1_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_1_Addr_B</port>
                <port>v5_1_1_Clk_B</port>
                <port>v5_1_1_Din_B</port>
                <port>v5_1_1_Dout_B</port>
                <port>v5_1_1_EN_B</port>
                <port>v5_1_1_Rst_B</port>
                <port>v5_1_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_2_EN_A">EN</portMap>
                <portMap portMapName="v5_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_2_Addr_A</port>
                <port>v5_1_2_Clk_A</port>
                <port>v5_1_2_Din_A</port>
                <port>v5_1_2_Dout_A</port>
                <port>v5_1_2_EN_A</port>
                <port>v5_1_2_Rst_A</port>
                <port>v5_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_2_EN_B">EN</portMap>
                <portMap portMapName="v5_1_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_2_Addr_B</port>
                <port>v5_1_2_Clk_B</port>
                <port>v5_1_2_Din_B</port>
                <port>v5_1_2_Dout_B</port>
                <port>v5_1_2_EN_B</port>
                <port>v5_1_2_Rst_B</port>
                <port>v5_1_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_3_EN_A">EN</portMap>
                <portMap portMapName="v5_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_3_Addr_A</port>
                <port>v5_1_3_Clk_A</port>
                <port>v5_1_3_Din_A</port>
                <port>v5_1_3_Dout_A</port>
                <port>v5_1_3_EN_A</port>
                <port>v5_1_3_Rst_A</port>
                <port>v5_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_3_EN_B">EN</portMap>
                <portMap portMapName="v5_1_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_3_Addr_B</port>
                <port>v5_1_3_Clk_B</port>
                <port>v5_1_3_Din_B</port>
                <port>v5_1_3_Dout_B</port>
                <port>v5_1_3_EN_B</port>
                <port>v5_1_3_Rst_B</port>
                <port>v5_1_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_4_EN_A">EN</portMap>
                <portMap portMapName="v5_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_4_Addr_A</port>
                <port>v5_1_4_Clk_A</port>
                <port>v5_1_4_Din_A</port>
                <port>v5_1_4_Dout_A</port>
                <port>v5_1_4_EN_A</port>
                <port>v5_1_4_Rst_A</port>
                <port>v5_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_4_EN_B">EN</portMap>
                <portMap portMapName="v5_1_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_4_Addr_B</port>
                <port>v5_1_4_Clk_B</port>
                <port>v5_1_4_Din_B</port>
                <port>v5_1_4_Dout_B</port>
                <port>v5_1_4_EN_B</port>
                <port>v5_1_4_Rst_B</port>
                <port>v5_1_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_5_EN_A">EN</portMap>
                <portMap portMapName="v5_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_5_Addr_A</port>
                <port>v5_1_5_Clk_A</port>
                <port>v5_1_5_Din_A</port>
                <port>v5_1_5_Dout_A</port>
                <port>v5_1_5_EN_A</port>
                <port>v5_1_5_Rst_A</port>
                <port>v5_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_5_EN_B">EN</portMap>
                <portMap portMapName="v5_1_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_5_Addr_B</port>
                <port>v5_1_5_Clk_B</port>
                <port>v5_1_5_Din_B</port>
                <port>v5_1_5_Dout_B</port>
                <port>v5_1_5_EN_B</port>
                <port>v5_1_5_Rst_B</port>
                <port>v5_1_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_6_EN_A">EN</portMap>
                <portMap portMapName="v5_1_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_6_Addr_A</port>
                <port>v5_1_6_Clk_A</port>
                <port>v5_1_6_Din_A</port>
                <port>v5_1_6_Dout_A</port>
                <port>v5_1_6_EN_A</port>
                <port>v5_1_6_Rst_A</port>
                <port>v5_1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_6_EN_B">EN</portMap>
                <portMap portMapName="v5_1_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_6_Addr_B</port>
                <port>v5_1_6_Clk_B</port>
                <port>v5_1_6_Din_B</port>
                <port>v5_1_6_Dout_B</port>
                <port>v5_1_6_EN_B</port>
                <port>v5_1_6_Rst_B</port>
                <port>v5_1_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_7_EN_A">EN</portMap>
                <portMap portMapName="v5_1_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_7_Addr_A</port>
                <port>v5_1_7_Clk_A</port>
                <port>v5_1_7_Din_A</port>
                <port>v5_1_7_Dout_A</port>
                <port>v5_1_7_EN_A</port>
                <port>v5_1_7_Rst_A</port>
                <port>v5_1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_7_EN_B">EN</portMap>
                <portMap portMapName="v5_1_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_7_Addr_B</port>
                <port>v5_1_7_Clk_B</port>
                <port>v5_1_7_Din_B</port>
                <port>v5_1_7_Dout_B</port>
                <port>v5_1_7_EN_B</port>
                <port>v5_1_7_Rst_B</port>
                <port>v5_1_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_8_EN_A">EN</portMap>
                <portMap portMapName="v5_1_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_8_Addr_A</port>
                <port>v5_1_8_Clk_A</port>
                <port>v5_1_8_Din_A</port>
                <port>v5_1_8_Dout_A</port>
                <port>v5_1_8_EN_A</port>
                <port>v5_1_8_Rst_A</port>
                <port>v5_1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_8_EN_B">EN</portMap>
                <portMap portMapName="v5_1_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_8_Addr_B</port>
                <port>v5_1_8_Clk_B</port>
                <port>v5_1_8_Din_B</port>
                <port>v5_1_8_Dout_B</port>
                <port>v5_1_8_EN_B</port>
                <port>v5_1_8_Rst_B</port>
                <port>v5_1_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_1_9_EN_A">EN</portMap>
                <portMap portMapName="v5_1_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_1_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_9_Addr_A</port>
                <port>v5_1_9_Clk_A</port>
                <port>v5_1_9_Din_A</port>
                <port>v5_1_9_Dout_A</port>
                <port>v5_1_9_EN_A</port>
                <port>v5_1_9_Rst_A</port>
                <port>v5_1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_1_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_1_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_1_9_EN_B">EN</portMap>
                <portMap portMapName="v5_1_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_1_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_1_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_1_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_1_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_1_9_Addr_B</port>
                <port>v5_1_9_Clk_B</port>
                <port>v5_1_9_Din_B</port>
                <port>v5_1_9_Dout_B</port>
                <port>v5_1_9_EN_B</port>
                <port>v5_1_9_Rst_B</port>
                <port>v5_1_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_0_EN_A">EN</portMap>
                <portMap portMapName="v5_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_0_Addr_A</port>
                <port>v5_2_0_Clk_A</port>
                <port>v5_2_0_Din_A</port>
                <port>v5_2_0_Dout_A</port>
                <port>v5_2_0_EN_A</port>
                <port>v5_2_0_Rst_A</port>
                <port>v5_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_0_EN_B">EN</portMap>
                <portMap portMapName="v5_2_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_0_Addr_B</port>
                <port>v5_2_0_Clk_B</port>
                <port>v5_2_0_Din_B</port>
                <port>v5_2_0_Dout_B</port>
                <port>v5_2_0_EN_B</port>
                <port>v5_2_0_Rst_B</port>
                <port>v5_2_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_1_EN_A">EN</portMap>
                <portMap portMapName="v5_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_1_Addr_A</port>
                <port>v5_2_1_Clk_A</port>
                <port>v5_2_1_Din_A</port>
                <port>v5_2_1_Dout_A</port>
                <port>v5_2_1_EN_A</port>
                <port>v5_2_1_Rst_A</port>
                <port>v5_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_1_EN_B">EN</portMap>
                <portMap portMapName="v5_2_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_1_Addr_B</port>
                <port>v5_2_1_Clk_B</port>
                <port>v5_2_1_Din_B</port>
                <port>v5_2_1_Dout_B</port>
                <port>v5_2_1_EN_B</port>
                <port>v5_2_1_Rst_B</port>
                <port>v5_2_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_2_EN_A">EN</portMap>
                <portMap portMapName="v5_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_2_Addr_A</port>
                <port>v5_2_2_Clk_A</port>
                <port>v5_2_2_Din_A</port>
                <port>v5_2_2_Dout_A</port>
                <port>v5_2_2_EN_A</port>
                <port>v5_2_2_Rst_A</port>
                <port>v5_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_2_EN_B">EN</portMap>
                <portMap portMapName="v5_2_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_2_Addr_B</port>
                <port>v5_2_2_Clk_B</port>
                <port>v5_2_2_Din_B</port>
                <port>v5_2_2_Dout_B</port>
                <port>v5_2_2_EN_B</port>
                <port>v5_2_2_Rst_B</port>
                <port>v5_2_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_3_EN_A">EN</portMap>
                <portMap portMapName="v5_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_3_Addr_A</port>
                <port>v5_2_3_Clk_A</port>
                <port>v5_2_3_Din_A</port>
                <port>v5_2_3_Dout_A</port>
                <port>v5_2_3_EN_A</port>
                <port>v5_2_3_Rst_A</port>
                <port>v5_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_3_EN_B">EN</portMap>
                <portMap portMapName="v5_2_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_3_Addr_B</port>
                <port>v5_2_3_Clk_B</port>
                <port>v5_2_3_Din_B</port>
                <port>v5_2_3_Dout_B</port>
                <port>v5_2_3_EN_B</port>
                <port>v5_2_3_Rst_B</port>
                <port>v5_2_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_4_EN_A">EN</portMap>
                <portMap portMapName="v5_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_4_Addr_A</port>
                <port>v5_2_4_Clk_A</port>
                <port>v5_2_4_Din_A</port>
                <port>v5_2_4_Dout_A</port>
                <port>v5_2_4_EN_A</port>
                <port>v5_2_4_Rst_A</port>
                <port>v5_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_4_EN_B">EN</portMap>
                <portMap portMapName="v5_2_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_4_Addr_B</port>
                <port>v5_2_4_Clk_B</port>
                <port>v5_2_4_Din_B</port>
                <port>v5_2_4_Dout_B</port>
                <port>v5_2_4_EN_B</port>
                <port>v5_2_4_Rst_B</port>
                <port>v5_2_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_5_EN_A">EN</portMap>
                <portMap portMapName="v5_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_5_Addr_A</port>
                <port>v5_2_5_Clk_A</port>
                <port>v5_2_5_Din_A</port>
                <port>v5_2_5_Dout_A</port>
                <port>v5_2_5_EN_A</port>
                <port>v5_2_5_Rst_A</port>
                <port>v5_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_5_EN_B">EN</portMap>
                <portMap portMapName="v5_2_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_5_Addr_B</port>
                <port>v5_2_5_Clk_B</port>
                <port>v5_2_5_Din_B</port>
                <port>v5_2_5_Dout_B</port>
                <port>v5_2_5_EN_B</port>
                <port>v5_2_5_Rst_B</port>
                <port>v5_2_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_6_EN_A">EN</portMap>
                <portMap portMapName="v5_2_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_6_Addr_A</port>
                <port>v5_2_6_Clk_A</port>
                <port>v5_2_6_Din_A</port>
                <port>v5_2_6_Dout_A</port>
                <port>v5_2_6_EN_A</port>
                <port>v5_2_6_Rst_A</port>
                <port>v5_2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_6_EN_B">EN</portMap>
                <portMap portMapName="v5_2_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_6_Addr_B</port>
                <port>v5_2_6_Clk_B</port>
                <port>v5_2_6_Din_B</port>
                <port>v5_2_6_Dout_B</port>
                <port>v5_2_6_EN_B</port>
                <port>v5_2_6_Rst_B</port>
                <port>v5_2_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_7_EN_A">EN</portMap>
                <portMap portMapName="v5_2_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_7_Addr_A</port>
                <port>v5_2_7_Clk_A</port>
                <port>v5_2_7_Din_A</port>
                <port>v5_2_7_Dout_A</port>
                <port>v5_2_7_EN_A</port>
                <port>v5_2_7_Rst_A</port>
                <port>v5_2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_7_EN_B">EN</portMap>
                <portMap portMapName="v5_2_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_7_Addr_B</port>
                <port>v5_2_7_Clk_B</port>
                <port>v5_2_7_Din_B</port>
                <port>v5_2_7_Dout_B</port>
                <port>v5_2_7_EN_B</port>
                <port>v5_2_7_Rst_B</port>
                <port>v5_2_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_8_EN_A">EN</portMap>
                <portMap portMapName="v5_2_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_8_Addr_A</port>
                <port>v5_2_8_Clk_A</port>
                <port>v5_2_8_Din_A</port>
                <port>v5_2_8_Dout_A</port>
                <port>v5_2_8_EN_A</port>
                <port>v5_2_8_Rst_A</port>
                <port>v5_2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_8_EN_B">EN</portMap>
                <portMap portMapName="v5_2_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_8_Addr_B</port>
                <port>v5_2_8_Clk_B</port>
                <port>v5_2_8_Din_B</port>
                <port>v5_2_8_Dout_B</port>
                <port>v5_2_8_EN_B</port>
                <port>v5_2_8_Rst_B</port>
                <port>v5_2_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_2_9_EN_A">EN</portMap>
                <portMap portMapName="v5_2_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_2_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_9_Addr_A</port>
                <port>v5_2_9_Clk_A</port>
                <port>v5_2_9_Din_A</port>
                <port>v5_2_9_Dout_A</port>
                <port>v5_2_9_EN_A</port>
                <port>v5_2_9_Rst_A</port>
                <port>v5_2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_2_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_2_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_2_9_EN_B">EN</portMap>
                <portMap portMapName="v5_2_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_2_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_2_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_2_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_2_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_2_9_Addr_B</port>
                <port>v5_2_9_Clk_B</port>
                <port>v5_2_9_Din_B</port>
                <port>v5_2_9_Dout_B</port>
                <port>v5_2_9_EN_B</port>
                <port>v5_2_9_Rst_B</port>
                <port>v5_2_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_0_EN_A">EN</portMap>
                <portMap portMapName="v5_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_0_Addr_A</port>
                <port>v5_3_0_Clk_A</port>
                <port>v5_3_0_Din_A</port>
                <port>v5_3_0_Dout_A</port>
                <port>v5_3_0_EN_A</port>
                <port>v5_3_0_Rst_A</port>
                <port>v5_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_0_EN_B">EN</portMap>
                <portMap portMapName="v5_3_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_0_Addr_B</port>
                <port>v5_3_0_Clk_B</port>
                <port>v5_3_0_Din_B</port>
                <port>v5_3_0_Dout_B</port>
                <port>v5_3_0_EN_B</port>
                <port>v5_3_0_Rst_B</port>
                <port>v5_3_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_1_EN_A">EN</portMap>
                <portMap portMapName="v5_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_1_Addr_A</port>
                <port>v5_3_1_Clk_A</port>
                <port>v5_3_1_Din_A</port>
                <port>v5_3_1_Dout_A</port>
                <port>v5_3_1_EN_A</port>
                <port>v5_3_1_Rst_A</port>
                <port>v5_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_1_EN_B">EN</portMap>
                <portMap portMapName="v5_3_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_1_Addr_B</port>
                <port>v5_3_1_Clk_B</port>
                <port>v5_3_1_Din_B</port>
                <port>v5_3_1_Dout_B</port>
                <port>v5_3_1_EN_B</port>
                <port>v5_3_1_Rst_B</port>
                <port>v5_3_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_2_EN_A">EN</portMap>
                <portMap portMapName="v5_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_2_Addr_A</port>
                <port>v5_3_2_Clk_A</port>
                <port>v5_3_2_Din_A</port>
                <port>v5_3_2_Dout_A</port>
                <port>v5_3_2_EN_A</port>
                <port>v5_3_2_Rst_A</port>
                <port>v5_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_2_EN_B">EN</portMap>
                <portMap portMapName="v5_3_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_2_Addr_B</port>
                <port>v5_3_2_Clk_B</port>
                <port>v5_3_2_Din_B</port>
                <port>v5_3_2_Dout_B</port>
                <port>v5_3_2_EN_B</port>
                <port>v5_3_2_Rst_B</port>
                <port>v5_3_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_3_EN_A">EN</portMap>
                <portMap portMapName="v5_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_3_Addr_A</port>
                <port>v5_3_3_Clk_A</port>
                <port>v5_3_3_Din_A</port>
                <port>v5_3_3_Dout_A</port>
                <port>v5_3_3_EN_A</port>
                <port>v5_3_3_Rst_A</port>
                <port>v5_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_3_EN_B">EN</portMap>
                <portMap portMapName="v5_3_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_3_Addr_B</port>
                <port>v5_3_3_Clk_B</port>
                <port>v5_3_3_Din_B</port>
                <port>v5_3_3_Dout_B</port>
                <port>v5_3_3_EN_B</port>
                <port>v5_3_3_Rst_B</port>
                <port>v5_3_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_4_EN_A">EN</portMap>
                <portMap portMapName="v5_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_4_Addr_A</port>
                <port>v5_3_4_Clk_A</port>
                <port>v5_3_4_Din_A</port>
                <port>v5_3_4_Dout_A</port>
                <port>v5_3_4_EN_A</port>
                <port>v5_3_4_Rst_A</port>
                <port>v5_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_4_EN_B">EN</portMap>
                <portMap portMapName="v5_3_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_4_Addr_B</port>
                <port>v5_3_4_Clk_B</port>
                <port>v5_3_4_Din_B</port>
                <port>v5_3_4_Dout_B</port>
                <port>v5_3_4_EN_B</port>
                <port>v5_3_4_Rst_B</port>
                <port>v5_3_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_5_EN_A">EN</portMap>
                <portMap portMapName="v5_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_5_Addr_A</port>
                <port>v5_3_5_Clk_A</port>
                <port>v5_3_5_Din_A</port>
                <port>v5_3_5_Dout_A</port>
                <port>v5_3_5_EN_A</port>
                <port>v5_3_5_Rst_A</port>
                <port>v5_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_5_EN_B">EN</portMap>
                <portMap portMapName="v5_3_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_5_Addr_B</port>
                <port>v5_3_5_Clk_B</port>
                <port>v5_3_5_Din_B</port>
                <port>v5_3_5_Dout_B</port>
                <port>v5_3_5_EN_B</port>
                <port>v5_3_5_Rst_B</port>
                <port>v5_3_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_6_EN_A">EN</portMap>
                <portMap portMapName="v5_3_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_6_Addr_A</port>
                <port>v5_3_6_Clk_A</port>
                <port>v5_3_6_Din_A</port>
                <port>v5_3_6_Dout_A</port>
                <port>v5_3_6_EN_A</port>
                <port>v5_3_6_Rst_A</port>
                <port>v5_3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_6_EN_B">EN</portMap>
                <portMap portMapName="v5_3_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_6_Addr_B</port>
                <port>v5_3_6_Clk_B</port>
                <port>v5_3_6_Din_B</port>
                <port>v5_3_6_Dout_B</port>
                <port>v5_3_6_EN_B</port>
                <port>v5_3_6_Rst_B</port>
                <port>v5_3_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_7_EN_A">EN</portMap>
                <portMap portMapName="v5_3_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_7_Addr_A</port>
                <port>v5_3_7_Clk_A</port>
                <port>v5_3_7_Din_A</port>
                <port>v5_3_7_Dout_A</port>
                <port>v5_3_7_EN_A</port>
                <port>v5_3_7_Rst_A</port>
                <port>v5_3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_7_EN_B">EN</portMap>
                <portMap portMapName="v5_3_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_7_Addr_B</port>
                <port>v5_3_7_Clk_B</port>
                <port>v5_3_7_Din_B</port>
                <port>v5_3_7_Dout_B</port>
                <port>v5_3_7_EN_B</port>
                <port>v5_3_7_Rst_B</port>
                <port>v5_3_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_8_EN_A">EN</portMap>
                <portMap portMapName="v5_3_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_8_Addr_A</port>
                <port>v5_3_8_Clk_A</port>
                <port>v5_3_8_Din_A</port>
                <port>v5_3_8_Dout_A</port>
                <port>v5_3_8_EN_A</port>
                <port>v5_3_8_Rst_A</port>
                <port>v5_3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_8_EN_B">EN</portMap>
                <portMap portMapName="v5_3_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_8_Addr_B</port>
                <port>v5_3_8_Clk_B</port>
                <port>v5_3_8_Din_B</port>
                <port>v5_3_8_Dout_B</port>
                <port>v5_3_8_EN_B</port>
                <port>v5_3_8_Rst_B</port>
                <port>v5_3_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_3_9_EN_A">EN</portMap>
                <portMap portMapName="v5_3_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_3_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_9_Addr_A</port>
                <port>v5_3_9_Clk_A</port>
                <port>v5_3_9_Din_A</port>
                <port>v5_3_9_Dout_A</port>
                <port>v5_3_9_EN_A</port>
                <port>v5_3_9_Rst_A</port>
                <port>v5_3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_3_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_3_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_3_9_EN_B">EN</portMap>
                <portMap portMapName="v5_3_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_3_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_3_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_3_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_3_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_3_9_Addr_B</port>
                <port>v5_3_9_Clk_B</port>
                <port>v5_3_9_Din_B</port>
                <port>v5_3_9_Dout_B</port>
                <port>v5_3_9_EN_B</port>
                <port>v5_3_9_Rst_B</port>
                <port>v5_3_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_0_EN_A">EN</portMap>
                <portMap portMapName="v5_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_0_Addr_A</port>
                <port>v5_4_0_Clk_A</port>
                <port>v5_4_0_Din_A</port>
                <port>v5_4_0_Dout_A</port>
                <port>v5_4_0_EN_A</port>
                <port>v5_4_0_Rst_A</port>
                <port>v5_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_0_EN_B">EN</portMap>
                <portMap portMapName="v5_4_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_0_Addr_B</port>
                <port>v5_4_0_Clk_B</port>
                <port>v5_4_0_Din_B</port>
                <port>v5_4_0_Dout_B</port>
                <port>v5_4_0_EN_B</port>
                <port>v5_4_0_Rst_B</port>
                <port>v5_4_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_1_EN_A">EN</portMap>
                <portMap portMapName="v5_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_1_Addr_A</port>
                <port>v5_4_1_Clk_A</port>
                <port>v5_4_1_Din_A</port>
                <port>v5_4_1_Dout_A</port>
                <port>v5_4_1_EN_A</port>
                <port>v5_4_1_Rst_A</port>
                <port>v5_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_1_EN_B">EN</portMap>
                <portMap portMapName="v5_4_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_1_Addr_B</port>
                <port>v5_4_1_Clk_B</port>
                <port>v5_4_1_Din_B</port>
                <port>v5_4_1_Dout_B</port>
                <port>v5_4_1_EN_B</port>
                <port>v5_4_1_Rst_B</port>
                <port>v5_4_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_2_EN_A">EN</portMap>
                <portMap portMapName="v5_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_2_Addr_A</port>
                <port>v5_4_2_Clk_A</port>
                <port>v5_4_2_Din_A</port>
                <port>v5_4_2_Dout_A</port>
                <port>v5_4_2_EN_A</port>
                <port>v5_4_2_Rst_A</port>
                <port>v5_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_2_EN_B">EN</portMap>
                <portMap portMapName="v5_4_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_2_Addr_B</port>
                <port>v5_4_2_Clk_B</port>
                <port>v5_4_2_Din_B</port>
                <port>v5_4_2_Dout_B</port>
                <port>v5_4_2_EN_B</port>
                <port>v5_4_2_Rst_B</port>
                <port>v5_4_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_3_EN_A">EN</portMap>
                <portMap portMapName="v5_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_3_Addr_A</port>
                <port>v5_4_3_Clk_A</port>
                <port>v5_4_3_Din_A</port>
                <port>v5_4_3_Dout_A</port>
                <port>v5_4_3_EN_A</port>
                <port>v5_4_3_Rst_A</port>
                <port>v5_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_3_EN_B">EN</portMap>
                <portMap portMapName="v5_4_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_3_Addr_B</port>
                <port>v5_4_3_Clk_B</port>
                <port>v5_4_3_Din_B</port>
                <port>v5_4_3_Dout_B</port>
                <port>v5_4_3_EN_B</port>
                <port>v5_4_3_Rst_B</port>
                <port>v5_4_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_4_EN_A">EN</portMap>
                <portMap portMapName="v5_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_4_Addr_A</port>
                <port>v5_4_4_Clk_A</port>
                <port>v5_4_4_Din_A</port>
                <port>v5_4_4_Dout_A</port>
                <port>v5_4_4_EN_A</port>
                <port>v5_4_4_Rst_A</port>
                <port>v5_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_4_EN_B">EN</portMap>
                <portMap portMapName="v5_4_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_4_Addr_B</port>
                <port>v5_4_4_Clk_B</port>
                <port>v5_4_4_Din_B</port>
                <port>v5_4_4_Dout_B</port>
                <port>v5_4_4_EN_B</port>
                <port>v5_4_4_Rst_B</port>
                <port>v5_4_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_5_EN_A">EN</portMap>
                <portMap portMapName="v5_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_5_Addr_A</port>
                <port>v5_4_5_Clk_A</port>
                <port>v5_4_5_Din_A</port>
                <port>v5_4_5_Dout_A</port>
                <port>v5_4_5_EN_A</port>
                <port>v5_4_5_Rst_A</port>
                <port>v5_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_5_EN_B">EN</portMap>
                <portMap portMapName="v5_4_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_5_Addr_B</port>
                <port>v5_4_5_Clk_B</port>
                <port>v5_4_5_Din_B</port>
                <port>v5_4_5_Dout_B</port>
                <port>v5_4_5_EN_B</port>
                <port>v5_4_5_Rst_B</port>
                <port>v5_4_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_6_EN_A">EN</portMap>
                <portMap portMapName="v5_4_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_6_Addr_A</port>
                <port>v5_4_6_Clk_A</port>
                <port>v5_4_6_Din_A</port>
                <port>v5_4_6_Dout_A</port>
                <port>v5_4_6_EN_A</port>
                <port>v5_4_6_Rst_A</port>
                <port>v5_4_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_6_EN_B">EN</portMap>
                <portMap portMapName="v5_4_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_6_Addr_B</port>
                <port>v5_4_6_Clk_B</port>
                <port>v5_4_6_Din_B</port>
                <port>v5_4_6_Dout_B</port>
                <port>v5_4_6_EN_B</port>
                <port>v5_4_6_Rst_B</port>
                <port>v5_4_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_7_EN_A">EN</portMap>
                <portMap portMapName="v5_4_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_7_Addr_A</port>
                <port>v5_4_7_Clk_A</port>
                <port>v5_4_7_Din_A</port>
                <port>v5_4_7_Dout_A</port>
                <port>v5_4_7_EN_A</port>
                <port>v5_4_7_Rst_A</port>
                <port>v5_4_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_7_EN_B">EN</portMap>
                <portMap portMapName="v5_4_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_7_Addr_B</port>
                <port>v5_4_7_Clk_B</port>
                <port>v5_4_7_Din_B</port>
                <port>v5_4_7_Dout_B</port>
                <port>v5_4_7_EN_B</port>
                <port>v5_4_7_Rst_B</port>
                <port>v5_4_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_8_EN_A">EN</portMap>
                <portMap portMapName="v5_4_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_8_Addr_A</port>
                <port>v5_4_8_Clk_A</port>
                <port>v5_4_8_Din_A</port>
                <port>v5_4_8_Dout_A</port>
                <port>v5_4_8_EN_A</port>
                <port>v5_4_8_Rst_A</port>
                <port>v5_4_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_8_EN_B">EN</portMap>
                <portMap portMapName="v5_4_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_8_Addr_B</port>
                <port>v5_4_8_Clk_B</port>
                <port>v5_4_8_Din_B</port>
                <port>v5_4_8_Dout_B</port>
                <port>v5_4_8_EN_B</port>
                <port>v5_4_8_Rst_B</port>
                <port>v5_4_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_4_9_EN_A">EN</portMap>
                <portMap portMapName="v5_4_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_4_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_4_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_4_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_4_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_9_Addr_A</port>
                <port>v5_4_9_Clk_A</port>
                <port>v5_4_9_Din_A</port>
                <port>v5_4_9_Dout_A</port>
                <port>v5_4_9_EN_A</port>
                <port>v5_4_9_Rst_A</port>
                <port>v5_4_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_4_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_4_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_4_9_EN_B">EN</portMap>
                <portMap portMapName="v5_4_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_4_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_4_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_4_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_4_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_4_9_Addr_B</port>
                <port>v5_4_9_Clk_B</port>
                <port>v5_4_9_Din_B</port>
                <port>v5_4_9_Dout_B</port>
                <port>v5_4_9_EN_B</port>
                <port>v5_4_9_Rst_B</port>
                <port>v5_4_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_0_EN_A">EN</portMap>
                <portMap portMapName="v5_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_0_Addr_A</port>
                <port>v5_5_0_Clk_A</port>
                <port>v5_5_0_Din_A</port>
                <port>v5_5_0_Dout_A</port>
                <port>v5_5_0_EN_A</port>
                <port>v5_5_0_Rst_A</port>
                <port>v5_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_0_EN_B">EN</portMap>
                <portMap portMapName="v5_5_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_0_Addr_B</port>
                <port>v5_5_0_Clk_B</port>
                <port>v5_5_0_Din_B</port>
                <port>v5_5_0_Dout_B</port>
                <port>v5_5_0_EN_B</port>
                <port>v5_5_0_Rst_B</port>
                <port>v5_5_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_1_EN_A">EN</portMap>
                <portMap portMapName="v5_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_1_Addr_A</port>
                <port>v5_5_1_Clk_A</port>
                <port>v5_5_1_Din_A</port>
                <port>v5_5_1_Dout_A</port>
                <port>v5_5_1_EN_A</port>
                <port>v5_5_1_Rst_A</port>
                <port>v5_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_1_EN_B">EN</portMap>
                <portMap portMapName="v5_5_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_1_Addr_B</port>
                <port>v5_5_1_Clk_B</port>
                <port>v5_5_1_Din_B</port>
                <port>v5_5_1_Dout_B</port>
                <port>v5_5_1_EN_B</port>
                <port>v5_5_1_Rst_B</port>
                <port>v5_5_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_2_EN_A">EN</portMap>
                <portMap portMapName="v5_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_2_Addr_A</port>
                <port>v5_5_2_Clk_A</port>
                <port>v5_5_2_Din_A</port>
                <port>v5_5_2_Dout_A</port>
                <port>v5_5_2_EN_A</port>
                <port>v5_5_2_Rst_A</port>
                <port>v5_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_2_EN_B">EN</portMap>
                <portMap portMapName="v5_5_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_2_Addr_B</port>
                <port>v5_5_2_Clk_B</port>
                <port>v5_5_2_Din_B</port>
                <port>v5_5_2_Dout_B</port>
                <port>v5_5_2_EN_B</port>
                <port>v5_5_2_Rst_B</port>
                <port>v5_5_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_3_EN_A">EN</portMap>
                <portMap portMapName="v5_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_3_Addr_A</port>
                <port>v5_5_3_Clk_A</port>
                <port>v5_5_3_Din_A</port>
                <port>v5_5_3_Dout_A</port>
                <port>v5_5_3_EN_A</port>
                <port>v5_5_3_Rst_A</port>
                <port>v5_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_3_EN_B">EN</portMap>
                <portMap portMapName="v5_5_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_3_Addr_B</port>
                <port>v5_5_3_Clk_B</port>
                <port>v5_5_3_Din_B</port>
                <port>v5_5_3_Dout_B</port>
                <port>v5_5_3_EN_B</port>
                <port>v5_5_3_Rst_B</port>
                <port>v5_5_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_4_EN_A">EN</portMap>
                <portMap portMapName="v5_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_4_Addr_A</port>
                <port>v5_5_4_Clk_A</port>
                <port>v5_5_4_Din_A</port>
                <port>v5_5_4_Dout_A</port>
                <port>v5_5_4_EN_A</port>
                <port>v5_5_4_Rst_A</port>
                <port>v5_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_4_EN_B">EN</portMap>
                <portMap portMapName="v5_5_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_4_Addr_B</port>
                <port>v5_5_4_Clk_B</port>
                <port>v5_5_4_Din_B</port>
                <port>v5_5_4_Dout_B</port>
                <port>v5_5_4_EN_B</port>
                <port>v5_5_4_Rst_B</port>
                <port>v5_5_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_5_EN_A">EN</portMap>
                <portMap portMapName="v5_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_5_Addr_A</port>
                <port>v5_5_5_Clk_A</port>
                <port>v5_5_5_Din_A</port>
                <port>v5_5_5_Dout_A</port>
                <port>v5_5_5_EN_A</port>
                <port>v5_5_5_Rst_A</port>
                <port>v5_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_5_EN_B">EN</portMap>
                <portMap portMapName="v5_5_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_5_Addr_B</port>
                <port>v5_5_5_Clk_B</port>
                <port>v5_5_5_Din_B</port>
                <port>v5_5_5_Dout_B</port>
                <port>v5_5_5_EN_B</port>
                <port>v5_5_5_Rst_B</port>
                <port>v5_5_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_6_EN_A">EN</portMap>
                <portMap portMapName="v5_5_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_6_Addr_A</port>
                <port>v5_5_6_Clk_A</port>
                <port>v5_5_6_Din_A</port>
                <port>v5_5_6_Dout_A</port>
                <port>v5_5_6_EN_A</port>
                <port>v5_5_6_Rst_A</port>
                <port>v5_5_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_6_EN_B">EN</portMap>
                <portMap portMapName="v5_5_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_6_Addr_B</port>
                <port>v5_5_6_Clk_B</port>
                <port>v5_5_6_Din_B</port>
                <port>v5_5_6_Dout_B</port>
                <port>v5_5_6_EN_B</port>
                <port>v5_5_6_Rst_B</port>
                <port>v5_5_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_7_EN_A">EN</portMap>
                <portMap portMapName="v5_5_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_7_Addr_A</port>
                <port>v5_5_7_Clk_A</port>
                <port>v5_5_7_Din_A</port>
                <port>v5_5_7_Dout_A</port>
                <port>v5_5_7_EN_A</port>
                <port>v5_5_7_Rst_A</port>
                <port>v5_5_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_7_EN_B">EN</portMap>
                <portMap portMapName="v5_5_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_7_Addr_B</port>
                <port>v5_5_7_Clk_B</port>
                <port>v5_5_7_Din_B</port>
                <port>v5_5_7_Dout_B</port>
                <port>v5_5_7_EN_B</port>
                <port>v5_5_7_Rst_B</port>
                <port>v5_5_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_8_EN_A">EN</portMap>
                <portMap portMapName="v5_5_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_8_Addr_A</port>
                <port>v5_5_8_Clk_A</port>
                <port>v5_5_8_Din_A</port>
                <port>v5_5_8_Dout_A</port>
                <port>v5_5_8_EN_A</port>
                <port>v5_5_8_Rst_A</port>
                <port>v5_5_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_8_EN_B">EN</portMap>
                <portMap portMapName="v5_5_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_8_Addr_B</port>
                <port>v5_5_8_Clk_B</port>
                <port>v5_5_8_Din_B</port>
                <port>v5_5_8_Dout_B</port>
                <port>v5_5_8_EN_B</port>
                <port>v5_5_8_Rst_B</port>
                <port>v5_5_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_5_9_EN_A">EN</portMap>
                <portMap portMapName="v5_5_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_5_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_5_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_5_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_5_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_9_Addr_A</port>
                <port>v5_5_9_Clk_A</port>
                <port>v5_5_9_Din_A</port>
                <port>v5_5_9_Dout_A</port>
                <port>v5_5_9_EN_A</port>
                <port>v5_5_9_Rst_A</port>
                <port>v5_5_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_5_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_5_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_5_9_EN_B">EN</portMap>
                <portMap portMapName="v5_5_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_5_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_5_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_5_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_5_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_5_9_Addr_B</port>
                <port>v5_5_9_Clk_B</port>
                <port>v5_5_9_Din_B</port>
                <port>v5_5_9_Dout_B</port>
                <port>v5_5_9_EN_B</port>
                <port>v5_5_9_Rst_B</port>
                <port>v5_5_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_0_EN_A">EN</portMap>
                <portMap portMapName="v5_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_0_Addr_A</port>
                <port>v5_6_0_Clk_A</port>
                <port>v5_6_0_Din_A</port>
                <port>v5_6_0_Dout_A</port>
                <port>v5_6_0_EN_A</port>
                <port>v5_6_0_Rst_A</port>
                <port>v5_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_0_EN_B">EN</portMap>
                <portMap portMapName="v5_6_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_0_Addr_B</port>
                <port>v5_6_0_Clk_B</port>
                <port>v5_6_0_Din_B</port>
                <port>v5_6_0_Dout_B</port>
                <port>v5_6_0_EN_B</port>
                <port>v5_6_0_Rst_B</port>
                <port>v5_6_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_1_EN_A">EN</portMap>
                <portMap portMapName="v5_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_1_Addr_A</port>
                <port>v5_6_1_Clk_A</port>
                <port>v5_6_1_Din_A</port>
                <port>v5_6_1_Dout_A</port>
                <port>v5_6_1_EN_A</port>
                <port>v5_6_1_Rst_A</port>
                <port>v5_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_1_EN_B">EN</portMap>
                <portMap portMapName="v5_6_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_1_Addr_B</port>
                <port>v5_6_1_Clk_B</port>
                <port>v5_6_1_Din_B</port>
                <port>v5_6_1_Dout_B</port>
                <port>v5_6_1_EN_B</port>
                <port>v5_6_1_Rst_B</port>
                <port>v5_6_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_2_EN_A">EN</portMap>
                <portMap portMapName="v5_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_2_Addr_A</port>
                <port>v5_6_2_Clk_A</port>
                <port>v5_6_2_Din_A</port>
                <port>v5_6_2_Dout_A</port>
                <port>v5_6_2_EN_A</port>
                <port>v5_6_2_Rst_A</port>
                <port>v5_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_2_EN_B">EN</portMap>
                <portMap portMapName="v5_6_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_2_Addr_B</port>
                <port>v5_6_2_Clk_B</port>
                <port>v5_6_2_Din_B</port>
                <port>v5_6_2_Dout_B</port>
                <port>v5_6_2_EN_B</port>
                <port>v5_6_2_Rst_B</port>
                <port>v5_6_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_3_EN_A">EN</portMap>
                <portMap portMapName="v5_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_3_Addr_A</port>
                <port>v5_6_3_Clk_A</port>
                <port>v5_6_3_Din_A</port>
                <port>v5_6_3_Dout_A</port>
                <port>v5_6_3_EN_A</port>
                <port>v5_6_3_Rst_A</port>
                <port>v5_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_3_EN_B">EN</portMap>
                <portMap portMapName="v5_6_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_3_Addr_B</port>
                <port>v5_6_3_Clk_B</port>
                <port>v5_6_3_Din_B</port>
                <port>v5_6_3_Dout_B</port>
                <port>v5_6_3_EN_B</port>
                <port>v5_6_3_Rst_B</port>
                <port>v5_6_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_4_EN_A">EN</portMap>
                <portMap portMapName="v5_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_4_Addr_A</port>
                <port>v5_6_4_Clk_A</port>
                <port>v5_6_4_Din_A</port>
                <port>v5_6_4_Dout_A</port>
                <port>v5_6_4_EN_A</port>
                <port>v5_6_4_Rst_A</port>
                <port>v5_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_4_EN_B">EN</portMap>
                <portMap portMapName="v5_6_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_4_Addr_B</port>
                <port>v5_6_4_Clk_B</port>
                <port>v5_6_4_Din_B</port>
                <port>v5_6_4_Dout_B</port>
                <port>v5_6_4_EN_B</port>
                <port>v5_6_4_Rst_B</port>
                <port>v5_6_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_5_EN_A">EN</portMap>
                <portMap portMapName="v5_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_5_Addr_A</port>
                <port>v5_6_5_Clk_A</port>
                <port>v5_6_5_Din_A</port>
                <port>v5_6_5_Dout_A</port>
                <port>v5_6_5_EN_A</port>
                <port>v5_6_5_Rst_A</port>
                <port>v5_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_5_EN_B">EN</portMap>
                <portMap portMapName="v5_6_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_5_Addr_B</port>
                <port>v5_6_5_Clk_B</port>
                <port>v5_6_5_Din_B</port>
                <port>v5_6_5_Dout_B</port>
                <port>v5_6_5_EN_B</port>
                <port>v5_6_5_Rst_B</port>
                <port>v5_6_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_6_EN_A">EN</portMap>
                <portMap portMapName="v5_6_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_6_Addr_A</port>
                <port>v5_6_6_Clk_A</port>
                <port>v5_6_6_Din_A</port>
                <port>v5_6_6_Dout_A</port>
                <port>v5_6_6_EN_A</port>
                <port>v5_6_6_Rst_A</port>
                <port>v5_6_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_6_EN_B">EN</portMap>
                <portMap portMapName="v5_6_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_6_Addr_B</port>
                <port>v5_6_6_Clk_B</port>
                <port>v5_6_6_Din_B</port>
                <port>v5_6_6_Dout_B</port>
                <port>v5_6_6_EN_B</port>
                <port>v5_6_6_Rst_B</port>
                <port>v5_6_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_7_EN_A">EN</portMap>
                <portMap portMapName="v5_6_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_7_Addr_A</port>
                <port>v5_6_7_Clk_A</port>
                <port>v5_6_7_Din_A</port>
                <port>v5_6_7_Dout_A</port>
                <port>v5_6_7_EN_A</port>
                <port>v5_6_7_Rst_A</port>
                <port>v5_6_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_7_EN_B">EN</portMap>
                <portMap portMapName="v5_6_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_7_Addr_B</port>
                <port>v5_6_7_Clk_B</port>
                <port>v5_6_7_Din_B</port>
                <port>v5_6_7_Dout_B</port>
                <port>v5_6_7_EN_B</port>
                <port>v5_6_7_Rst_B</port>
                <port>v5_6_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_8_EN_A">EN</portMap>
                <portMap portMapName="v5_6_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_8_Addr_A</port>
                <port>v5_6_8_Clk_A</port>
                <port>v5_6_8_Din_A</port>
                <port>v5_6_8_Dout_A</port>
                <port>v5_6_8_EN_A</port>
                <port>v5_6_8_Rst_A</port>
                <port>v5_6_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_8_EN_B">EN</portMap>
                <portMap portMapName="v5_6_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_8_Addr_B</port>
                <port>v5_6_8_Clk_B</port>
                <port>v5_6_8_Din_B</port>
                <port>v5_6_8_Dout_B</port>
                <port>v5_6_8_EN_B</port>
                <port>v5_6_8_Rst_B</port>
                <port>v5_6_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_6_9_EN_A">EN</portMap>
                <portMap portMapName="v5_6_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_6_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_6_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_6_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_6_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_9_Addr_A</port>
                <port>v5_6_9_Clk_A</port>
                <port>v5_6_9_Din_A</port>
                <port>v5_6_9_Dout_A</port>
                <port>v5_6_9_EN_A</port>
                <port>v5_6_9_Rst_A</port>
                <port>v5_6_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_6_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_6_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_6_9_EN_B">EN</portMap>
                <portMap portMapName="v5_6_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_6_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_6_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_6_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_6_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_6_9_Addr_B</port>
                <port>v5_6_9_Clk_B</port>
                <port>v5_6_9_Din_B</port>
                <port>v5_6_9_Dout_B</port>
                <port>v5_6_9_EN_B</port>
                <port>v5_6_9_Rst_B</port>
                <port>v5_6_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_0_EN_A">EN</portMap>
                <portMap portMapName="v5_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_0_Addr_A</port>
                <port>v5_7_0_Clk_A</port>
                <port>v5_7_0_Din_A</port>
                <port>v5_7_0_Dout_A</port>
                <port>v5_7_0_EN_A</port>
                <port>v5_7_0_Rst_A</port>
                <port>v5_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_0_EN_B">EN</portMap>
                <portMap portMapName="v5_7_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_0_Addr_B</port>
                <port>v5_7_0_Clk_B</port>
                <port>v5_7_0_Din_B</port>
                <port>v5_7_0_Dout_B</port>
                <port>v5_7_0_EN_B</port>
                <port>v5_7_0_Rst_B</port>
                <port>v5_7_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_1_EN_A">EN</portMap>
                <portMap portMapName="v5_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_1_Addr_A</port>
                <port>v5_7_1_Clk_A</port>
                <port>v5_7_1_Din_A</port>
                <port>v5_7_1_Dout_A</port>
                <port>v5_7_1_EN_A</port>
                <port>v5_7_1_Rst_A</port>
                <port>v5_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_1_EN_B">EN</portMap>
                <portMap portMapName="v5_7_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_1_Addr_B</port>
                <port>v5_7_1_Clk_B</port>
                <port>v5_7_1_Din_B</port>
                <port>v5_7_1_Dout_B</port>
                <port>v5_7_1_EN_B</port>
                <port>v5_7_1_Rst_B</port>
                <port>v5_7_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_2_EN_A">EN</portMap>
                <portMap portMapName="v5_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_2_Addr_A</port>
                <port>v5_7_2_Clk_A</port>
                <port>v5_7_2_Din_A</port>
                <port>v5_7_2_Dout_A</port>
                <port>v5_7_2_EN_A</port>
                <port>v5_7_2_Rst_A</port>
                <port>v5_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_2_EN_B">EN</portMap>
                <portMap portMapName="v5_7_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_2_Addr_B</port>
                <port>v5_7_2_Clk_B</port>
                <port>v5_7_2_Din_B</port>
                <port>v5_7_2_Dout_B</port>
                <port>v5_7_2_EN_B</port>
                <port>v5_7_2_Rst_B</port>
                <port>v5_7_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_3_EN_A">EN</portMap>
                <portMap portMapName="v5_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_3_Addr_A</port>
                <port>v5_7_3_Clk_A</port>
                <port>v5_7_3_Din_A</port>
                <port>v5_7_3_Dout_A</port>
                <port>v5_7_3_EN_A</port>
                <port>v5_7_3_Rst_A</port>
                <port>v5_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_3_EN_B">EN</portMap>
                <portMap portMapName="v5_7_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_3_Addr_B</port>
                <port>v5_7_3_Clk_B</port>
                <port>v5_7_3_Din_B</port>
                <port>v5_7_3_Dout_B</port>
                <port>v5_7_3_EN_B</port>
                <port>v5_7_3_Rst_B</port>
                <port>v5_7_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_4_EN_A">EN</portMap>
                <portMap portMapName="v5_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_4_Addr_A</port>
                <port>v5_7_4_Clk_A</port>
                <port>v5_7_4_Din_A</port>
                <port>v5_7_4_Dout_A</port>
                <port>v5_7_4_EN_A</port>
                <port>v5_7_4_Rst_A</port>
                <port>v5_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_4_EN_B">EN</portMap>
                <portMap portMapName="v5_7_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_4_Addr_B</port>
                <port>v5_7_4_Clk_B</port>
                <port>v5_7_4_Din_B</port>
                <port>v5_7_4_Dout_B</port>
                <port>v5_7_4_EN_B</port>
                <port>v5_7_4_Rst_B</port>
                <port>v5_7_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_5_EN_A">EN</portMap>
                <portMap portMapName="v5_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_5_Addr_A</port>
                <port>v5_7_5_Clk_A</port>
                <port>v5_7_5_Din_A</port>
                <port>v5_7_5_Dout_A</port>
                <port>v5_7_5_EN_A</port>
                <port>v5_7_5_Rst_A</port>
                <port>v5_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_5_EN_B">EN</portMap>
                <portMap portMapName="v5_7_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_5_Addr_B</port>
                <port>v5_7_5_Clk_B</port>
                <port>v5_7_5_Din_B</port>
                <port>v5_7_5_Dout_B</port>
                <port>v5_7_5_EN_B</port>
                <port>v5_7_5_Rst_B</port>
                <port>v5_7_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_6_EN_A">EN</portMap>
                <portMap portMapName="v5_7_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_6_Addr_A</port>
                <port>v5_7_6_Clk_A</port>
                <port>v5_7_6_Din_A</port>
                <port>v5_7_6_Dout_A</port>
                <port>v5_7_6_EN_A</port>
                <port>v5_7_6_Rst_A</port>
                <port>v5_7_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_6_EN_B">EN</portMap>
                <portMap portMapName="v5_7_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_6_Addr_B</port>
                <port>v5_7_6_Clk_B</port>
                <port>v5_7_6_Din_B</port>
                <port>v5_7_6_Dout_B</port>
                <port>v5_7_6_EN_B</port>
                <port>v5_7_6_Rst_B</port>
                <port>v5_7_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_7_EN_A">EN</portMap>
                <portMap portMapName="v5_7_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_7_Addr_A</port>
                <port>v5_7_7_Clk_A</port>
                <port>v5_7_7_Din_A</port>
                <port>v5_7_7_Dout_A</port>
                <port>v5_7_7_EN_A</port>
                <port>v5_7_7_Rst_A</port>
                <port>v5_7_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_7_EN_B">EN</portMap>
                <portMap portMapName="v5_7_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_7_Addr_B</port>
                <port>v5_7_7_Clk_B</port>
                <port>v5_7_7_Din_B</port>
                <port>v5_7_7_Dout_B</port>
                <port>v5_7_7_EN_B</port>
                <port>v5_7_7_Rst_B</port>
                <port>v5_7_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_8_EN_A">EN</portMap>
                <portMap portMapName="v5_7_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_8_Addr_A</port>
                <port>v5_7_8_Clk_A</port>
                <port>v5_7_8_Din_A</port>
                <port>v5_7_8_Dout_A</port>
                <port>v5_7_8_EN_A</port>
                <port>v5_7_8_Rst_A</port>
                <port>v5_7_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_8_EN_B">EN</portMap>
                <portMap portMapName="v5_7_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_8_Addr_B</port>
                <port>v5_7_8_Clk_B</port>
                <port>v5_7_8_Din_B</port>
                <port>v5_7_8_Dout_B</port>
                <port>v5_7_8_EN_B</port>
                <port>v5_7_8_Rst_B</port>
                <port>v5_7_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_7_9_EN_A">EN</portMap>
                <portMap portMapName="v5_7_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_7_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_7_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_7_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_7_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_9_Addr_A</port>
                <port>v5_7_9_Clk_A</port>
                <port>v5_7_9_Din_A</port>
                <port>v5_7_9_Dout_A</port>
                <port>v5_7_9_EN_A</port>
                <port>v5_7_9_Rst_A</port>
                <port>v5_7_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_7_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_7_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_7_9_EN_B">EN</portMap>
                <portMap portMapName="v5_7_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_7_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_7_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_7_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_7_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_7_9_Addr_B</port>
                <port>v5_7_9_Clk_B</port>
                <port>v5_7_9_Din_B</port>
                <port>v5_7_9_Dout_B</port>
                <port>v5_7_9_EN_B</port>
                <port>v5_7_9_Rst_B</port>
                <port>v5_7_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_0_EN_A">EN</portMap>
                <portMap portMapName="v5_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_0_Addr_A</port>
                <port>v5_8_0_Clk_A</port>
                <port>v5_8_0_Din_A</port>
                <port>v5_8_0_Dout_A</port>
                <port>v5_8_0_EN_A</port>
                <port>v5_8_0_Rst_A</port>
                <port>v5_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_0_EN_B">EN</portMap>
                <portMap portMapName="v5_8_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_0_Addr_B</port>
                <port>v5_8_0_Clk_B</port>
                <port>v5_8_0_Din_B</port>
                <port>v5_8_0_Dout_B</port>
                <port>v5_8_0_EN_B</port>
                <port>v5_8_0_Rst_B</port>
                <port>v5_8_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_1_EN_A">EN</portMap>
                <portMap portMapName="v5_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_1_Addr_A</port>
                <port>v5_8_1_Clk_A</port>
                <port>v5_8_1_Din_A</port>
                <port>v5_8_1_Dout_A</port>
                <port>v5_8_1_EN_A</port>
                <port>v5_8_1_Rst_A</port>
                <port>v5_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_1_EN_B">EN</portMap>
                <portMap portMapName="v5_8_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_1_Addr_B</port>
                <port>v5_8_1_Clk_B</port>
                <port>v5_8_1_Din_B</port>
                <port>v5_8_1_Dout_B</port>
                <port>v5_8_1_EN_B</port>
                <port>v5_8_1_Rst_B</port>
                <port>v5_8_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_2_EN_A">EN</portMap>
                <portMap portMapName="v5_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_2_Addr_A</port>
                <port>v5_8_2_Clk_A</port>
                <port>v5_8_2_Din_A</port>
                <port>v5_8_2_Dout_A</port>
                <port>v5_8_2_EN_A</port>
                <port>v5_8_2_Rst_A</port>
                <port>v5_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_2_EN_B">EN</portMap>
                <portMap portMapName="v5_8_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_2_Addr_B</port>
                <port>v5_8_2_Clk_B</port>
                <port>v5_8_2_Din_B</port>
                <port>v5_8_2_Dout_B</port>
                <port>v5_8_2_EN_B</port>
                <port>v5_8_2_Rst_B</port>
                <port>v5_8_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_3_EN_A">EN</portMap>
                <portMap portMapName="v5_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_3_Addr_A</port>
                <port>v5_8_3_Clk_A</port>
                <port>v5_8_3_Din_A</port>
                <port>v5_8_3_Dout_A</port>
                <port>v5_8_3_EN_A</port>
                <port>v5_8_3_Rst_A</port>
                <port>v5_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_3_EN_B">EN</portMap>
                <portMap portMapName="v5_8_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_3_Addr_B</port>
                <port>v5_8_3_Clk_B</port>
                <port>v5_8_3_Din_B</port>
                <port>v5_8_3_Dout_B</port>
                <port>v5_8_3_EN_B</port>
                <port>v5_8_3_Rst_B</port>
                <port>v5_8_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_4_EN_A">EN</portMap>
                <portMap portMapName="v5_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_4_Addr_A</port>
                <port>v5_8_4_Clk_A</port>
                <port>v5_8_4_Din_A</port>
                <port>v5_8_4_Dout_A</port>
                <port>v5_8_4_EN_A</port>
                <port>v5_8_4_Rst_A</port>
                <port>v5_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_4_EN_B">EN</portMap>
                <portMap portMapName="v5_8_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_4_Addr_B</port>
                <port>v5_8_4_Clk_B</port>
                <port>v5_8_4_Din_B</port>
                <port>v5_8_4_Dout_B</port>
                <port>v5_8_4_EN_B</port>
                <port>v5_8_4_Rst_B</port>
                <port>v5_8_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_5_EN_A">EN</portMap>
                <portMap portMapName="v5_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_5_Addr_A</port>
                <port>v5_8_5_Clk_A</port>
                <port>v5_8_5_Din_A</port>
                <port>v5_8_5_Dout_A</port>
                <port>v5_8_5_EN_A</port>
                <port>v5_8_5_Rst_A</port>
                <port>v5_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_5_EN_B">EN</portMap>
                <portMap portMapName="v5_8_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_5_Addr_B</port>
                <port>v5_8_5_Clk_B</port>
                <port>v5_8_5_Din_B</port>
                <port>v5_8_5_Dout_B</port>
                <port>v5_8_5_EN_B</port>
                <port>v5_8_5_Rst_B</port>
                <port>v5_8_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_6_EN_A">EN</portMap>
                <portMap portMapName="v5_8_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_6_Addr_A</port>
                <port>v5_8_6_Clk_A</port>
                <port>v5_8_6_Din_A</port>
                <port>v5_8_6_Dout_A</port>
                <port>v5_8_6_EN_A</port>
                <port>v5_8_6_Rst_A</port>
                <port>v5_8_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_6_EN_B">EN</portMap>
                <portMap portMapName="v5_8_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_6_Addr_B</port>
                <port>v5_8_6_Clk_B</port>
                <port>v5_8_6_Din_B</port>
                <port>v5_8_6_Dout_B</port>
                <port>v5_8_6_EN_B</port>
                <port>v5_8_6_Rst_B</port>
                <port>v5_8_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_7_EN_A">EN</portMap>
                <portMap portMapName="v5_8_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_7_Addr_A</port>
                <port>v5_8_7_Clk_A</port>
                <port>v5_8_7_Din_A</port>
                <port>v5_8_7_Dout_A</port>
                <port>v5_8_7_EN_A</port>
                <port>v5_8_7_Rst_A</port>
                <port>v5_8_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_7_EN_B">EN</portMap>
                <portMap portMapName="v5_8_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_7_Addr_B</port>
                <port>v5_8_7_Clk_B</port>
                <port>v5_8_7_Din_B</port>
                <port>v5_8_7_Dout_B</port>
                <port>v5_8_7_EN_B</port>
                <port>v5_8_7_Rst_B</port>
                <port>v5_8_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_8_EN_A">EN</portMap>
                <portMap portMapName="v5_8_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_8_Addr_A</port>
                <port>v5_8_8_Clk_A</port>
                <port>v5_8_8_Din_A</port>
                <port>v5_8_8_Dout_A</port>
                <port>v5_8_8_EN_A</port>
                <port>v5_8_8_Rst_A</port>
                <port>v5_8_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_8_EN_B">EN</portMap>
                <portMap portMapName="v5_8_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_8_Addr_B</port>
                <port>v5_8_8_Clk_B</port>
                <port>v5_8_8_Din_B</port>
                <port>v5_8_8_Dout_B</port>
                <port>v5_8_8_EN_B</port>
                <port>v5_8_8_Rst_B</port>
                <port>v5_8_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_8_9_EN_A">EN</portMap>
                <portMap portMapName="v5_8_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_8_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_8_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_8_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_8_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_9_Addr_A</port>
                <port>v5_8_9_Clk_A</port>
                <port>v5_8_9_Din_A</port>
                <port>v5_8_9_Dout_A</port>
                <port>v5_8_9_EN_A</port>
                <port>v5_8_9_Rst_A</port>
                <port>v5_8_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_8_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_8_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_8_9_EN_B">EN</portMap>
                <portMap portMapName="v5_8_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_8_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_8_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_8_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_8_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_8_9_Addr_B</port>
                <port>v5_8_9_Clk_B</port>
                <port>v5_8_9_Din_B</port>
                <port>v5_8_9_Dout_B</port>
                <port>v5_8_9_EN_B</port>
                <port>v5_8_9_Rst_B</port>
                <port>v5_8_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_0_EN_A">EN</portMap>
                <portMap portMapName="v5_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_0_Addr_A</port>
                <port>v5_9_0_Clk_A</port>
                <port>v5_9_0_Din_A</port>
                <port>v5_9_0_Dout_A</port>
                <port>v5_9_0_EN_A</port>
                <port>v5_9_0_Rst_A</port>
                <port>v5_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_0_EN_B">EN</portMap>
                <portMap portMapName="v5_9_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_0_Addr_B</port>
                <port>v5_9_0_Clk_B</port>
                <port>v5_9_0_Din_B</port>
                <port>v5_9_0_Dout_B</port>
                <port>v5_9_0_EN_B</port>
                <port>v5_9_0_Rst_B</port>
                <port>v5_9_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_1_EN_A">EN</portMap>
                <portMap portMapName="v5_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_1_Addr_A</port>
                <port>v5_9_1_Clk_A</port>
                <port>v5_9_1_Din_A</port>
                <port>v5_9_1_Dout_A</port>
                <port>v5_9_1_EN_A</port>
                <port>v5_9_1_Rst_A</port>
                <port>v5_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_1_EN_B">EN</portMap>
                <portMap portMapName="v5_9_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_1_Addr_B</port>
                <port>v5_9_1_Clk_B</port>
                <port>v5_9_1_Din_B</port>
                <port>v5_9_1_Dout_B</port>
                <port>v5_9_1_EN_B</port>
                <port>v5_9_1_Rst_B</port>
                <port>v5_9_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_2_EN_A">EN</portMap>
                <portMap portMapName="v5_9_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_2_Addr_A</port>
                <port>v5_9_2_Clk_A</port>
                <port>v5_9_2_Din_A</port>
                <port>v5_9_2_Dout_A</port>
                <port>v5_9_2_EN_A</port>
                <port>v5_9_2_Rst_A</port>
                <port>v5_9_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_2_EN_B">EN</portMap>
                <portMap portMapName="v5_9_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_2_Addr_B</port>
                <port>v5_9_2_Clk_B</port>
                <port>v5_9_2_Din_B</port>
                <port>v5_9_2_Dout_B</port>
                <port>v5_9_2_EN_B</port>
                <port>v5_9_2_Rst_B</port>
                <port>v5_9_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_3_EN_A">EN</portMap>
                <portMap portMapName="v5_9_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_3_Addr_A</port>
                <port>v5_9_3_Clk_A</port>
                <port>v5_9_3_Din_A</port>
                <port>v5_9_3_Dout_A</port>
                <port>v5_9_3_EN_A</port>
                <port>v5_9_3_Rst_A</port>
                <port>v5_9_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_3_EN_B">EN</portMap>
                <portMap portMapName="v5_9_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_3_Addr_B</port>
                <port>v5_9_3_Clk_B</port>
                <port>v5_9_3_Din_B</port>
                <port>v5_9_3_Dout_B</port>
                <port>v5_9_3_EN_B</port>
                <port>v5_9_3_Rst_B</port>
                <port>v5_9_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_4_EN_A">EN</portMap>
                <portMap portMapName="v5_9_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_4_Addr_A</port>
                <port>v5_9_4_Clk_A</port>
                <port>v5_9_4_Din_A</port>
                <port>v5_9_4_Dout_A</port>
                <port>v5_9_4_EN_A</port>
                <port>v5_9_4_Rst_A</port>
                <port>v5_9_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_4_EN_B">EN</portMap>
                <portMap portMapName="v5_9_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_4_Addr_B</port>
                <port>v5_9_4_Clk_B</port>
                <port>v5_9_4_Din_B</port>
                <port>v5_9_4_Dout_B</port>
                <port>v5_9_4_EN_B</port>
                <port>v5_9_4_Rst_B</port>
                <port>v5_9_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_5_EN_A">EN</portMap>
                <portMap portMapName="v5_9_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_5_Addr_A</port>
                <port>v5_9_5_Clk_A</port>
                <port>v5_9_5_Din_A</port>
                <port>v5_9_5_Dout_A</port>
                <port>v5_9_5_EN_A</port>
                <port>v5_9_5_Rst_A</port>
                <port>v5_9_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_5_EN_B">EN</portMap>
                <portMap portMapName="v5_9_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_5_Addr_B</port>
                <port>v5_9_5_Clk_B</port>
                <port>v5_9_5_Din_B</port>
                <port>v5_9_5_Dout_B</port>
                <port>v5_9_5_EN_B</port>
                <port>v5_9_5_Rst_B</port>
                <port>v5_9_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_6_EN_A">EN</portMap>
                <portMap portMapName="v5_9_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_6_Addr_A</port>
                <port>v5_9_6_Clk_A</port>
                <port>v5_9_6_Din_A</port>
                <port>v5_9_6_Dout_A</port>
                <port>v5_9_6_EN_A</port>
                <port>v5_9_6_Rst_A</port>
                <port>v5_9_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_6_EN_B">EN</portMap>
                <portMap portMapName="v5_9_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_6_Addr_B</port>
                <port>v5_9_6_Clk_B</port>
                <port>v5_9_6_Din_B</port>
                <port>v5_9_6_Dout_B</port>
                <port>v5_9_6_EN_B</port>
                <port>v5_9_6_Rst_B</port>
                <port>v5_9_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_7_EN_A">EN</portMap>
                <portMap portMapName="v5_9_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_7_Addr_A</port>
                <port>v5_9_7_Clk_A</port>
                <port>v5_9_7_Din_A</port>
                <port>v5_9_7_Dout_A</port>
                <port>v5_9_7_EN_A</port>
                <port>v5_9_7_Rst_A</port>
                <port>v5_9_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_7_EN_B">EN</portMap>
                <portMap portMapName="v5_9_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_7_Addr_B</port>
                <port>v5_9_7_Clk_B</port>
                <port>v5_9_7_Din_B</port>
                <port>v5_9_7_Dout_B</port>
                <port>v5_9_7_EN_B</port>
                <port>v5_9_7_Rst_B</port>
                <port>v5_9_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_8_EN_A">EN</portMap>
                <portMap portMapName="v5_9_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_8_Addr_A</port>
                <port>v5_9_8_Clk_A</port>
                <port>v5_9_8_Din_A</port>
                <port>v5_9_8_Dout_A</port>
                <port>v5_9_8_EN_A</port>
                <port>v5_9_8_Rst_A</port>
                <port>v5_9_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_8_EN_B">EN</portMap>
                <portMap portMapName="v5_9_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_8_Addr_B</port>
                <port>v5_9_8_Clk_B</port>
                <port>v5_9_8_Din_B</port>
                <port>v5_9_8_Dout_B</port>
                <port>v5_9_8_EN_B</port>
                <port>v5_9_8_Rst_B</port>
                <port>v5_9_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_9_9_EN_A">EN</portMap>
                <portMap portMapName="v5_9_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_9_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_9_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_9_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_9_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_9_Addr_A</port>
                <port>v5_9_9_Clk_A</port>
                <port>v5_9_9_Din_A</port>
                <port>v5_9_9_Dout_A</port>
                <port>v5_9_9_EN_A</port>
                <port>v5_9_9_Rst_A</port>
                <port>v5_9_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_9_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_9_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_9_9_EN_B">EN</portMap>
                <portMap portMapName="v5_9_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_9_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_9_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_9_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_9_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_9_9_Addr_B</port>
                <port>v5_9_9_Clk_B</port>
                <port>v5_9_9_Din_B</port>
                <port>v5_9_9_Dout_B</port>
                <port>v5_9_9_EN_B</port>
                <port>v5_9_9_Rst_B</port>
                <port>v5_9_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_0_EN_A">EN</portMap>
                <portMap portMapName="v5_10_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_0_Addr_A</port>
                <port>v5_10_0_Clk_A</port>
                <port>v5_10_0_Din_A</port>
                <port>v5_10_0_Dout_A</port>
                <port>v5_10_0_EN_A</port>
                <port>v5_10_0_Rst_A</port>
                <port>v5_10_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_0_EN_B">EN</portMap>
                <portMap portMapName="v5_10_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_0_Addr_B</port>
                <port>v5_10_0_Clk_B</port>
                <port>v5_10_0_Din_B</port>
                <port>v5_10_0_Dout_B</port>
                <port>v5_10_0_EN_B</port>
                <port>v5_10_0_Rst_B</port>
                <port>v5_10_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_1_EN_A">EN</portMap>
                <portMap portMapName="v5_10_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_1_Addr_A</port>
                <port>v5_10_1_Clk_A</port>
                <port>v5_10_1_Din_A</port>
                <port>v5_10_1_Dout_A</port>
                <port>v5_10_1_EN_A</port>
                <port>v5_10_1_Rst_A</port>
                <port>v5_10_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_1_EN_B">EN</portMap>
                <portMap portMapName="v5_10_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_1_Addr_B</port>
                <port>v5_10_1_Clk_B</port>
                <port>v5_10_1_Din_B</port>
                <port>v5_10_1_Dout_B</port>
                <port>v5_10_1_EN_B</port>
                <port>v5_10_1_Rst_B</port>
                <port>v5_10_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_2_EN_A">EN</portMap>
                <portMap portMapName="v5_10_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_2_Addr_A</port>
                <port>v5_10_2_Clk_A</port>
                <port>v5_10_2_Din_A</port>
                <port>v5_10_2_Dout_A</port>
                <port>v5_10_2_EN_A</port>
                <port>v5_10_2_Rst_A</port>
                <port>v5_10_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_2_EN_B">EN</portMap>
                <portMap portMapName="v5_10_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_2_Addr_B</port>
                <port>v5_10_2_Clk_B</port>
                <port>v5_10_2_Din_B</port>
                <port>v5_10_2_Dout_B</port>
                <port>v5_10_2_EN_B</port>
                <port>v5_10_2_Rst_B</port>
                <port>v5_10_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_3_EN_A">EN</portMap>
                <portMap portMapName="v5_10_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_3_Addr_A</port>
                <port>v5_10_3_Clk_A</port>
                <port>v5_10_3_Din_A</port>
                <port>v5_10_3_Dout_A</port>
                <port>v5_10_3_EN_A</port>
                <port>v5_10_3_Rst_A</port>
                <port>v5_10_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_3_EN_B">EN</portMap>
                <portMap portMapName="v5_10_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_3_Addr_B</port>
                <port>v5_10_3_Clk_B</port>
                <port>v5_10_3_Din_B</port>
                <port>v5_10_3_Dout_B</port>
                <port>v5_10_3_EN_B</port>
                <port>v5_10_3_Rst_B</port>
                <port>v5_10_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_4_EN_A">EN</portMap>
                <portMap portMapName="v5_10_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_4_Addr_A</port>
                <port>v5_10_4_Clk_A</port>
                <port>v5_10_4_Din_A</port>
                <port>v5_10_4_Dout_A</port>
                <port>v5_10_4_EN_A</port>
                <port>v5_10_4_Rst_A</port>
                <port>v5_10_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_4_EN_B">EN</portMap>
                <portMap portMapName="v5_10_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_4_Addr_B</port>
                <port>v5_10_4_Clk_B</port>
                <port>v5_10_4_Din_B</port>
                <port>v5_10_4_Dout_B</port>
                <port>v5_10_4_EN_B</port>
                <port>v5_10_4_Rst_B</port>
                <port>v5_10_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_5_EN_A">EN</portMap>
                <portMap portMapName="v5_10_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_5_Addr_A</port>
                <port>v5_10_5_Clk_A</port>
                <port>v5_10_5_Din_A</port>
                <port>v5_10_5_Dout_A</port>
                <port>v5_10_5_EN_A</port>
                <port>v5_10_5_Rst_A</port>
                <port>v5_10_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_5_EN_B">EN</portMap>
                <portMap portMapName="v5_10_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_5_Addr_B</port>
                <port>v5_10_5_Clk_B</port>
                <port>v5_10_5_Din_B</port>
                <port>v5_10_5_Dout_B</port>
                <port>v5_10_5_EN_B</port>
                <port>v5_10_5_Rst_B</port>
                <port>v5_10_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_6_EN_A">EN</portMap>
                <portMap portMapName="v5_10_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_6_Addr_A</port>
                <port>v5_10_6_Clk_A</port>
                <port>v5_10_6_Din_A</port>
                <port>v5_10_6_Dout_A</port>
                <port>v5_10_6_EN_A</port>
                <port>v5_10_6_Rst_A</port>
                <port>v5_10_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_6_EN_B">EN</portMap>
                <portMap portMapName="v5_10_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_6_Addr_B</port>
                <port>v5_10_6_Clk_B</port>
                <port>v5_10_6_Din_B</port>
                <port>v5_10_6_Dout_B</port>
                <port>v5_10_6_EN_B</port>
                <port>v5_10_6_Rst_B</port>
                <port>v5_10_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_7_EN_A">EN</portMap>
                <portMap portMapName="v5_10_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_7_Addr_A</port>
                <port>v5_10_7_Clk_A</port>
                <port>v5_10_7_Din_A</port>
                <port>v5_10_7_Dout_A</port>
                <port>v5_10_7_EN_A</port>
                <port>v5_10_7_Rst_A</port>
                <port>v5_10_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_7_EN_B">EN</portMap>
                <portMap portMapName="v5_10_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_7_Addr_B</port>
                <port>v5_10_7_Clk_B</port>
                <port>v5_10_7_Din_B</port>
                <port>v5_10_7_Dout_B</port>
                <port>v5_10_7_EN_B</port>
                <port>v5_10_7_Rst_B</port>
                <port>v5_10_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_8_EN_A">EN</portMap>
                <portMap portMapName="v5_10_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_8_Addr_A</port>
                <port>v5_10_8_Clk_A</port>
                <port>v5_10_8_Din_A</port>
                <port>v5_10_8_Dout_A</port>
                <port>v5_10_8_EN_A</port>
                <port>v5_10_8_Rst_A</port>
                <port>v5_10_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_8_EN_B">EN</portMap>
                <portMap portMapName="v5_10_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_8_Addr_B</port>
                <port>v5_10_8_Clk_B</port>
                <port>v5_10_8_Din_B</port>
                <port>v5_10_8_Dout_B</port>
                <port>v5_10_8_EN_B</port>
                <port>v5_10_8_Rst_B</port>
                <port>v5_10_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_10_9_EN_A">EN</portMap>
                <portMap portMapName="v5_10_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_10_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_10_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_10_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_10_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_9_Addr_A</port>
                <port>v5_10_9_Clk_A</port>
                <port>v5_10_9_Din_A</port>
                <port>v5_10_9_Dout_A</port>
                <port>v5_10_9_EN_A</port>
                <port>v5_10_9_Rst_A</port>
                <port>v5_10_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_10_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_10_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_10_9_EN_B">EN</portMap>
                <portMap portMapName="v5_10_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_10_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_10_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_10_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_10_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_10_9_Addr_B</port>
                <port>v5_10_9_Clk_B</port>
                <port>v5_10_9_Din_B</port>
                <port>v5_10_9_Dout_B</port>
                <port>v5_10_9_EN_B</port>
                <port>v5_10_9_Rst_B</port>
                <port>v5_10_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_0_EN_A">EN</portMap>
                <portMap portMapName="v5_11_0_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_0_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_0_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_0_Addr_A</port>
                <port>v5_11_0_Clk_A</port>
                <port>v5_11_0_Din_A</port>
                <port>v5_11_0_Dout_A</port>
                <port>v5_11_0_EN_A</port>
                <port>v5_11_0_Rst_A</port>
                <port>v5_11_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_0_EN_B">EN</portMap>
                <portMap portMapName="v5_11_0_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_0_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_0_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_0_Addr_B</port>
                <port>v5_11_0_Clk_B</port>
                <port>v5_11_0_Din_B</port>
                <port>v5_11_0_Dout_B</port>
                <port>v5_11_0_EN_B</port>
                <port>v5_11_0_Rst_B</port>
                <port>v5_11_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_1_EN_A">EN</portMap>
                <portMap portMapName="v5_11_1_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_1_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_1_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_1_Addr_A</port>
                <port>v5_11_1_Clk_A</port>
                <port>v5_11_1_Din_A</port>
                <port>v5_11_1_Dout_A</port>
                <port>v5_11_1_EN_A</port>
                <port>v5_11_1_Rst_A</port>
                <port>v5_11_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_1_EN_B">EN</portMap>
                <portMap portMapName="v5_11_1_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_1_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_1_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_1_Addr_B</port>
                <port>v5_11_1_Clk_B</port>
                <port>v5_11_1_Din_B</port>
                <port>v5_11_1_Dout_B</port>
                <port>v5_11_1_EN_B</port>
                <port>v5_11_1_Rst_B</port>
                <port>v5_11_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_2_EN_A">EN</portMap>
                <portMap portMapName="v5_11_2_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_2_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_2_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_2_Addr_A</port>
                <port>v5_11_2_Clk_A</port>
                <port>v5_11_2_Din_A</port>
                <port>v5_11_2_Dout_A</port>
                <port>v5_11_2_EN_A</port>
                <port>v5_11_2_Rst_A</port>
                <port>v5_11_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_2_EN_B">EN</portMap>
                <portMap portMapName="v5_11_2_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_2_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_2_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_2_Addr_B</port>
                <port>v5_11_2_Clk_B</port>
                <port>v5_11_2_Din_B</port>
                <port>v5_11_2_Dout_B</port>
                <port>v5_11_2_EN_B</port>
                <port>v5_11_2_Rst_B</port>
                <port>v5_11_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_3_EN_A">EN</portMap>
                <portMap portMapName="v5_11_3_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_3_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_3_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_3_Addr_A</port>
                <port>v5_11_3_Clk_A</port>
                <port>v5_11_3_Din_A</port>
                <port>v5_11_3_Dout_A</port>
                <port>v5_11_3_EN_A</port>
                <port>v5_11_3_Rst_A</port>
                <port>v5_11_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_3_EN_B">EN</portMap>
                <portMap portMapName="v5_11_3_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_3_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_3_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_3_Addr_B</port>
                <port>v5_11_3_Clk_B</port>
                <port>v5_11_3_Din_B</port>
                <port>v5_11_3_Dout_B</port>
                <port>v5_11_3_EN_B</port>
                <port>v5_11_3_Rst_B</port>
                <port>v5_11_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_4_EN_A">EN</portMap>
                <portMap portMapName="v5_11_4_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_4_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_4_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_4_Addr_A</port>
                <port>v5_11_4_Clk_A</port>
                <port>v5_11_4_Din_A</port>
                <port>v5_11_4_Dout_A</port>
                <port>v5_11_4_EN_A</port>
                <port>v5_11_4_Rst_A</port>
                <port>v5_11_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_4_EN_B">EN</portMap>
                <portMap portMapName="v5_11_4_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_4_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_4_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_4_Addr_B</port>
                <port>v5_11_4_Clk_B</port>
                <port>v5_11_4_Din_B</port>
                <port>v5_11_4_Dout_B</port>
                <port>v5_11_4_EN_B</port>
                <port>v5_11_4_Rst_B</port>
                <port>v5_11_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_5_EN_A">EN</portMap>
                <portMap portMapName="v5_11_5_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_5_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_5_Addr_A</port>
                <port>v5_11_5_Clk_A</port>
                <port>v5_11_5_Din_A</port>
                <port>v5_11_5_Dout_A</port>
                <port>v5_11_5_EN_A</port>
                <port>v5_11_5_Rst_A</port>
                <port>v5_11_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_5_EN_B">EN</portMap>
                <portMap portMapName="v5_11_5_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_5_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_5_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_5_Addr_B</port>
                <port>v5_11_5_Clk_B</port>
                <port>v5_11_5_Din_B</port>
                <port>v5_11_5_Dout_B</port>
                <port>v5_11_5_EN_B</port>
                <port>v5_11_5_Rst_B</port>
                <port>v5_11_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_6_EN_A">EN</portMap>
                <portMap portMapName="v5_11_6_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_6_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_6_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_6_Addr_A</port>
                <port>v5_11_6_Clk_A</port>
                <port>v5_11_6_Din_A</port>
                <port>v5_11_6_Dout_A</port>
                <port>v5_11_6_EN_A</port>
                <port>v5_11_6_Rst_A</port>
                <port>v5_11_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_6_EN_B">EN</portMap>
                <portMap portMapName="v5_11_6_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_6_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_6_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_6_Addr_B</port>
                <port>v5_11_6_Clk_B</port>
                <port>v5_11_6_Din_B</port>
                <port>v5_11_6_Dout_B</port>
                <port>v5_11_6_EN_B</port>
                <port>v5_11_6_Rst_B</port>
                <port>v5_11_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_7_EN_A">EN</portMap>
                <portMap portMapName="v5_11_7_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_7_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_7_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_7_Addr_A</port>
                <port>v5_11_7_Clk_A</port>
                <port>v5_11_7_Din_A</port>
                <port>v5_11_7_Dout_A</port>
                <port>v5_11_7_EN_A</port>
                <port>v5_11_7_Rst_A</port>
                <port>v5_11_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_7_EN_B">EN</portMap>
                <portMap portMapName="v5_11_7_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_7_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_7_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_7_Addr_B</port>
                <port>v5_11_7_Clk_B</port>
                <port>v5_11_7_Din_B</port>
                <port>v5_11_7_Dout_B</port>
                <port>v5_11_7_EN_B</port>
                <port>v5_11_7_Rst_B</port>
                <port>v5_11_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_8_EN_A">EN</portMap>
                <portMap portMapName="v5_11_8_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_8_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_8_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_8_Addr_A</port>
                <port>v5_11_8_Clk_A</port>
                <port>v5_11_8_Din_A</port>
                <port>v5_11_8_Dout_A</port>
                <port>v5_11_8_EN_A</port>
                <port>v5_11_8_Rst_A</port>
                <port>v5_11_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_8_EN_B">EN</portMap>
                <portMap portMapName="v5_11_8_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_8_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_8_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_8_Addr_B</port>
                <port>v5_11_8_Clk_B</port>
                <port>v5_11_8_Din_B</port>
                <port>v5_11_8_Dout_B</port>
                <port>v5_11_8_EN_B</port>
                <port>v5_11_8_Rst_B</port>
                <port>v5_11_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_11_9_EN_A">EN</portMap>
                <portMap portMapName="v5_11_9_WEN_A">WE</portMap>
                <portMap portMapName="v5_11_9_Din_A">DIN</portMap>
                <portMap portMapName="v5_11_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_11_9_Clk_A">CLK</portMap>
                <portMap portMapName="v5_11_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_9_Addr_A</port>
                <port>v5_11_9_Clk_A</port>
                <port>v5_11_9_Din_A</port>
                <port>v5_11_9_Dout_A</port>
                <port>v5_11_9_EN_A</port>
                <port>v5_11_9_Rst_A</port>
                <port>v5_11_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_11_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_11_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v5_11_9_EN_B">EN</portMap>
                <portMap portMapName="v5_11_9_WEN_B">WE</portMap>
                <portMap portMapName="v5_11_9_Din_B">DIN</portMap>
                <portMap portMapName="v5_11_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v5_11_9_Clk_B">CLK</portMap>
                <portMap portMapName="v5_11_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_11_9_Addr_B</port>
                <port>v5_11_9_Clk_B</port>
                <port>v5_11_9_Din_B</port>
                <port>v5_11_9_Dout_B</port>
                <port>v5_11_9_EN_B</port>
                <port>v5_11_9_Rst_B</port>
                <port>v5_11_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_0_EN_A">EN</portMap>
                <portMap portMapName="v6_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_0_Addr_A</port>
                <port>v6_0_0_Clk_A</port>
                <port>v6_0_0_Din_A</port>
                <port>v6_0_0_Dout_A</port>
                <port>v6_0_0_EN_A</port>
                <port>v6_0_0_Rst_A</port>
                <port>v6_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_0_EN_B">EN</portMap>
                <portMap portMapName="v6_0_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_0_Addr_B</port>
                <port>v6_0_0_Clk_B</port>
                <port>v6_0_0_Din_B</port>
                <port>v6_0_0_Dout_B</port>
                <port>v6_0_0_EN_B</port>
                <port>v6_0_0_Rst_B</port>
                <port>v6_0_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_1_EN_A">EN</portMap>
                <portMap portMapName="v6_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_1_Addr_A</port>
                <port>v6_0_1_Clk_A</port>
                <port>v6_0_1_Din_A</port>
                <port>v6_0_1_Dout_A</port>
                <port>v6_0_1_EN_A</port>
                <port>v6_0_1_Rst_A</port>
                <port>v6_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_1_EN_B">EN</portMap>
                <portMap portMapName="v6_0_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_1_Addr_B</port>
                <port>v6_0_1_Clk_B</port>
                <port>v6_0_1_Din_B</port>
                <port>v6_0_1_Dout_B</port>
                <port>v6_0_1_EN_B</port>
                <port>v6_0_1_Rst_B</port>
                <port>v6_0_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_2_EN_A">EN</portMap>
                <portMap portMapName="v6_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_2_Addr_A</port>
                <port>v6_0_2_Clk_A</port>
                <port>v6_0_2_Din_A</port>
                <port>v6_0_2_Dout_A</port>
                <port>v6_0_2_EN_A</port>
                <port>v6_0_2_Rst_A</port>
                <port>v6_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_2_EN_B">EN</portMap>
                <portMap portMapName="v6_0_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_2_Addr_B</port>
                <port>v6_0_2_Clk_B</port>
                <port>v6_0_2_Din_B</port>
                <port>v6_0_2_Dout_B</port>
                <port>v6_0_2_EN_B</port>
                <port>v6_0_2_Rst_B</port>
                <port>v6_0_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_3_EN_A">EN</portMap>
                <portMap portMapName="v6_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_3_Addr_A</port>
                <port>v6_0_3_Clk_A</port>
                <port>v6_0_3_Din_A</port>
                <port>v6_0_3_Dout_A</port>
                <port>v6_0_3_EN_A</port>
                <port>v6_0_3_Rst_A</port>
                <port>v6_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_3_EN_B">EN</portMap>
                <portMap portMapName="v6_0_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_3_Addr_B</port>
                <port>v6_0_3_Clk_B</port>
                <port>v6_0_3_Din_B</port>
                <port>v6_0_3_Dout_B</port>
                <port>v6_0_3_EN_B</port>
                <port>v6_0_3_Rst_B</port>
                <port>v6_0_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_4_EN_A">EN</portMap>
                <portMap portMapName="v6_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_4_Addr_A</port>
                <port>v6_0_4_Clk_A</port>
                <port>v6_0_4_Din_A</port>
                <port>v6_0_4_Dout_A</port>
                <port>v6_0_4_EN_A</port>
                <port>v6_0_4_Rst_A</port>
                <port>v6_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_4_EN_B">EN</portMap>
                <portMap portMapName="v6_0_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_4_Addr_B</port>
                <port>v6_0_4_Clk_B</port>
                <port>v6_0_4_Din_B</port>
                <port>v6_0_4_Dout_B</port>
                <port>v6_0_4_EN_B</port>
                <port>v6_0_4_Rst_B</port>
                <port>v6_0_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_5_EN_A">EN</portMap>
                <portMap portMapName="v6_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_5_Addr_A</port>
                <port>v6_0_5_Clk_A</port>
                <port>v6_0_5_Din_A</port>
                <port>v6_0_5_Dout_A</port>
                <port>v6_0_5_EN_A</port>
                <port>v6_0_5_Rst_A</port>
                <port>v6_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_5_EN_B">EN</portMap>
                <portMap portMapName="v6_0_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_5_Addr_B</port>
                <port>v6_0_5_Clk_B</port>
                <port>v6_0_5_Din_B</port>
                <port>v6_0_5_Dout_B</port>
                <port>v6_0_5_EN_B</port>
                <port>v6_0_5_Rst_B</port>
                <port>v6_0_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_0_EN_A">EN</portMap>
                <portMap portMapName="v6_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_0_Addr_A</port>
                <port>v6_1_0_Clk_A</port>
                <port>v6_1_0_Din_A</port>
                <port>v6_1_0_Dout_A</port>
                <port>v6_1_0_EN_A</port>
                <port>v6_1_0_Rst_A</port>
                <port>v6_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_0_EN_B">EN</portMap>
                <portMap portMapName="v6_1_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_0_Addr_B</port>
                <port>v6_1_0_Clk_B</port>
                <port>v6_1_0_Din_B</port>
                <port>v6_1_0_Dout_B</port>
                <port>v6_1_0_EN_B</port>
                <port>v6_1_0_Rst_B</port>
                <port>v6_1_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_1_EN_A">EN</portMap>
                <portMap portMapName="v6_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_1_Addr_A</port>
                <port>v6_1_1_Clk_A</port>
                <port>v6_1_1_Din_A</port>
                <port>v6_1_1_Dout_A</port>
                <port>v6_1_1_EN_A</port>
                <port>v6_1_1_Rst_A</port>
                <port>v6_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_1_EN_B">EN</portMap>
                <portMap portMapName="v6_1_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_1_Addr_B</port>
                <port>v6_1_1_Clk_B</port>
                <port>v6_1_1_Din_B</port>
                <port>v6_1_1_Dout_B</port>
                <port>v6_1_1_EN_B</port>
                <port>v6_1_1_Rst_B</port>
                <port>v6_1_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_2_EN_A">EN</portMap>
                <portMap portMapName="v6_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_2_Addr_A</port>
                <port>v6_1_2_Clk_A</port>
                <port>v6_1_2_Din_A</port>
                <port>v6_1_2_Dout_A</port>
                <port>v6_1_2_EN_A</port>
                <port>v6_1_2_Rst_A</port>
                <port>v6_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_2_EN_B">EN</portMap>
                <portMap portMapName="v6_1_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_2_Addr_B</port>
                <port>v6_1_2_Clk_B</port>
                <port>v6_1_2_Din_B</port>
                <port>v6_1_2_Dout_B</port>
                <port>v6_1_2_EN_B</port>
                <port>v6_1_2_Rst_B</port>
                <port>v6_1_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_3_EN_A">EN</portMap>
                <portMap portMapName="v6_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_3_Addr_A</port>
                <port>v6_1_3_Clk_A</port>
                <port>v6_1_3_Din_A</port>
                <port>v6_1_3_Dout_A</port>
                <port>v6_1_3_EN_A</port>
                <port>v6_1_3_Rst_A</port>
                <port>v6_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_3_EN_B">EN</portMap>
                <portMap portMapName="v6_1_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_3_Addr_B</port>
                <port>v6_1_3_Clk_B</port>
                <port>v6_1_3_Din_B</port>
                <port>v6_1_3_Dout_B</port>
                <port>v6_1_3_EN_B</port>
                <port>v6_1_3_Rst_B</port>
                <port>v6_1_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_4_EN_A">EN</portMap>
                <portMap portMapName="v6_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_4_Addr_A</port>
                <port>v6_1_4_Clk_A</port>
                <port>v6_1_4_Din_A</port>
                <port>v6_1_4_Dout_A</port>
                <port>v6_1_4_EN_A</port>
                <port>v6_1_4_Rst_A</port>
                <port>v6_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_4_EN_B">EN</portMap>
                <portMap portMapName="v6_1_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_4_Addr_B</port>
                <port>v6_1_4_Clk_B</port>
                <port>v6_1_4_Din_B</port>
                <port>v6_1_4_Dout_B</port>
                <port>v6_1_4_EN_B</port>
                <port>v6_1_4_Rst_B</port>
                <port>v6_1_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_5_EN_A">EN</portMap>
                <portMap portMapName="v6_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_5_Addr_A</port>
                <port>v6_1_5_Clk_A</port>
                <port>v6_1_5_Din_A</port>
                <port>v6_1_5_Dout_A</port>
                <port>v6_1_5_EN_A</port>
                <port>v6_1_5_Rst_A</port>
                <port>v6_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_5_EN_B">EN</portMap>
                <portMap portMapName="v6_1_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_5_Addr_B</port>
                <port>v6_1_5_Clk_B</port>
                <port>v6_1_5_Din_B</port>
                <port>v6_1_5_Dout_B</port>
                <port>v6_1_5_EN_B</port>
                <port>v6_1_5_Rst_B</port>
                <port>v6_1_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_2_0_EN_A">EN</portMap>
                <portMap portMapName="v6_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_0_Addr_A</port>
                <port>v6_2_0_Clk_A</port>
                <port>v6_2_0_Din_A</port>
                <port>v6_2_0_Dout_A</port>
                <port>v6_2_0_EN_A</port>
                <port>v6_2_0_Rst_A</port>
                <port>v6_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_2_0_EN_B">EN</portMap>
                <portMap portMapName="v6_2_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_2_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_2_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_2_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_2_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_0_Addr_B</port>
                <port>v6_2_0_Clk_B</port>
                <port>v6_2_0_Din_B</port>
                <port>v6_2_0_Dout_B</port>
                <port>v6_2_0_EN_B</port>
                <port>v6_2_0_Rst_B</port>
                <port>v6_2_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_2_1_EN_A">EN</portMap>
                <portMap portMapName="v6_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_1_Addr_A</port>
                <port>v6_2_1_Clk_A</port>
                <port>v6_2_1_Din_A</port>
                <port>v6_2_1_Dout_A</port>
                <port>v6_2_1_EN_A</port>
                <port>v6_2_1_Rst_A</port>
                <port>v6_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_2_1_EN_B">EN</portMap>
                <portMap portMapName="v6_2_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_2_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_2_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_2_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_2_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_1_Addr_B</port>
                <port>v6_2_1_Clk_B</port>
                <port>v6_2_1_Din_B</port>
                <port>v6_2_1_Dout_B</port>
                <port>v6_2_1_EN_B</port>
                <port>v6_2_1_Rst_B</port>
                <port>v6_2_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_2_2_EN_A">EN</portMap>
                <portMap portMapName="v6_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_2_Addr_A</port>
                <port>v6_2_2_Clk_A</port>
                <port>v6_2_2_Din_A</port>
                <port>v6_2_2_Dout_A</port>
                <port>v6_2_2_EN_A</port>
                <port>v6_2_2_Rst_A</port>
                <port>v6_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_2_2_EN_B">EN</portMap>
                <portMap portMapName="v6_2_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_2_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_2_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_2_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_2_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_2_Addr_B</port>
                <port>v6_2_2_Clk_B</port>
                <port>v6_2_2_Din_B</port>
                <port>v6_2_2_Dout_B</port>
                <port>v6_2_2_EN_B</port>
                <port>v6_2_2_Rst_B</port>
                <port>v6_2_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_2_3_EN_A">EN</portMap>
                <portMap portMapName="v6_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_3_Addr_A</port>
                <port>v6_2_3_Clk_A</port>
                <port>v6_2_3_Din_A</port>
                <port>v6_2_3_Dout_A</port>
                <port>v6_2_3_EN_A</port>
                <port>v6_2_3_Rst_A</port>
                <port>v6_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_2_3_EN_B">EN</portMap>
                <portMap portMapName="v6_2_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_2_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_2_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_2_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_2_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_3_Addr_B</port>
                <port>v6_2_3_Clk_B</port>
                <port>v6_2_3_Din_B</port>
                <port>v6_2_3_Dout_B</port>
                <port>v6_2_3_EN_B</port>
                <port>v6_2_3_Rst_B</port>
                <port>v6_2_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_2_4_EN_A">EN</portMap>
                <portMap portMapName="v6_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_4_Addr_A</port>
                <port>v6_2_4_Clk_A</port>
                <port>v6_2_4_Din_A</port>
                <port>v6_2_4_Dout_A</port>
                <port>v6_2_4_EN_A</port>
                <port>v6_2_4_Rst_A</port>
                <port>v6_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_2_4_EN_B">EN</portMap>
                <portMap portMapName="v6_2_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_2_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_2_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_2_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_2_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_4_Addr_B</port>
                <port>v6_2_4_Clk_B</port>
                <port>v6_2_4_Din_B</port>
                <port>v6_2_4_Dout_B</port>
                <port>v6_2_4_EN_B</port>
                <port>v6_2_4_Rst_B</port>
                <port>v6_2_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_2_5_EN_A">EN</portMap>
                <portMap portMapName="v6_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_5_Addr_A</port>
                <port>v6_2_5_Clk_A</port>
                <port>v6_2_5_Din_A</port>
                <port>v6_2_5_Dout_A</port>
                <port>v6_2_5_EN_A</port>
                <port>v6_2_5_Rst_A</port>
                <port>v6_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_2_5_EN_B">EN</portMap>
                <portMap portMapName="v6_2_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_2_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_2_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_2_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_2_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_5_Addr_B</port>
                <port>v6_2_5_Clk_B</port>
                <port>v6_2_5_Din_B</port>
                <port>v6_2_5_Dout_B</port>
                <port>v6_2_5_EN_B</port>
                <port>v6_2_5_Rst_B</port>
                <port>v6_2_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_3_0_EN_A">EN</portMap>
                <portMap portMapName="v6_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_0_Addr_A</port>
                <port>v6_3_0_Clk_A</port>
                <port>v6_3_0_Din_A</port>
                <port>v6_3_0_Dout_A</port>
                <port>v6_3_0_EN_A</port>
                <port>v6_3_0_Rst_A</port>
                <port>v6_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_3_0_EN_B">EN</portMap>
                <portMap portMapName="v6_3_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_3_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_3_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_3_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_3_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_0_Addr_B</port>
                <port>v6_3_0_Clk_B</port>
                <port>v6_3_0_Din_B</port>
                <port>v6_3_0_Dout_B</port>
                <port>v6_3_0_EN_B</port>
                <port>v6_3_0_Rst_B</port>
                <port>v6_3_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_3_1_EN_A">EN</portMap>
                <portMap portMapName="v6_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_1_Addr_A</port>
                <port>v6_3_1_Clk_A</port>
                <port>v6_3_1_Din_A</port>
                <port>v6_3_1_Dout_A</port>
                <port>v6_3_1_EN_A</port>
                <port>v6_3_1_Rst_A</port>
                <port>v6_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_3_1_EN_B">EN</portMap>
                <portMap portMapName="v6_3_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_3_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_3_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_3_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_3_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_1_Addr_B</port>
                <port>v6_3_1_Clk_B</port>
                <port>v6_3_1_Din_B</port>
                <port>v6_3_1_Dout_B</port>
                <port>v6_3_1_EN_B</port>
                <port>v6_3_1_Rst_B</port>
                <port>v6_3_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_3_2_EN_A">EN</portMap>
                <portMap portMapName="v6_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_2_Addr_A</port>
                <port>v6_3_2_Clk_A</port>
                <port>v6_3_2_Din_A</port>
                <port>v6_3_2_Dout_A</port>
                <port>v6_3_2_EN_A</port>
                <port>v6_3_2_Rst_A</port>
                <port>v6_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_3_2_EN_B">EN</portMap>
                <portMap portMapName="v6_3_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_3_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_3_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_3_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_3_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_2_Addr_B</port>
                <port>v6_3_2_Clk_B</port>
                <port>v6_3_2_Din_B</port>
                <port>v6_3_2_Dout_B</port>
                <port>v6_3_2_EN_B</port>
                <port>v6_3_2_Rst_B</port>
                <port>v6_3_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_3_3_EN_A">EN</portMap>
                <portMap portMapName="v6_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_3_Addr_A</port>
                <port>v6_3_3_Clk_A</port>
                <port>v6_3_3_Din_A</port>
                <port>v6_3_3_Dout_A</port>
                <port>v6_3_3_EN_A</port>
                <port>v6_3_3_Rst_A</port>
                <port>v6_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_3_3_EN_B">EN</portMap>
                <portMap portMapName="v6_3_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_3_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_3_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_3_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_3_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_3_Addr_B</port>
                <port>v6_3_3_Clk_B</port>
                <port>v6_3_3_Din_B</port>
                <port>v6_3_3_Dout_B</port>
                <port>v6_3_3_EN_B</port>
                <port>v6_3_3_Rst_B</port>
                <port>v6_3_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_3_4_EN_A">EN</portMap>
                <portMap portMapName="v6_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_4_Addr_A</port>
                <port>v6_3_4_Clk_A</port>
                <port>v6_3_4_Din_A</port>
                <port>v6_3_4_Dout_A</port>
                <port>v6_3_4_EN_A</port>
                <port>v6_3_4_Rst_A</port>
                <port>v6_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_3_4_EN_B">EN</portMap>
                <portMap portMapName="v6_3_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_3_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_3_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_3_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_3_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_4_Addr_B</port>
                <port>v6_3_4_Clk_B</port>
                <port>v6_3_4_Din_B</port>
                <port>v6_3_4_Dout_B</port>
                <port>v6_3_4_EN_B</port>
                <port>v6_3_4_Rst_B</port>
                <port>v6_3_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_3_5_EN_A">EN</portMap>
                <portMap portMapName="v6_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_5_Addr_A</port>
                <port>v6_3_5_Clk_A</port>
                <port>v6_3_5_Din_A</port>
                <port>v6_3_5_Dout_A</port>
                <port>v6_3_5_EN_A</port>
                <port>v6_3_5_Rst_A</port>
                <port>v6_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_3_5_EN_B">EN</portMap>
                <portMap portMapName="v6_3_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_3_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_3_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_3_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_3_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_5_Addr_B</port>
                <port>v6_3_5_Clk_B</port>
                <port>v6_3_5_Din_B</port>
                <port>v6_3_5_Dout_B</port>
                <port>v6_3_5_EN_B</port>
                <port>v6_3_5_Rst_B</port>
                <port>v6_3_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_4_0_EN_A">EN</portMap>
                <portMap portMapName="v6_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_0_Addr_A</port>
                <port>v6_4_0_Clk_A</port>
                <port>v6_4_0_Din_A</port>
                <port>v6_4_0_Dout_A</port>
                <port>v6_4_0_EN_A</port>
                <port>v6_4_0_Rst_A</port>
                <port>v6_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_4_0_EN_B">EN</portMap>
                <portMap portMapName="v6_4_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_4_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_4_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_4_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_4_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_0_Addr_B</port>
                <port>v6_4_0_Clk_B</port>
                <port>v6_4_0_Din_B</port>
                <port>v6_4_0_Dout_B</port>
                <port>v6_4_0_EN_B</port>
                <port>v6_4_0_Rst_B</port>
                <port>v6_4_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_4_1_EN_A">EN</portMap>
                <portMap portMapName="v6_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_1_Addr_A</port>
                <port>v6_4_1_Clk_A</port>
                <port>v6_4_1_Din_A</port>
                <port>v6_4_1_Dout_A</port>
                <port>v6_4_1_EN_A</port>
                <port>v6_4_1_Rst_A</port>
                <port>v6_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_4_1_EN_B">EN</portMap>
                <portMap portMapName="v6_4_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_4_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_4_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_4_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_4_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_1_Addr_B</port>
                <port>v6_4_1_Clk_B</port>
                <port>v6_4_1_Din_B</port>
                <port>v6_4_1_Dout_B</port>
                <port>v6_4_1_EN_B</port>
                <port>v6_4_1_Rst_B</port>
                <port>v6_4_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_4_2_EN_A">EN</portMap>
                <portMap portMapName="v6_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_2_Addr_A</port>
                <port>v6_4_2_Clk_A</port>
                <port>v6_4_2_Din_A</port>
                <port>v6_4_2_Dout_A</port>
                <port>v6_4_2_EN_A</port>
                <port>v6_4_2_Rst_A</port>
                <port>v6_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_4_2_EN_B">EN</portMap>
                <portMap portMapName="v6_4_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_4_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_4_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_4_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_4_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_2_Addr_B</port>
                <port>v6_4_2_Clk_B</port>
                <port>v6_4_2_Din_B</port>
                <port>v6_4_2_Dout_B</port>
                <port>v6_4_2_EN_B</port>
                <port>v6_4_2_Rst_B</port>
                <port>v6_4_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_4_3_EN_A">EN</portMap>
                <portMap portMapName="v6_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_3_Addr_A</port>
                <port>v6_4_3_Clk_A</port>
                <port>v6_4_3_Din_A</port>
                <port>v6_4_3_Dout_A</port>
                <port>v6_4_3_EN_A</port>
                <port>v6_4_3_Rst_A</port>
                <port>v6_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_4_3_EN_B">EN</portMap>
                <portMap portMapName="v6_4_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_4_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_4_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_4_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_4_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_3_Addr_B</port>
                <port>v6_4_3_Clk_B</port>
                <port>v6_4_3_Din_B</port>
                <port>v6_4_3_Dout_B</port>
                <port>v6_4_3_EN_B</port>
                <port>v6_4_3_Rst_B</port>
                <port>v6_4_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_4_4_EN_A">EN</portMap>
                <portMap portMapName="v6_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_4_Addr_A</port>
                <port>v6_4_4_Clk_A</port>
                <port>v6_4_4_Din_A</port>
                <port>v6_4_4_Dout_A</port>
                <port>v6_4_4_EN_A</port>
                <port>v6_4_4_Rst_A</port>
                <port>v6_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_4_4_EN_B">EN</portMap>
                <portMap portMapName="v6_4_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_4_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_4_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_4_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_4_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_4_Addr_B</port>
                <port>v6_4_4_Clk_B</port>
                <port>v6_4_4_Din_B</port>
                <port>v6_4_4_Dout_B</port>
                <port>v6_4_4_EN_B</port>
                <port>v6_4_4_Rst_B</port>
                <port>v6_4_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_4_5_EN_A">EN</portMap>
                <portMap portMapName="v6_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_5_Addr_A</port>
                <port>v6_4_5_Clk_A</port>
                <port>v6_4_5_Din_A</port>
                <port>v6_4_5_Dout_A</port>
                <port>v6_4_5_EN_A</port>
                <port>v6_4_5_Rst_A</port>
                <port>v6_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_4_5_EN_B">EN</portMap>
                <portMap portMapName="v6_4_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_4_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_4_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_4_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_4_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_5_Addr_B</port>
                <port>v6_4_5_Clk_B</port>
                <port>v6_4_5_Din_B</port>
                <port>v6_4_5_Dout_B</port>
                <port>v6_4_5_EN_B</port>
                <port>v6_4_5_Rst_B</port>
                <port>v6_4_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_5_0_EN_A">EN</portMap>
                <portMap portMapName="v6_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_0_Addr_A</port>
                <port>v6_5_0_Clk_A</port>
                <port>v6_5_0_Din_A</port>
                <port>v6_5_0_Dout_A</port>
                <port>v6_5_0_EN_A</port>
                <port>v6_5_0_Rst_A</port>
                <port>v6_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_5_0_EN_B">EN</portMap>
                <portMap portMapName="v6_5_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_5_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_5_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_5_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_5_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_0_Addr_B</port>
                <port>v6_5_0_Clk_B</port>
                <port>v6_5_0_Din_B</port>
                <port>v6_5_0_Dout_B</port>
                <port>v6_5_0_EN_B</port>
                <port>v6_5_0_Rst_B</port>
                <port>v6_5_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_5_1_EN_A">EN</portMap>
                <portMap portMapName="v6_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_1_Addr_A</port>
                <port>v6_5_1_Clk_A</port>
                <port>v6_5_1_Din_A</port>
                <port>v6_5_1_Dout_A</port>
                <port>v6_5_1_EN_A</port>
                <port>v6_5_1_Rst_A</port>
                <port>v6_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_5_1_EN_B">EN</portMap>
                <portMap portMapName="v6_5_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_5_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_5_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_5_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_5_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_1_Addr_B</port>
                <port>v6_5_1_Clk_B</port>
                <port>v6_5_1_Din_B</port>
                <port>v6_5_1_Dout_B</port>
                <port>v6_5_1_EN_B</port>
                <port>v6_5_1_Rst_B</port>
                <port>v6_5_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_5_2_EN_A">EN</portMap>
                <portMap portMapName="v6_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_2_Addr_A</port>
                <port>v6_5_2_Clk_A</port>
                <port>v6_5_2_Din_A</port>
                <port>v6_5_2_Dout_A</port>
                <port>v6_5_2_EN_A</port>
                <port>v6_5_2_Rst_A</port>
                <port>v6_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_5_2_EN_B">EN</portMap>
                <portMap portMapName="v6_5_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_5_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_5_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_5_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_5_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_2_Addr_B</port>
                <port>v6_5_2_Clk_B</port>
                <port>v6_5_2_Din_B</port>
                <port>v6_5_2_Dout_B</port>
                <port>v6_5_2_EN_B</port>
                <port>v6_5_2_Rst_B</port>
                <port>v6_5_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_5_3_EN_A">EN</portMap>
                <portMap portMapName="v6_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_3_Addr_A</port>
                <port>v6_5_3_Clk_A</port>
                <port>v6_5_3_Din_A</port>
                <port>v6_5_3_Dout_A</port>
                <port>v6_5_3_EN_A</port>
                <port>v6_5_3_Rst_A</port>
                <port>v6_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_5_3_EN_B">EN</portMap>
                <portMap portMapName="v6_5_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_5_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_5_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_5_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_5_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_3_Addr_B</port>
                <port>v6_5_3_Clk_B</port>
                <port>v6_5_3_Din_B</port>
                <port>v6_5_3_Dout_B</port>
                <port>v6_5_3_EN_B</port>
                <port>v6_5_3_Rst_B</port>
                <port>v6_5_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_5_4_EN_A">EN</portMap>
                <portMap portMapName="v6_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_4_Addr_A</port>
                <port>v6_5_4_Clk_A</port>
                <port>v6_5_4_Din_A</port>
                <port>v6_5_4_Dout_A</port>
                <port>v6_5_4_EN_A</port>
                <port>v6_5_4_Rst_A</port>
                <port>v6_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_5_4_EN_B">EN</portMap>
                <portMap portMapName="v6_5_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_5_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_5_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_5_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_5_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_4_Addr_B</port>
                <port>v6_5_4_Clk_B</port>
                <port>v6_5_4_Din_B</port>
                <port>v6_5_4_Dout_B</port>
                <port>v6_5_4_EN_B</port>
                <port>v6_5_4_Rst_B</port>
                <port>v6_5_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_5_5_EN_A">EN</portMap>
                <portMap portMapName="v6_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_5_Addr_A</port>
                <port>v6_5_5_Clk_A</port>
                <port>v6_5_5_Din_A</port>
                <port>v6_5_5_Dout_A</port>
                <port>v6_5_5_EN_A</port>
                <port>v6_5_5_Rst_A</port>
                <port>v6_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_5_5_EN_B">EN</portMap>
                <portMap portMapName="v6_5_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_5_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_5_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_5_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_5_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_5_Addr_B</port>
                <port>v6_5_5_Clk_B</port>
                <port>v6_5_5_Din_B</port>
                <port>v6_5_5_Dout_B</port>
                <port>v6_5_5_EN_B</port>
                <port>v6_5_5_Rst_B</port>
                <port>v6_5_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_6_0_EN_A">EN</portMap>
                <portMap portMapName="v6_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_0_Addr_A</port>
                <port>v6_6_0_Clk_A</port>
                <port>v6_6_0_Din_A</port>
                <port>v6_6_0_Dout_A</port>
                <port>v6_6_0_EN_A</port>
                <port>v6_6_0_Rst_A</port>
                <port>v6_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_6_0_EN_B">EN</portMap>
                <portMap portMapName="v6_6_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_6_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_6_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_6_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_6_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_0_Addr_B</port>
                <port>v6_6_0_Clk_B</port>
                <port>v6_6_0_Din_B</port>
                <port>v6_6_0_Dout_B</port>
                <port>v6_6_0_EN_B</port>
                <port>v6_6_0_Rst_B</port>
                <port>v6_6_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_6_1_EN_A">EN</portMap>
                <portMap portMapName="v6_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_1_Addr_A</port>
                <port>v6_6_1_Clk_A</port>
                <port>v6_6_1_Din_A</port>
                <port>v6_6_1_Dout_A</port>
                <port>v6_6_1_EN_A</port>
                <port>v6_6_1_Rst_A</port>
                <port>v6_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_6_1_EN_B">EN</portMap>
                <portMap portMapName="v6_6_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_6_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_6_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_6_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_6_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_1_Addr_B</port>
                <port>v6_6_1_Clk_B</port>
                <port>v6_6_1_Din_B</port>
                <port>v6_6_1_Dout_B</port>
                <port>v6_6_1_EN_B</port>
                <port>v6_6_1_Rst_B</port>
                <port>v6_6_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_6_2_EN_A">EN</portMap>
                <portMap portMapName="v6_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_2_Addr_A</port>
                <port>v6_6_2_Clk_A</port>
                <port>v6_6_2_Din_A</port>
                <port>v6_6_2_Dout_A</port>
                <port>v6_6_2_EN_A</port>
                <port>v6_6_2_Rst_A</port>
                <port>v6_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_6_2_EN_B">EN</portMap>
                <portMap portMapName="v6_6_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_6_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_6_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_6_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_6_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_2_Addr_B</port>
                <port>v6_6_2_Clk_B</port>
                <port>v6_6_2_Din_B</port>
                <port>v6_6_2_Dout_B</port>
                <port>v6_6_2_EN_B</port>
                <port>v6_6_2_Rst_B</port>
                <port>v6_6_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_6_3_EN_A">EN</portMap>
                <portMap portMapName="v6_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_3_Addr_A</port>
                <port>v6_6_3_Clk_A</port>
                <port>v6_6_3_Din_A</port>
                <port>v6_6_3_Dout_A</port>
                <port>v6_6_3_EN_A</port>
                <port>v6_6_3_Rst_A</port>
                <port>v6_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_6_3_EN_B">EN</portMap>
                <portMap portMapName="v6_6_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_6_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_6_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_6_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_6_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_3_Addr_B</port>
                <port>v6_6_3_Clk_B</port>
                <port>v6_6_3_Din_B</port>
                <port>v6_6_3_Dout_B</port>
                <port>v6_6_3_EN_B</port>
                <port>v6_6_3_Rst_B</port>
                <port>v6_6_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_6_4_EN_A">EN</portMap>
                <portMap portMapName="v6_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_4_Addr_A</port>
                <port>v6_6_4_Clk_A</port>
                <port>v6_6_4_Din_A</port>
                <port>v6_6_4_Dout_A</port>
                <port>v6_6_4_EN_A</port>
                <port>v6_6_4_Rst_A</port>
                <port>v6_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_6_4_EN_B">EN</portMap>
                <portMap portMapName="v6_6_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_6_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_6_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_6_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_6_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_4_Addr_B</port>
                <port>v6_6_4_Clk_B</port>
                <port>v6_6_4_Din_B</port>
                <port>v6_6_4_Dout_B</port>
                <port>v6_6_4_EN_B</port>
                <port>v6_6_4_Rst_B</port>
                <port>v6_6_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_6_5_EN_A">EN</portMap>
                <portMap portMapName="v6_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_5_Addr_A</port>
                <port>v6_6_5_Clk_A</port>
                <port>v6_6_5_Din_A</port>
                <port>v6_6_5_Dout_A</port>
                <port>v6_6_5_EN_A</port>
                <port>v6_6_5_Rst_A</port>
                <port>v6_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_6_5_EN_B">EN</portMap>
                <portMap portMapName="v6_6_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_6_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_6_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_6_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_6_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_5_Addr_B</port>
                <port>v6_6_5_Clk_B</port>
                <port>v6_6_5_Din_B</port>
                <port>v6_6_5_Dout_B</port>
                <port>v6_6_5_EN_B</port>
                <port>v6_6_5_Rst_B</port>
                <port>v6_6_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_7_0_EN_A">EN</portMap>
                <portMap portMapName="v6_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_0_Addr_A</port>
                <port>v6_7_0_Clk_A</port>
                <port>v6_7_0_Din_A</port>
                <port>v6_7_0_Dout_A</port>
                <port>v6_7_0_EN_A</port>
                <port>v6_7_0_Rst_A</port>
                <port>v6_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_7_0_EN_B">EN</portMap>
                <portMap portMapName="v6_7_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_7_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_7_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_7_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_7_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_0_Addr_B</port>
                <port>v6_7_0_Clk_B</port>
                <port>v6_7_0_Din_B</port>
                <port>v6_7_0_Dout_B</port>
                <port>v6_7_0_EN_B</port>
                <port>v6_7_0_Rst_B</port>
                <port>v6_7_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_7_1_EN_A">EN</portMap>
                <portMap portMapName="v6_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_1_Addr_A</port>
                <port>v6_7_1_Clk_A</port>
                <port>v6_7_1_Din_A</port>
                <port>v6_7_1_Dout_A</port>
                <port>v6_7_1_EN_A</port>
                <port>v6_7_1_Rst_A</port>
                <port>v6_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_7_1_EN_B">EN</portMap>
                <portMap portMapName="v6_7_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_7_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_7_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_7_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_7_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_1_Addr_B</port>
                <port>v6_7_1_Clk_B</port>
                <port>v6_7_1_Din_B</port>
                <port>v6_7_1_Dout_B</port>
                <port>v6_7_1_EN_B</port>
                <port>v6_7_1_Rst_B</port>
                <port>v6_7_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_7_2_EN_A">EN</portMap>
                <portMap portMapName="v6_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_2_Addr_A</port>
                <port>v6_7_2_Clk_A</port>
                <port>v6_7_2_Din_A</port>
                <port>v6_7_2_Dout_A</port>
                <port>v6_7_2_EN_A</port>
                <port>v6_7_2_Rst_A</port>
                <port>v6_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_7_2_EN_B">EN</portMap>
                <portMap portMapName="v6_7_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_7_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_7_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_7_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_7_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_2_Addr_B</port>
                <port>v6_7_2_Clk_B</port>
                <port>v6_7_2_Din_B</port>
                <port>v6_7_2_Dout_B</port>
                <port>v6_7_2_EN_B</port>
                <port>v6_7_2_Rst_B</port>
                <port>v6_7_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_7_3_EN_A">EN</portMap>
                <portMap portMapName="v6_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_3_Addr_A</port>
                <port>v6_7_3_Clk_A</port>
                <port>v6_7_3_Din_A</port>
                <port>v6_7_3_Dout_A</port>
                <port>v6_7_3_EN_A</port>
                <port>v6_7_3_Rst_A</port>
                <port>v6_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_7_3_EN_B">EN</portMap>
                <portMap portMapName="v6_7_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_7_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_7_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_7_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_7_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_3_Addr_B</port>
                <port>v6_7_3_Clk_B</port>
                <port>v6_7_3_Din_B</port>
                <port>v6_7_3_Dout_B</port>
                <port>v6_7_3_EN_B</port>
                <port>v6_7_3_Rst_B</port>
                <port>v6_7_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_7_4_EN_A">EN</portMap>
                <portMap portMapName="v6_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_4_Addr_A</port>
                <port>v6_7_4_Clk_A</port>
                <port>v6_7_4_Din_A</port>
                <port>v6_7_4_Dout_A</port>
                <port>v6_7_4_EN_A</port>
                <port>v6_7_4_Rst_A</port>
                <port>v6_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_7_4_EN_B">EN</portMap>
                <portMap portMapName="v6_7_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_7_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_7_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_7_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_7_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_4_Addr_B</port>
                <port>v6_7_4_Clk_B</port>
                <port>v6_7_4_Din_B</port>
                <port>v6_7_4_Dout_B</port>
                <port>v6_7_4_EN_B</port>
                <port>v6_7_4_Rst_B</port>
                <port>v6_7_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_7_5_EN_A">EN</portMap>
                <portMap portMapName="v6_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_5_Addr_A</port>
                <port>v6_7_5_Clk_A</port>
                <port>v6_7_5_Din_A</port>
                <port>v6_7_5_Dout_A</port>
                <port>v6_7_5_EN_A</port>
                <port>v6_7_5_Rst_A</port>
                <port>v6_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_7_5_EN_B">EN</portMap>
                <portMap portMapName="v6_7_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_7_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_7_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_7_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_7_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_5_Addr_B</port>
                <port>v6_7_5_Clk_B</port>
                <port>v6_7_5_Din_B</port>
                <port>v6_7_5_Dout_B</port>
                <port>v6_7_5_EN_B</port>
                <port>v6_7_5_Rst_B</port>
                <port>v6_7_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_8_0_EN_A">EN</portMap>
                <portMap portMapName="v6_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_0_Addr_A</port>
                <port>v6_8_0_Clk_A</port>
                <port>v6_8_0_Din_A</port>
                <port>v6_8_0_Dout_A</port>
                <port>v6_8_0_EN_A</port>
                <port>v6_8_0_Rst_A</port>
                <port>v6_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_8_0_EN_B">EN</portMap>
                <portMap portMapName="v6_8_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_8_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_8_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_8_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_8_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_0_Addr_B</port>
                <port>v6_8_0_Clk_B</port>
                <port>v6_8_0_Din_B</port>
                <port>v6_8_0_Dout_B</port>
                <port>v6_8_0_EN_B</port>
                <port>v6_8_0_Rst_B</port>
                <port>v6_8_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_8_1_EN_A">EN</portMap>
                <portMap portMapName="v6_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_1_Addr_A</port>
                <port>v6_8_1_Clk_A</port>
                <port>v6_8_1_Din_A</port>
                <port>v6_8_1_Dout_A</port>
                <port>v6_8_1_EN_A</port>
                <port>v6_8_1_Rst_A</port>
                <port>v6_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_8_1_EN_B">EN</portMap>
                <portMap portMapName="v6_8_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_8_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_8_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_8_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_8_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_1_Addr_B</port>
                <port>v6_8_1_Clk_B</port>
                <port>v6_8_1_Din_B</port>
                <port>v6_8_1_Dout_B</port>
                <port>v6_8_1_EN_B</port>
                <port>v6_8_1_Rst_B</port>
                <port>v6_8_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_8_2_EN_A">EN</portMap>
                <portMap portMapName="v6_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_2_Addr_A</port>
                <port>v6_8_2_Clk_A</port>
                <port>v6_8_2_Din_A</port>
                <port>v6_8_2_Dout_A</port>
                <port>v6_8_2_EN_A</port>
                <port>v6_8_2_Rst_A</port>
                <port>v6_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_8_2_EN_B">EN</portMap>
                <portMap portMapName="v6_8_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_8_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_8_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_8_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_8_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_2_Addr_B</port>
                <port>v6_8_2_Clk_B</port>
                <port>v6_8_2_Din_B</port>
                <port>v6_8_2_Dout_B</port>
                <port>v6_8_2_EN_B</port>
                <port>v6_8_2_Rst_B</port>
                <port>v6_8_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_8_3_EN_A">EN</portMap>
                <portMap portMapName="v6_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_3_Addr_A</port>
                <port>v6_8_3_Clk_A</port>
                <port>v6_8_3_Din_A</port>
                <port>v6_8_3_Dout_A</port>
                <port>v6_8_3_EN_A</port>
                <port>v6_8_3_Rst_A</port>
                <port>v6_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_8_3_EN_B">EN</portMap>
                <portMap portMapName="v6_8_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_8_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_8_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_8_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_8_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_3_Addr_B</port>
                <port>v6_8_3_Clk_B</port>
                <port>v6_8_3_Din_B</port>
                <port>v6_8_3_Dout_B</port>
                <port>v6_8_3_EN_B</port>
                <port>v6_8_3_Rst_B</port>
                <port>v6_8_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_8_4_EN_A">EN</portMap>
                <portMap portMapName="v6_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_4_Addr_A</port>
                <port>v6_8_4_Clk_A</port>
                <port>v6_8_4_Din_A</port>
                <port>v6_8_4_Dout_A</port>
                <port>v6_8_4_EN_A</port>
                <port>v6_8_4_Rst_A</port>
                <port>v6_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_8_4_EN_B">EN</portMap>
                <portMap portMapName="v6_8_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_8_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_8_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_8_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_8_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_4_Addr_B</port>
                <port>v6_8_4_Clk_B</port>
                <port>v6_8_4_Din_B</port>
                <port>v6_8_4_Dout_B</port>
                <port>v6_8_4_EN_B</port>
                <port>v6_8_4_Rst_B</port>
                <port>v6_8_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_8_5_EN_A">EN</portMap>
                <portMap portMapName="v6_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_5_Addr_A</port>
                <port>v6_8_5_Clk_A</port>
                <port>v6_8_5_Din_A</port>
                <port>v6_8_5_Dout_A</port>
                <port>v6_8_5_EN_A</port>
                <port>v6_8_5_Rst_A</port>
                <port>v6_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_8_5_EN_B">EN</portMap>
                <portMap portMapName="v6_8_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_8_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_8_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_8_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_8_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_5_Addr_B</port>
                <port>v6_8_5_Clk_B</port>
                <port>v6_8_5_Din_B</port>
                <port>v6_8_5_Dout_B</port>
                <port>v6_8_5_EN_B</port>
                <port>v6_8_5_Rst_B</port>
                <port>v6_8_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_9_0_EN_A">EN</portMap>
                <portMap portMapName="v6_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_0_Addr_A</port>
                <port>v6_9_0_Clk_A</port>
                <port>v6_9_0_Din_A</port>
                <port>v6_9_0_Dout_A</port>
                <port>v6_9_0_EN_A</port>
                <port>v6_9_0_Rst_A</port>
                <port>v6_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_9_0_EN_B">EN</portMap>
                <portMap portMapName="v6_9_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_9_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_9_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_9_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_9_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_0_Addr_B</port>
                <port>v6_9_0_Clk_B</port>
                <port>v6_9_0_Din_B</port>
                <port>v6_9_0_Dout_B</port>
                <port>v6_9_0_EN_B</port>
                <port>v6_9_0_Rst_B</port>
                <port>v6_9_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_9_1_EN_A">EN</portMap>
                <portMap portMapName="v6_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_1_Addr_A</port>
                <port>v6_9_1_Clk_A</port>
                <port>v6_9_1_Din_A</port>
                <port>v6_9_1_Dout_A</port>
                <port>v6_9_1_EN_A</port>
                <port>v6_9_1_Rst_A</port>
                <port>v6_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_9_1_EN_B">EN</portMap>
                <portMap portMapName="v6_9_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_9_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_9_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_9_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_9_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_1_Addr_B</port>
                <port>v6_9_1_Clk_B</port>
                <port>v6_9_1_Din_B</port>
                <port>v6_9_1_Dout_B</port>
                <port>v6_9_1_EN_B</port>
                <port>v6_9_1_Rst_B</port>
                <port>v6_9_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_9_2_EN_A">EN</portMap>
                <portMap portMapName="v6_9_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_9_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_9_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_9_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_9_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_2_Addr_A</port>
                <port>v6_9_2_Clk_A</port>
                <port>v6_9_2_Din_A</port>
                <port>v6_9_2_Dout_A</port>
                <port>v6_9_2_EN_A</port>
                <port>v6_9_2_Rst_A</port>
                <port>v6_9_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_9_2_EN_B">EN</portMap>
                <portMap portMapName="v6_9_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_9_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_9_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_9_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_9_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_2_Addr_B</port>
                <port>v6_9_2_Clk_B</port>
                <port>v6_9_2_Din_B</port>
                <port>v6_9_2_Dout_B</port>
                <port>v6_9_2_EN_B</port>
                <port>v6_9_2_Rst_B</port>
                <port>v6_9_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_9_3_EN_A">EN</portMap>
                <portMap portMapName="v6_9_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_9_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_9_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_9_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_9_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_3_Addr_A</port>
                <port>v6_9_3_Clk_A</port>
                <port>v6_9_3_Din_A</port>
                <port>v6_9_3_Dout_A</port>
                <port>v6_9_3_EN_A</port>
                <port>v6_9_3_Rst_A</port>
                <port>v6_9_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_9_3_EN_B">EN</portMap>
                <portMap portMapName="v6_9_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_9_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_9_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_9_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_9_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_3_Addr_B</port>
                <port>v6_9_3_Clk_B</port>
                <port>v6_9_3_Din_B</port>
                <port>v6_9_3_Dout_B</port>
                <port>v6_9_3_EN_B</port>
                <port>v6_9_3_Rst_B</port>
                <port>v6_9_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_9_4_EN_A">EN</portMap>
                <portMap portMapName="v6_9_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_9_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_9_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_9_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_9_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_4_Addr_A</port>
                <port>v6_9_4_Clk_A</port>
                <port>v6_9_4_Din_A</port>
                <port>v6_9_4_Dout_A</port>
                <port>v6_9_4_EN_A</port>
                <port>v6_9_4_Rst_A</port>
                <port>v6_9_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_9_4_EN_B">EN</portMap>
                <portMap portMapName="v6_9_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_9_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_9_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_9_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_9_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_4_Addr_B</port>
                <port>v6_9_4_Clk_B</port>
                <port>v6_9_4_Din_B</port>
                <port>v6_9_4_Dout_B</port>
                <port>v6_9_4_EN_B</port>
                <port>v6_9_4_Rst_B</port>
                <port>v6_9_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_9_5_EN_A">EN</portMap>
                <portMap portMapName="v6_9_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_9_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_9_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_9_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_9_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_5_Addr_A</port>
                <port>v6_9_5_Clk_A</port>
                <port>v6_9_5_Din_A</port>
                <port>v6_9_5_Dout_A</port>
                <port>v6_9_5_EN_A</port>
                <port>v6_9_5_Rst_A</port>
                <port>v6_9_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_9_5_EN_B">EN</portMap>
                <portMap portMapName="v6_9_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_9_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_9_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_9_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_9_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_5_Addr_B</port>
                <port>v6_9_5_Clk_B</port>
                <port>v6_9_5_Din_B</port>
                <port>v6_9_5_Dout_B</port>
                <port>v6_9_5_EN_B</port>
                <port>v6_9_5_Rst_B</port>
                <port>v6_9_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_ctrl">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="v0_0_PORTA">32, 32</column>
                    <column name="v0_10_PORTA">32, 32</column>
                    <column name="v0_11_PORTA">32, 32</column>
                    <column name="v0_1_PORTA">32, 32</column>
                    <column name="v0_2_PORTA">32, 32</column>
                    <column name="v0_3_PORTA">32, 32</column>
                    <column name="v0_4_PORTA">32, 32</column>
                    <column name="v0_5_PORTA">32, 32</column>
                    <column name="v0_6_PORTA">32, 32</column>
                    <column name="v0_7_PORTA">32, 32</column>
                    <column name="v0_8_PORTA">32, 32</column>
                    <column name="v0_9_PORTA">32, 32</column>
                    <column name="v1_0_PORTA">32, 32</column>
                    <column name="v1_1_PORTA">32, 32</column>
                    <column name="v1_2_PORTA">32, 32</column>
                    <column name="v1_3_PORTA">32, 32</column>
                    <column name="v1_4_PORTA">32, 32</column>
                    <column name="v1_5_PORTA">32, 32</column>
                    <column name="v1_6_PORTA">32, 32</column>
                    <column name="v1_7_PORTA">32, 32</column>
                    <column name="v1_8_PORTA">32, 32</column>
                    <column name="v1_9_PORTA">32, 32</column>
                    <column name="v2_0_0_PORTA">32, 32</column>
                    <column name="v2_0_1_PORTA">32, 32</column>
                    <column name="v2_1_0_PORTA">32, 32</column>
                    <column name="v2_1_1_PORTA">32, 32</column>
                    <column name="v2_2_0_PORTA">32, 32</column>
                    <column name="v2_2_1_PORTA">32, 32</column>
                    <column name="v2_3_0_PORTA">32, 32</column>
                    <column name="v2_3_1_PORTA">32, 32</column>
                    <column name="v2_4_0_PORTA">32, 32</column>
                    <column name="v2_4_1_PORTA">32, 32</column>
                    <column name="v2_5_0_PORTA">32, 32</column>
                    <column name="v2_5_1_PORTA">32, 32</column>
                    <column name="v2_6_0_PORTA">32, 32</column>
                    <column name="v2_6_1_PORTA">32, 32</column>
                    <column name="v2_7_0_PORTA">32, 32</column>
                    <column name="v2_7_1_PORTA">32, 32</column>
                    <column name="v2_8_0_PORTA">32, 32</column>
                    <column name="v2_8_1_PORTA">32, 32</column>
                    <column name="v2_9_0_PORTA">32, 32</column>
                    <column name="v2_9_1_PORTA">32, 32</column>
                    <column name="v3_0_0_PORTA">32, 32</column>
                    <column name="v3_0_1_PORTA">32, 32</column>
                    <column name="v3_0_2_PORTA">32, 32</column>
                    <column name="v3_0_3_PORTA">32, 32</column>
                    <column name="v3_0_4_PORTA">32, 32</column>
                    <column name="v3_0_5_PORTA">32, 32</column>
                    <column name="v3_1_0_PORTA">32, 32</column>
                    <column name="v3_1_1_PORTA">32, 32</column>
                    <column name="v3_1_2_PORTA">32, 32</column>
                    <column name="v3_1_3_PORTA">32, 32</column>
                    <column name="v3_1_4_PORTA">32, 32</column>
                    <column name="v3_1_5_PORTA">32, 32</column>
                    <column name="v4_0_0_PORTA">32, 32</column>
                    <column name="v4_0_1_PORTA">32, 32</column>
                    <column name="v4_0_2_PORTA">32, 32</column>
                    <column name="v4_0_3_PORTA">32, 32</column>
                    <column name="v4_0_4_PORTA">32, 32</column>
                    <column name="v4_0_5_PORTA">32, 32</column>
                    <column name="v4_1_0_PORTA">32, 32</column>
                    <column name="v4_1_1_PORTA">32, 32</column>
                    <column name="v4_1_2_PORTA">32, 32</column>
                    <column name="v4_1_3_PORTA">32, 32</column>
                    <column name="v4_1_4_PORTA">32, 32</column>
                    <column name="v4_1_5_PORTA">32, 32</column>
                    <column name="v4_2_0_PORTA">32, 32</column>
                    <column name="v4_2_1_PORTA">32, 32</column>
                    <column name="v4_2_2_PORTA">32, 32</column>
                    <column name="v4_2_3_PORTA">32, 32</column>
                    <column name="v4_2_4_PORTA">32, 32</column>
                    <column name="v4_2_5_PORTA">32, 32</column>
                    <column name="v4_3_0_PORTA">32, 32</column>
                    <column name="v4_3_1_PORTA">32, 32</column>
                    <column name="v4_3_2_PORTA">32, 32</column>
                    <column name="v4_3_3_PORTA">32, 32</column>
                    <column name="v4_3_4_PORTA">32, 32</column>
                    <column name="v4_3_5_PORTA">32, 32</column>
                    <column name="v4_4_0_PORTA">32, 32</column>
                    <column name="v4_4_1_PORTA">32, 32</column>
                    <column name="v4_4_2_PORTA">32, 32</column>
                    <column name="v4_4_3_PORTA">32, 32</column>
                    <column name="v4_4_4_PORTA">32, 32</column>
                    <column name="v4_4_5_PORTA">32, 32</column>
                    <column name="v4_5_0_PORTA">32, 32</column>
                    <column name="v4_5_1_PORTA">32, 32</column>
                    <column name="v4_5_2_PORTA">32, 32</column>
                    <column name="v4_5_3_PORTA">32, 32</column>
                    <column name="v4_5_4_PORTA">32, 32</column>
                    <column name="v4_5_5_PORTA">32, 32</column>
                    <column name="v4_6_0_PORTA">32, 32</column>
                    <column name="v4_6_1_PORTA">32, 32</column>
                    <column name="v4_6_2_PORTA">32, 32</column>
                    <column name="v4_6_3_PORTA">32, 32</column>
                    <column name="v4_6_4_PORTA">32, 32</column>
                    <column name="v4_6_5_PORTA">32, 32</column>
                    <column name="v4_7_0_PORTA">32, 32</column>
                    <column name="v4_7_1_PORTA">32, 32</column>
                    <column name="v4_7_2_PORTA">32, 32</column>
                    <column name="v4_7_3_PORTA">32, 32</column>
                    <column name="v4_7_4_PORTA">32, 32</column>
                    <column name="v4_7_5_PORTA">32, 32</column>
                    <column name="v4_8_0_PORTA">32, 32</column>
                    <column name="v4_8_1_PORTA">32, 32</column>
                    <column name="v4_8_2_PORTA">32, 32</column>
                    <column name="v4_8_3_PORTA">32, 32</column>
                    <column name="v4_8_4_PORTA">32, 32</column>
                    <column name="v4_8_5_PORTA">32, 32</column>
                    <column name="v5_0_0_PORTA">32, 32</column>
                    <column name="v5_0_0_PORTB">32, 32</column>
                    <column name="v5_0_1_PORTA">32, 32</column>
                    <column name="v5_0_1_PORTB">32, 32</column>
                    <column name="v5_0_2_PORTA">32, 32</column>
                    <column name="v5_0_2_PORTB">32, 32</column>
                    <column name="v5_0_3_PORTA">32, 32</column>
                    <column name="v5_0_3_PORTB">32, 32</column>
                    <column name="v5_0_4_PORTA">32, 32</column>
                    <column name="v5_0_4_PORTB">32, 32</column>
                    <column name="v5_0_5_PORTA">32, 32</column>
                    <column name="v5_0_5_PORTB">32, 32</column>
                    <column name="v5_0_6_PORTA">32, 32</column>
                    <column name="v5_0_6_PORTB">32, 32</column>
                    <column name="v5_0_7_PORTA">32, 32</column>
                    <column name="v5_0_7_PORTB">32, 32</column>
                    <column name="v5_0_8_PORTA">32, 32</column>
                    <column name="v5_0_8_PORTB">32, 32</column>
                    <column name="v5_0_9_PORTA">32, 32</column>
                    <column name="v5_0_9_PORTB">32, 32</column>
                    <column name="v5_10_0_PORTA">32, 32</column>
                    <column name="v5_10_0_PORTB">32, 32</column>
                    <column name="v5_10_1_PORTA">32, 32</column>
                    <column name="v5_10_1_PORTB">32, 32</column>
                    <column name="v5_10_2_PORTA">32, 32</column>
                    <column name="v5_10_2_PORTB">32, 32</column>
                    <column name="v5_10_3_PORTA">32, 32</column>
                    <column name="v5_10_3_PORTB">32, 32</column>
                    <column name="v5_10_4_PORTA">32, 32</column>
                    <column name="v5_10_4_PORTB">32, 32</column>
                    <column name="v5_10_5_PORTA">32, 32</column>
                    <column name="v5_10_5_PORTB">32, 32</column>
                    <column name="v5_10_6_PORTA">32, 32</column>
                    <column name="v5_10_6_PORTB">32, 32</column>
                    <column name="v5_10_7_PORTA">32, 32</column>
                    <column name="v5_10_7_PORTB">32, 32</column>
                    <column name="v5_10_8_PORTA">32, 32</column>
                    <column name="v5_10_8_PORTB">32, 32</column>
                    <column name="v5_10_9_PORTA">32, 32</column>
                    <column name="v5_10_9_PORTB">32, 32</column>
                    <column name="v5_11_0_PORTA">32, 32</column>
                    <column name="v5_11_0_PORTB">32, 32</column>
                    <column name="v5_11_1_PORTA">32, 32</column>
                    <column name="v5_11_1_PORTB">32, 32</column>
                    <column name="v5_11_2_PORTA">32, 32</column>
                    <column name="v5_11_2_PORTB">32, 32</column>
                    <column name="v5_11_3_PORTA">32, 32</column>
                    <column name="v5_11_3_PORTB">32, 32</column>
                    <column name="v5_11_4_PORTA">32, 32</column>
                    <column name="v5_11_4_PORTB">32, 32</column>
                    <column name="v5_11_5_PORTA">32, 32</column>
                    <column name="v5_11_5_PORTB">32, 32</column>
                    <column name="v5_11_6_PORTA">32, 32</column>
                    <column name="v5_11_6_PORTB">32, 32</column>
                    <column name="v5_11_7_PORTA">32, 32</column>
                    <column name="v5_11_7_PORTB">32, 32</column>
                    <column name="v5_11_8_PORTA">32, 32</column>
                    <column name="v5_11_8_PORTB">32, 32</column>
                    <column name="v5_11_9_PORTA">32, 32</column>
                    <column name="v5_11_9_PORTB">32, 32</column>
                    <column name="v5_1_0_PORTA">32, 32</column>
                    <column name="v5_1_0_PORTB">32, 32</column>
                    <column name="v5_1_1_PORTA">32, 32</column>
                    <column name="v5_1_1_PORTB">32, 32</column>
                    <column name="v5_1_2_PORTA">32, 32</column>
                    <column name="v5_1_2_PORTB">32, 32</column>
                    <column name="v5_1_3_PORTA">32, 32</column>
                    <column name="v5_1_3_PORTB">32, 32</column>
                    <column name="v5_1_4_PORTA">32, 32</column>
                    <column name="v5_1_4_PORTB">32, 32</column>
                    <column name="v5_1_5_PORTA">32, 32</column>
                    <column name="v5_1_5_PORTB">32, 32</column>
                    <column name="v5_1_6_PORTA">32, 32</column>
                    <column name="v5_1_6_PORTB">32, 32</column>
                    <column name="v5_1_7_PORTA">32, 32</column>
                    <column name="v5_1_7_PORTB">32, 32</column>
                    <column name="v5_1_8_PORTA">32, 32</column>
                    <column name="v5_1_8_PORTB">32, 32</column>
                    <column name="v5_1_9_PORTA">32, 32</column>
                    <column name="v5_1_9_PORTB">32, 32</column>
                    <column name="v5_2_0_PORTA">32, 32</column>
                    <column name="v5_2_0_PORTB">32, 32</column>
                    <column name="v5_2_1_PORTA">32, 32</column>
                    <column name="v5_2_1_PORTB">32, 32</column>
                    <column name="v5_2_2_PORTA">32, 32</column>
                    <column name="v5_2_2_PORTB">32, 32</column>
                    <column name="v5_2_3_PORTA">32, 32</column>
                    <column name="v5_2_3_PORTB">32, 32</column>
                    <column name="v5_2_4_PORTA">32, 32</column>
                    <column name="v5_2_4_PORTB">32, 32</column>
                    <column name="v5_2_5_PORTA">32, 32</column>
                    <column name="v5_2_5_PORTB">32, 32</column>
                    <column name="v5_2_6_PORTA">32, 32</column>
                    <column name="v5_2_6_PORTB">32, 32</column>
                    <column name="v5_2_7_PORTA">32, 32</column>
                    <column name="v5_2_7_PORTB">32, 32</column>
                    <column name="v5_2_8_PORTA">32, 32</column>
                    <column name="v5_2_8_PORTB">32, 32</column>
                    <column name="v5_2_9_PORTA">32, 32</column>
                    <column name="v5_2_9_PORTB">32, 32</column>
                    <column name="v5_3_0_PORTA">32, 32</column>
                    <column name="v5_3_0_PORTB">32, 32</column>
                    <column name="v5_3_1_PORTA">32, 32</column>
                    <column name="v5_3_1_PORTB">32, 32</column>
                    <column name="v5_3_2_PORTA">32, 32</column>
                    <column name="v5_3_2_PORTB">32, 32</column>
                    <column name="v5_3_3_PORTA">32, 32</column>
                    <column name="v5_3_3_PORTB">32, 32</column>
                    <column name="v5_3_4_PORTA">32, 32</column>
                    <column name="v5_3_4_PORTB">32, 32</column>
                    <column name="v5_3_5_PORTA">32, 32</column>
                    <column name="v5_3_5_PORTB">32, 32</column>
                    <column name="v5_3_6_PORTA">32, 32</column>
                    <column name="v5_3_6_PORTB">32, 32</column>
                    <column name="v5_3_7_PORTA">32, 32</column>
                    <column name="v5_3_7_PORTB">32, 32</column>
                    <column name="v5_3_8_PORTA">32, 32</column>
                    <column name="v5_3_8_PORTB">32, 32</column>
                    <column name="v5_3_9_PORTA">32, 32</column>
                    <column name="v5_3_9_PORTB">32, 32</column>
                    <column name="v5_4_0_PORTA">32, 32</column>
                    <column name="v5_4_0_PORTB">32, 32</column>
                    <column name="v5_4_1_PORTA">32, 32</column>
                    <column name="v5_4_1_PORTB">32, 32</column>
                    <column name="v5_4_2_PORTA">32, 32</column>
                    <column name="v5_4_2_PORTB">32, 32</column>
                    <column name="v5_4_3_PORTA">32, 32</column>
                    <column name="v5_4_3_PORTB">32, 32</column>
                    <column name="v5_4_4_PORTA">32, 32</column>
                    <column name="v5_4_4_PORTB">32, 32</column>
                    <column name="v5_4_5_PORTA">32, 32</column>
                    <column name="v5_4_5_PORTB">32, 32</column>
                    <column name="v5_4_6_PORTA">32, 32</column>
                    <column name="v5_4_6_PORTB">32, 32</column>
                    <column name="v5_4_7_PORTA">32, 32</column>
                    <column name="v5_4_7_PORTB">32, 32</column>
                    <column name="v5_4_8_PORTA">32, 32</column>
                    <column name="v5_4_8_PORTB">32, 32</column>
                    <column name="v5_4_9_PORTA">32, 32</column>
                    <column name="v5_4_9_PORTB">32, 32</column>
                    <column name="v5_5_0_PORTA">32, 32</column>
                    <column name="v5_5_0_PORTB">32, 32</column>
                    <column name="v5_5_1_PORTA">32, 32</column>
                    <column name="v5_5_1_PORTB">32, 32</column>
                    <column name="v5_5_2_PORTA">32, 32</column>
                    <column name="v5_5_2_PORTB">32, 32</column>
                    <column name="v5_5_3_PORTA">32, 32</column>
                    <column name="v5_5_3_PORTB">32, 32</column>
                    <column name="v5_5_4_PORTA">32, 32</column>
                    <column name="v5_5_4_PORTB">32, 32</column>
                    <column name="v5_5_5_PORTA">32, 32</column>
                    <column name="v5_5_5_PORTB">32, 32</column>
                    <column name="v5_5_6_PORTA">32, 32</column>
                    <column name="v5_5_6_PORTB">32, 32</column>
                    <column name="v5_5_7_PORTA">32, 32</column>
                    <column name="v5_5_7_PORTB">32, 32</column>
                    <column name="v5_5_8_PORTA">32, 32</column>
                    <column name="v5_5_8_PORTB">32, 32</column>
                    <column name="v5_5_9_PORTA">32, 32</column>
                    <column name="v5_5_9_PORTB">32, 32</column>
                    <column name="v5_6_0_PORTA">32, 32</column>
                    <column name="v5_6_0_PORTB">32, 32</column>
                    <column name="v5_6_1_PORTA">32, 32</column>
                    <column name="v5_6_1_PORTB">32, 32</column>
                    <column name="v5_6_2_PORTA">32, 32</column>
                    <column name="v5_6_2_PORTB">32, 32</column>
                    <column name="v5_6_3_PORTA">32, 32</column>
                    <column name="v5_6_3_PORTB">32, 32</column>
                    <column name="v5_6_4_PORTA">32, 32</column>
                    <column name="v5_6_4_PORTB">32, 32</column>
                    <column name="v5_6_5_PORTA">32, 32</column>
                    <column name="v5_6_5_PORTB">32, 32</column>
                    <column name="v5_6_6_PORTA">32, 32</column>
                    <column name="v5_6_6_PORTB">32, 32</column>
                    <column name="v5_6_7_PORTA">32, 32</column>
                    <column name="v5_6_7_PORTB">32, 32</column>
                    <column name="v5_6_8_PORTA">32, 32</column>
                    <column name="v5_6_8_PORTB">32, 32</column>
                    <column name="v5_6_9_PORTA">32, 32</column>
                    <column name="v5_6_9_PORTB">32, 32</column>
                    <column name="v5_7_0_PORTA">32, 32</column>
                    <column name="v5_7_0_PORTB">32, 32</column>
                    <column name="v5_7_1_PORTA">32, 32</column>
                    <column name="v5_7_1_PORTB">32, 32</column>
                    <column name="v5_7_2_PORTA">32, 32</column>
                    <column name="v5_7_2_PORTB">32, 32</column>
                    <column name="v5_7_3_PORTA">32, 32</column>
                    <column name="v5_7_3_PORTB">32, 32</column>
                    <column name="v5_7_4_PORTA">32, 32</column>
                    <column name="v5_7_4_PORTB">32, 32</column>
                    <column name="v5_7_5_PORTA">32, 32</column>
                    <column name="v5_7_5_PORTB">32, 32</column>
                    <column name="v5_7_6_PORTA">32, 32</column>
                    <column name="v5_7_6_PORTB">32, 32</column>
                    <column name="v5_7_7_PORTA">32, 32</column>
                    <column name="v5_7_7_PORTB">32, 32</column>
                    <column name="v5_7_8_PORTA">32, 32</column>
                    <column name="v5_7_8_PORTB">32, 32</column>
                    <column name="v5_7_9_PORTA">32, 32</column>
                    <column name="v5_7_9_PORTB">32, 32</column>
                    <column name="v5_8_0_PORTA">32, 32</column>
                    <column name="v5_8_0_PORTB">32, 32</column>
                    <column name="v5_8_1_PORTA">32, 32</column>
                    <column name="v5_8_1_PORTB">32, 32</column>
                    <column name="v5_8_2_PORTA">32, 32</column>
                    <column name="v5_8_2_PORTB">32, 32</column>
                    <column name="v5_8_3_PORTA">32, 32</column>
                    <column name="v5_8_3_PORTB">32, 32</column>
                    <column name="v5_8_4_PORTA">32, 32</column>
                    <column name="v5_8_4_PORTB">32, 32</column>
                    <column name="v5_8_5_PORTA">32, 32</column>
                    <column name="v5_8_5_PORTB">32, 32</column>
                    <column name="v5_8_6_PORTA">32, 32</column>
                    <column name="v5_8_6_PORTB">32, 32</column>
                    <column name="v5_8_7_PORTA">32, 32</column>
                    <column name="v5_8_7_PORTB">32, 32</column>
                    <column name="v5_8_8_PORTA">32, 32</column>
                    <column name="v5_8_8_PORTB">32, 32</column>
                    <column name="v5_8_9_PORTA">32, 32</column>
                    <column name="v5_8_9_PORTB">32, 32</column>
                    <column name="v5_9_0_PORTA">32, 32</column>
                    <column name="v5_9_0_PORTB">32, 32</column>
                    <column name="v5_9_1_PORTA">32, 32</column>
                    <column name="v5_9_1_PORTB">32, 32</column>
                    <column name="v5_9_2_PORTA">32, 32</column>
                    <column name="v5_9_2_PORTB">32, 32</column>
                    <column name="v5_9_3_PORTA">32, 32</column>
                    <column name="v5_9_3_PORTB">32, 32</column>
                    <column name="v5_9_4_PORTA">32, 32</column>
                    <column name="v5_9_4_PORTB">32, 32</column>
                    <column name="v5_9_5_PORTA">32, 32</column>
                    <column name="v5_9_5_PORTB">32, 32</column>
                    <column name="v5_9_6_PORTA">32, 32</column>
                    <column name="v5_9_6_PORTB">32, 32</column>
                    <column name="v5_9_7_PORTA">32, 32</column>
                    <column name="v5_9_7_PORTB">32, 32</column>
                    <column name="v5_9_8_PORTA">32, 32</column>
                    <column name="v5_9_8_PORTB">32, 32</column>
                    <column name="v5_9_9_PORTA">32, 32</column>
                    <column name="v5_9_9_PORTB">32, 32</column>
                    <column name="v6_0_0_PORTA">32, 32</column>
                    <column name="v6_0_0_PORTB">32, 32</column>
                    <column name="v6_0_1_PORTA">32, 32</column>
                    <column name="v6_0_1_PORTB">32, 32</column>
                    <column name="v6_0_2_PORTA">32, 32</column>
                    <column name="v6_0_2_PORTB">32, 32</column>
                    <column name="v6_0_3_PORTA">32, 32</column>
                    <column name="v6_0_3_PORTB">32, 32</column>
                    <column name="v6_0_4_PORTA">32, 32</column>
                    <column name="v6_0_4_PORTB">32, 32</column>
                    <column name="v6_0_5_PORTA">32, 32</column>
                    <column name="v6_0_5_PORTB">32, 32</column>
                    <column name="v6_1_0_PORTA">32, 32</column>
                    <column name="v6_1_0_PORTB">32, 32</column>
                    <column name="v6_1_1_PORTA">32, 32</column>
                    <column name="v6_1_1_PORTB">32, 32</column>
                    <column name="v6_1_2_PORTA">32, 32</column>
                    <column name="v6_1_2_PORTB">32, 32</column>
                    <column name="v6_1_3_PORTA">32, 32</column>
                    <column name="v6_1_3_PORTB">32, 32</column>
                    <column name="v6_1_4_PORTA">32, 32</column>
                    <column name="v6_1_4_PORTB">32, 32</column>
                    <column name="v6_1_5_PORTA">32, 32</column>
                    <column name="v6_1_5_PORTB">32, 32</column>
                    <column name="v6_2_0_PORTA">32, 32</column>
                    <column name="v6_2_0_PORTB">32, 32</column>
                    <column name="v6_2_1_PORTA">32, 32</column>
                    <column name="v6_2_1_PORTB">32, 32</column>
                    <column name="v6_2_2_PORTA">32, 32</column>
                    <column name="v6_2_2_PORTB">32, 32</column>
                    <column name="v6_2_3_PORTA">32, 32</column>
                    <column name="v6_2_3_PORTB">32, 32</column>
                    <column name="v6_2_4_PORTA">32, 32</column>
                    <column name="v6_2_4_PORTB">32, 32</column>
                    <column name="v6_2_5_PORTA">32, 32</column>
                    <column name="v6_2_5_PORTB">32, 32</column>
                    <column name="v6_3_0_PORTA">32, 32</column>
                    <column name="v6_3_0_PORTB">32, 32</column>
                    <column name="v6_3_1_PORTA">32, 32</column>
                    <column name="v6_3_1_PORTB">32, 32</column>
                    <column name="v6_3_2_PORTA">32, 32</column>
                    <column name="v6_3_2_PORTB">32, 32</column>
                    <column name="v6_3_3_PORTA">32, 32</column>
                    <column name="v6_3_3_PORTB">32, 32</column>
                    <column name="v6_3_4_PORTA">32, 32</column>
                    <column name="v6_3_4_PORTB">32, 32</column>
                    <column name="v6_3_5_PORTA">32, 32</column>
                    <column name="v6_3_5_PORTB">32, 32</column>
                    <column name="v6_4_0_PORTA">32, 32</column>
                    <column name="v6_4_0_PORTB">32, 32</column>
                    <column name="v6_4_1_PORTA">32, 32</column>
                    <column name="v6_4_1_PORTB">32, 32</column>
                    <column name="v6_4_2_PORTA">32, 32</column>
                    <column name="v6_4_2_PORTB">32, 32</column>
                    <column name="v6_4_3_PORTA">32, 32</column>
                    <column name="v6_4_3_PORTB">32, 32</column>
                    <column name="v6_4_4_PORTA">32, 32</column>
                    <column name="v6_4_4_PORTB">32, 32</column>
                    <column name="v6_4_5_PORTA">32, 32</column>
                    <column name="v6_4_5_PORTB">32, 32</column>
                    <column name="v6_5_0_PORTA">32, 32</column>
                    <column name="v6_5_0_PORTB">32, 32</column>
                    <column name="v6_5_1_PORTA">32, 32</column>
                    <column name="v6_5_1_PORTB">32, 32</column>
                    <column name="v6_5_2_PORTA">32, 32</column>
                    <column name="v6_5_2_PORTB">32, 32</column>
                    <column name="v6_5_3_PORTA">32, 32</column>
                    <column name="v6_5_3_PORTB">32, 32</column>
                    <column name="v6_5_4_PORTA">32, 32</column>
                    <column name="v6_5_4_PORTB">32, 32</column>
                    <column name="v6_5_5_PORTA">32, 32</column>
                    <column name="v6_5_5_PORTB">32, 32</column>
                    <column name="v6_6_0_PORTA">32, 32</column>
                    <column name="v6_6_0_PORTB">32, 32</column>
                    <column name="v6_6_1_PORTA">32, 32</column>
                    <column name="v6_6_1_PORTB">32, 32</column>
                    <column name="v6_6_2_PORTA">32, 32</column>
                    <column name="v6_6_2_PORTB">32, 32</column>
                    <column name="v6_6_3_PORTA">32, 32</column>
                    <column name="v6_6_3_PORTB">32, 32</column>
                    <column name="v6_6_4_PORTA">32, 32</column>
                    <column name="v6_6_4_PORTB">32, 32</column>
                    <column name="v6_6_5_PORTA">32, 32</column>
                    <column name="v6_6_5_PORTB">32, 32</column>
                    <column name="v6_7_0_PORTA">32, 32</column>
                    <column name="v6_7_0_PORTB">32, 32</column>
                    <column name="v6_7_1_PORTA">32, 32</column>
                    <column name="v6_7_1_PORTB">32, 32</column>
                    <column name="v6_7_2_PORTA">32, 32</column>
                    <column name="v6_7_2_PORTB">32, 32</column>
                    <column name="v6_7_3_PORTA">32, 32</column>
                    <column name="v6_7_3_PORTB">32, 32</column>
                    <column name="v6_7_4_PORTA">32, 32</column>
                    <column name="v6_7_4_PORTB">32, 32</column>
                    <column name="v6_7_5_PORTA">32, 32</column>
                    <column name="v6_7_5_PORTB">32, 32</column>
                    <column name="v6_8_0_PORTA">32, 32</column>
                    <column name="v6_8_0_PORTB">32, 32</column>
                    <column name="v6_8_1_PORTA">32, 32</column>
                    <column name="v6_8_1_PORTB">32, 32</column>
                    <column name="v6_8_2_PORTA">32, 32</column>
                    <column name="v6_8_2_PORTB">32, 32</column>
                    <column name="v6_8_3_PORTA">32, 32</column>
                    <column name="v6_8_3_PORTB">32, 32</column>
                    <column name="v6_8_4_PORTA">32, 32</column>
                    <column name="v6_8_4_PORTB">32, 32</column>
                    <column name="v6_8_5_PORTA">32, 32</column>
                    <column name="v6_8_5_PORTB">32, 32</column>
                    <column name="v6_9_0_PORTA">32, 32</column>
                    <column name="v6_9_0_PORTB">32, 32</column>
                    <column name="v6_9_1_PORTA">32, 32</column>
                    <column name="v6_9_1_PORTB">32, 32</column>
                    <column name="v6_9_2_PORTA">32, 32</column>
                    <column name="v6_9_2_PORTB">32, 32</column>
                    <column name="v6_9_3_PORTA">32, 32</column>
                    <column name="v6_9_3_PORTB">32, 32</column>
                    <column name="v6_9_4_PORTA">32, 32</column>
                    <column name="v6_9_4_PORTB">32, 32</column>
                    <column name="v6_9_5_PORTA">32, 32</column>
                    <column name="v6_9_5_PORTB">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float*</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">in, float*</column>
                    <column name="v4">inout, float*</column>
                    <column name="v5">inout, float*</column>
                    <column name="v6">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="v0">v0_0_PORTA, interface</column>
                    <column name="v0">v0_1_PORTA, interface</column>
                    <column name="v0">v0_2_PORTA, interface</column>
                    <column name="v0">v0_3_PORTA, interface</column>
                    <column name="v0">v0_4_PORTA, interface</column>
                    <column name="v0">v0_5_PORTA, interface</column>
                    <column name="v0">v0_6_PORTA, interface</column>
                    <column name="v0">v0_7_PORTA, interface</column>
                    <column name="v0">v0_8_PORTA, interface</column>
                    <column name="v0">v0_9_PORTA, interface</column>
                    <column name="v0">v0_10_PORTA, interface</column>
                    <column name="v0">v0_11_PORTA, interface</column>
                    <column name="v1">v1_0_PORTA, interface</column>
                    <column name="v1">v1_1_PORTA, interface</column>
                    <column name="v1">v1_2_PORTA, interface</column>
                    <column name="v1">v1_3_PORTA, interface</column>
                    <column name="v1">v1_4_PORTA, interface</column>
                    <column name="v1">v1_5_PORTA, interface</column>
                    <column name="v1">v1_6_PORTA, interface</column>
                    <column name="v1">v1_7_PORTA, interface</column>
                    <column name="v1">v1_8_PORTA, interface</column>
                    <column name="v1">v1_9_PORTA, interface</column>
                    <column name="v2">v2_0_0_PORTA, interface</column>
                    <column name="v2">v2_0_1_PORTA, interface</column>
                    <column name="v2">v2_1_0_PORTA, interface</column>
                    <column name="v2">v2_1_1_PORTA, interface</column>
                    <column name="v2">v2_2_0_PORTA, interface</column>
                    <column name="v2">v2_2_1_PORTA, interface</column>
                    <column name="v2">v2_3_0_PORTA, interface</column>
                    <column name="v2">v2_3_1_PORTA, interface</column>
                    <column name="v2">v2_4_0_PORTA, interface</column>
                    <column name="v2">v2_4_1_PORTA, interface</column>
                    <column name="v2">v2_5_0_PORTA, interface</column>
                    <column name="v2">v2_5_1_PORTA, interface</column>
                    <column name="v2">v2_6_0_PORTA, interface</column>
                    <column name="v2">v2_6_1_PORTA, interface</column>
                    <column name="v2">v2_7_0_PORTA, interface</column>
                    <column name="v2">v2_7_1_PORTA, interface</column>
                    <column name="v2">v2_8_0_PORTA, interface</column>
                    <column name="v2">v2_8_1_PORTA, interface</column>
                    <column name="v2">v2_9_0_PORTA, interface</column>
                    <column name="v2">v2_9_1_PORTA, interface</column>
                    <column name="v3">v3_0_0_PORTA, interface</column>
                    <column name="v3">v3_0_1_PORTA, interface</column>
                    <column name="v3">v3_0_2_PORTA, interface</column>
                    <column name="v3">v3_0_3_PORTA, interface</column>
                    <column name="v3">v3_0_4_PORTA, interface</column>
                    <column name="v3">v3_0_5_PORTA, interface</column>
                    <column name="v3">v3_1_0_PORTA, interface</column>
                    <column name="v3">v3_1_1_PORTA, interface</column>
                    <column name="v3">v3_1_2_PORTA, interface</column>
                    <column name="v3">v3_1_3_PORTA, interface</column>
                    <column name="v3">v3_1_4_PORTA, interface</column>
                    <column name="v3">v3_1_5_PORTA, interface</column>
                    <column name="v4">v4_0_0_PORTA, interface</column>
                    <column name="v4">v4_0_1_PORTA, interface</column>
                    <column name="v4">v4_0_2_PORTA, interface</column>
                    <column name="v4">v4_0_3_PORTA, interface</column>
                    <column name="v4">v4_0_4_PORTA, interface</column>
                    <column name="v4">v4_0_5_PORTA, interface</column>
                    <column name="v4">v4_1_0_PORTA, interface</column>
                    <column name="v4">v4_1_1_PORTA, interface</column>
                    <column name="v4">v4_1_2_PORTA, interface</column>
                    <column name="v4">v4_1_3_PORTA, interface</column>
                    <column name="v4">v4_1_4_PORTA, interface</column>
                    <column name="v4">v4_1_5_PORTA, interface</column>
                    <column name="v4">v4_2_0_PORTA, interface</column>
                    <column name="v4">v4_2_1_PORTA, interface</column>
                    <column name="v4">v4_2_2_PORTA, interface</column>
                    <column name="v4">v4_2_3_PORTA, interface</column>
                    <column name="v4">v4_2_4_PORTA, interface</column>
                    <column name="v4">v4_2_5_PORTA, interface</column>
                    <column name="v4">v4_3_0_PORTA, interface</column>
                    <column name="v4">v4_3_1_PORTA, interface</column>
                    <column name="v4">v4_3_2_PORTA, interface</column>
                    <column name="v4">v4_3_3_PORTA, interface</column>
                    <column name="v4">v4_3_4_PORTA, interface</column>
                    <column name="v4">v4_3_5_PORTA, interface</column>
                    <column name="v4">v4_4_0_PORTA, interface</column>
                    <column name="v4">v4_4_1_PORTA, interface</column>
                    <column name="v4">v4_4_2_PORTA, interface</column>
                    <column name="v4">v4_4_3_PORTA, interface</column>
                    <column name="v4">v4_4_4_PORTA, interface</column>
                    <column name="v4">v4_4_5_PORTA, interface</column>
                    <column name="v4">v4_5_0_PORTA, interface</column>
                    <column name="v4">v4_5_1_PORTA, interface</column>
                    <column name="v4">v4_5_2_PORTA, interface</column>
                    <column name="v4">v4_5_3_PORTA, interface</column>
                    <column name="v4">v4_5_4_PORTA, interface</column>
                    <column name="v4">v4_5_5_PORTA, interface</column>
                    <column name="v4">v4_6_0_PORTA, interface</column>
                    <column name="v4">v4_6_1_PORTA, interface</column>
                    <column name="v4">v4_6_2_PORTA, interface</column>
                    <column name="v4">v4_6_3_PORTA, interface</column>
                    <column name="v4">v4_6_4_PORTA, interface</column>
                    <column name="v4">v4_6_5_PORTA, interface</column>
                    <column name="v4">v4_7_0_PORTA, interface</column>
                    <column name="v4">v4_7_1_PORTA, interface</column>
                    <column name="v4">v4_7_2_PORTA, interface</column>
                    <column name="v4">v4_7_3_PORTA, interface</column>
                    <column name="v4">v4_7_4_PORTA, interface</column>
                    <column name="v4">v4_7_5_PORTA, interface</column>
                    <column name="v4">v4_8_0_PORTA, interface</column>
                    <column name="v4">v4_8_1_PORTA, interface</column>
                    <column name="v4">v4_8_2_PORTA, interface</column>
                    <column name="v4">v4_8_3_PORTA, interface</column>
                    <column name="v4">v4_8_4_PORTA, interface</column>
                    <column name="v4">v4_8_5_PORTA, interface</column>
                    <column name="v5">v5_0_0_PORTA, interface</column>
                    <column name="v5">v5_0_0_PORTB, interface</column>
                    <column name="v5">v5_0_1_PORTA, interface</column>
                    <column name="v5">v5_0_1_PORTB, interface</column>
                    <column name="v5">v5_0_2_PORTA, interface</column>
                    <column name="v5">v5_0_2_PORTB, interface</column>
                    <column name="v5">v5_0_3_PORTA, interface</column>
                    <column name="v5">v5_0_3_PORTB, interface</column>
                    <column name="v5">v5_0_4_PORTA, interface</column>
                    <column name="v5">v5_0_4_PORTB, interface</column>
                    <column name="v5">v5_0_5_PORTA, interface</column>
                    <column name="v5">v5_0_5_PORTB, interface</column>
                    <column name="v5">v5_0_6_PORTA, interface</column>
                    <column name="v5">v5_0_6_PORTB, interface</column>
                    <column name="v5">v5_0_7_PORTA, interface</column>
                    <column name="v5">v5_0_7_PORTB, interface</column>
                    <column name="v5">v5_0_8_PORTA, interface</column>
                    <column name="v5">v5_0_8_PORTB, interface</column>
                    <column name="v5">v5_0_9_PORTA, interface</column>
                    <column name="v5">v5_0_9_PORTB, interface</column>
                    <column name="v5">v5_1_0_PORTA, interface</column>
                    <column name="v5">v5_1_0_PORTB, interface</column>
                    <column name="v5">v5_1_1_PORTA, interface</column>
                    <column name="v5">v5_1_1_PORTB, interface</column>
                    <column name="v5">v5_1_2_PORTA, interface</column>
                    <column name="v5">v5_1_2_PORTB, interface</column>
                    <column name="v5">v5_1_3_PORTA, interface</column>
                    <column name="v5">v5_1_3_PORTB, interface</column>
                    <column name="v5">v5_1_4_PORTA, interface</column>
                    <column name="v5">v5_1_4_PORTB, interface</column>
                    <column name="v5">v5_1_5_PORTA, interface</column>
                    <column name="v5">v5_1_5_PORTB, interface</column>
                    <column name="v5">v5_1_6_PORTA, interface</column>
                    <column name="v5">v5_1_6_PORTB, interface</column>
                    <column name="v5">v5_1_7_PORTA, interface</column>
                    <column name="v5">v5_1_7_PORTB, interface</column>
                    <column name="v5">v5_1_8_PORTA, interface</column>
                    <column name="v5">v5_1_8_PORTB, interface</column>
                    <column name="v5">v5_1_9_PORTA, interface</column>
                    <column name="v5">v5_1_9_PORTB, interface</column>
                    <column name="v5">v5_2_0_PORTA, interface</column>
                    <column name="v5">v5_2_0_PORTB, interface</column>
                    <column name="v5">v5_2_1_PORTA, interface</column>
                    <column name="v5">v5_2_1_PORTB, interface</column>
                    <column name="v5">v5_2_2_PORTA, interface</column>
                    <column name="v5">v5_2_2_PORTB, interface</column>
                    <column name="v5">v5_2_3_PORTA, interface</column>
                    <column name="v5">v5_2_3_PORTB, interface</column>
                    <column name="v5">v5_2_4_PORTA, interface</column>
                    <column name="v5">v5_2_4_PORTB, interface</column>
                    <column name="v5">v5_2_5_PORTA, interface</column>
                    <column name="v5">v5_2_5_PORTB, interface</column>
                    <column name="v5">v5_2_6_PORTA, interface</column>
                    <column name="v5">v5_2_6_PORTB, interface</column>
                    <column name="v5">v5_2_7_PORTA, interface</column>
                    <column name="v5">v5_2_7_PORTB, interface</column>
                    <column name="v5">v5_2_8_PORTA, interface</column>
                    <column name="v5">v5_2_8_PORTB, interface</column>
                    <column name="v5">v5_2_9_PORTA, interface</column>
                    <column name="v5">v5_2_9_PORTB, interface</column>
                    <column name="v5">v5_3_0_PORTA, interface</column>
                    <column name="v5">v5_3_0_PORTB, interface</column>
                    <column name="v5">v5_3_1_PORTA, interface</column>
                    <column name="v5">v5_3_1_PORTB, interface</column>
                    <column name="v5">v5_3_2_PORTA, interface</column>
                    <column name="v5">v5_3_2_PORTB, interface</column>
                    <column name="v5">v5_3_3_PORTA, interface</column>
                    <column name="v5">v5_3_3_PORTB, interface</column>
                    <column name="v5">v5_3_4_PORTA, interface</column>
                    <column name="v5">v5_3_4_PORTB, interface</column>
                    <column name="v5">v5_3_5_PORTA, interface</column>
                    <column name="v5">v5_3_5_PORTB, interface</column>
                    <column name="v5">v5_3_6_PORTA, interface</column>
                    <column name="v5">v5_3_6_PORTB, interface</column>
                    <column name="v5">v5_3_7_PORTA, interface</column>
                    <column name="v5">v5_3_7_PORTB, interface</column>
                    <column name="v5">v5_3_8_PORTA, interface</column>
                    <column name="v5">v5_3_8_PORTB, interface</column>
                    <column name="v5">v5_3_9_PORTA, interface</column>
                    <column name="v5">v5_3_9_PORTB, interface</column>
                    <column name="v5">v5_4_0_PORTA, interface</column>
                    <column name="v5">v5_4_0_PORTB, interface</column>
                    <column name="v5">v5_4_1_PORTA, interface</column>
                    <column name="v5">v5_4_1_PORTB, interface</column>
                    <column name="v5">v5_4_2_PORTA, interface</column>
                    <column name="v5">v5_4_2_PORTB, interface</column>
                    <column name="v5">v5_4_3_PORTA, interface</column>
                    <column name="v5">v5_4_3_PORTB, interface</column>
                    <column name="v5">v5_4_4_PORTA, interface</column>
                    <column name="v5">v5_4_4_PORTB, interface</column>
                    <column name="v5">v5_4_5_PORTA, interface</column>
                    <column name="v5">v5_4_5_PORTB, interface</column>
                    <column name="v5">v5_4_6_PORTA, interface</column>
                    <column name="v5">v5_4_6_PORTB, interface</column>
                    <column name="v5">v5_4_7_PORTA, interface</column>
                    <column name="v5">v5_4_7_PORTB, interface</column>
                    <column name="v5">v5_4_8_PORTA, interface</column>
                    <column name="v5">v5_4_8_PORTB, interface</column>
                    <column name="v5">v5_4_9_PORTA, interface</column>
                    <column name="v5">v5_4_9_PORTB, interface</column>
                    <column name="v5">v5_5_0_PORTA, interface</column>
                    <column name="v5">v5_5_0_PORTB, interface</column>
                    <column name="v5">v5_5_1_PORTA, interface</column>
                    <column name="v5">v5_5_1_PORTB, interface</column>
                    <column name="v5">v5_5_2_PORTA, interface</column>
                    <column name="v5">v5_5_2_PORTB, interface</column>
                    <column name="v5">v5_5_3_PORTA, interface</column>
                    <column name="v5">v5_5_3_PORTB, interface</column>
                    <column name="v5">v5_5_4_PORTA, interface</column>
                    <column name="v5">v5_5_4_PORTB, interface</column>
                    <column name="v5">v5_5_5_PORTA, interface</column>
                    <column name="v5">v5_5_5_PORTB, interface</column>
                    <column name="v5">v5_5_6_PORTA, interface</column>
                    <column name="v5">v5_5_6_PORTB, interface</column>
                    <column name="v5">v5_5_7_PORTA, interface</column>
                    <column name="v5">v5_5_7_PORTB, interface</column>
                    <column name="v5">v5_5_8_PORTA, interface</column>
                    <column name="v5">v5_5_8_PORTB, interface</column>
                    <column name="v5">v5_5_9_PORTA, interface</column>
                    <column name="v5">v5_5_9_PORTB, interface</column>
                    <column name="v5">v5_6_0_PORTA, interface</column>
                    <column name="v5">v5_6_0_PORTB, interface</column>
                    <column name="v5">v5_6_1_PORTA, interface</column>
                    <column name="v5">v5_6_1_PORTB, interface</column>
                    <column name="v5">v5_6_2_PORTA, interface</column>
                    <column name="v5">v5_6_2_PORTB, interface</column>
                    <column name="v5">v5_6_3_PORTA, interface</column>
                    <column name="v5">v5_6_3_PORTB, interface</column>
                    <column name="v5">v5_6_4_PORTA, interface</column>
                    <column name="v5">v5_6_4_PORTB, interface</column>
                    <column name="v5">v5_6_5_PORTA, interface</column>
                    <column name="v5">v5_6_5_PORTB, interface</column>
                    <column name="v5">v5_6_6_PORTA, interface</column>
                    <column name="v5">v5_6_6_PORTB, interface</column>
                    <column name="v5">v5_6_7_PORTA, interface</column>
                    <column name="v5">v5_6_7_PORTB, interface</column>
                    <column name="v5">v5_6_8_PORTA, interface</column>
                    <column name="v5">v5_6_8_PORTB, interface</column>
                    <column name="v5">v5_6_9_PORTA, interface</column>
                    <column name="v5">v5_6_9_PORTB, interface</column>
                    <column name="v5">v5_7_0_PORTA, interface</column>
                    <column name="v5">v5_7_0_PORTB, interface</column>
                    <column name="v5">v5_7_1_PORTA, interface</column>
                    <column name="v5">v5_7_1_PORTB, interface</column>
                    <column name="v5">v5_7_2_PORTA, interface</column>
                    <column name="v5">v5_7_2_PORTB, interface</column>
                    <column name="v5">v5_7_3_PORTA, interface</column>
                    <column name="v5">v5_7_3_PORTB, interface</column>
                    <column name="v5">v5_7_4_PORTA, interface</column>
                    <column name="v5">v5_7_4_PORTB, interface</column>
                    <column name="v5">v5_7_5_PORTA, interface</column>
                    <column name="v5">v5_7_5_PORTB, interface</column>
                    <column name="v5">v5_7_6_PORTA, interface</column>
                    <column name="v5">v5_7_6_PORTB, interface</column>
                    <column name="v5">v5_7_7_PORTA, interface</column>
                    <column name="v5">v5_7_7_PORTB, interface</column>
                    <column name="v5">v5_7_8_PORTA, interface</column>
                    <column name="v5">v5_7_8_PORTB, interface</column>
                    <column name="v5">v5_7_9_PORTA, interface</column>
                    <column name="v5">v5_7_9_PORTB, interface</column>
                    <column name="v5">v5_8_0_PORTA, interface</column>
                    <column name="v5">v5_8_0_PORTB, interface</column>
                    <column name="v5">v5_8_1_PORTA, interface</column>
                    <column name="v5">v5_8_1_PORTB, interface</column>
                    <column name="v5">v5_8_2_PORTA, interface</column>
                    <column name="v5">v5_8_2_PORTB, interface</column>
                    <column name="v5">v5_8_3_PORTA, interface</column>
                    <column name="v5">v5_8_3_PORTB, interface</column>
                    <column name="v5">v5_8_4_PORTA, interface</column>
                    <column name="v5">v5_8_4_PORTB, interface</column>
                    <column name="v5">v5_8_5_PORTA, interface</column>
                    <column name="v5">v5_8_5_PORTB, interface</column>
                    <column name="v5">v5_8_6_PORTA, interface</column>
                    <column name="v5">v5_8_6_PORTB, interface</column>
                    <column name="v5">v5_8_7_PORTA, interface</column>
                    <column name="v5">v5_8_7_PORTB, interface</column>
                    <column name="v5">v5_8_8_PORTA, interface</column>
                    <column name="v5">v5_8_8_PORTB, interface</column>
                    <column name="v5">v5_8_9_PORTA, interface</column>
                    <column name="v5">v5_8_9_PORTB, interface</column>
                    <column name="v5">v5_9_0_PORTA, interface</column>
                    <column name="v5">v5_9_0_PORTB, interface</column>
                    <column name="v5">v5_9_1_PORTA, interface</column>
                    <column name="v5">v5_9_1_PORTB, interface</column>
                    <column name="v5">v5_9_2_PORTA, interface</column>
                    <column name="v5">v5_9_2_PORTB, interface</column>
                    <column name="v5">v5_9_3_PORTA, interface</column>
                    <column name="v5">v5_9_3_PORTB, interface</column>
                    <column name="v5">v5_9_4_PORTA, interface</column>
                    <column name="v5">v5_9_4_PORTB, interface</column>
                    <column name="v5">v5_9_5_PORTA, interface</column>
                    <column name="v5">v5_9_5_PORTB, interface</column>
                    <column name="v5">v5_9_6_PORTA, interface</column>
                    <column name="v5">v5_9_6_PORTB, interface</column>
                    <column name="v5">v5_9_7_PORTA, interface</column>
                    <column name="v5">v5_9_7_PORTB, interface</column>
                    <column name="v5">v5_9_8_PORTA, interface</column>
                    <column name="v5">v5_9_8_PORTB, interface</column>
                    <column name="v5">v5_9_9_PORTA, interface</column>
                    <column name="v5">v5_9_9_PORTB, interface</column>
                    <column name="v5">v5_10_0_PORTA, interface</column>
                    <column name="v5">v5_10_0_PORTB, interface</column>
                    <column name="v5">v5_10_1_PORTA, interface</column>
                    <column name="v5">v5_10_1_PORTB, interface</column>
                    <column name="v5">v5_10_2_PORTA, interface</column>
                    <column name="v5">v5_10_2_PORTB, interface</column>
                    <column name="v5">v5_10_3_PORTA, interface</column>
                    <column name="v5">v5_10_3_PORTB, interface</column>
                    <column name="v5">v5_10_4_PORTA, interface</column>
                    <column name="v5">v5_10_4_PORTB, interface</column>
                    <column name="v5">v5_10_5_PORTA, interface</column>
                    <column name="v5">v5_10_5_PORTB, interface</column>
                    <column name="v5">v5_10_6_PORTA, interface</column>
                    <column name="v5">v5_10_6_PORTB, interface</column>
                    <column name="v5">v5_10_7_PORTA, interface</column>
                    <column name="v5">v5_10_7_PORTB, interface</column>
                    <column name="v5">v5_10_8_PORTA, interface</column>
                    <column name="v5">v5_10_8_PORTB, interface</column>
                    <column name="v5">v5_10_9_PORTA, interface</column>
                    <column name="v5">v5_10_9_PORTB, interface</column>
                    <column name="v5">v5_11_0_PORTA, interface</column>
                    <column name="v5">v5_11_0_PORTB, interface</column>
                    <column name="v5">v5_11_1_PORTA, interface</column>
                    <column name="v5">v5_11_1_PORTB, interface</column>
                    <column name="v5">v5_11_2_PORTA, interface</column>
                    <column name="v5">v5_11_2_PORTB, interface</column>
                    <column name="v5">v5_11_3_PORTA, interface</column>
                    <column name="v5">v5_11_3_PORTB, interface</column>
                    <column name="v5">v5_11_4_PORTA, interface</column>
                    <column name="v5">v5_11_4_PORTB, interface</column>
                    <column name="v5">v5_11_5_PORTA, interface</column>
                    <column name="v5">v5_11_5_PORTB, interface</column>
                    <column name="v5">v5_11_6_PORTA, interface</column>
                    <column name="v5">v5_11_6_PORTB, interface</column>
                    <column name="v5">v5_11_7_PORTA, interface</column>
                    <column name="v5">v5_11_7_PORTB, interface</column>
                    <column name="v5">v5_11_8_PORTA, interface</column>
                    <column name="v5">v5_11_8_PORTB, interface</column>
                    <column name="v5">v5_11_9_PORTA, interface</column>
                    <column name="v5">v5_11_9_PORTB, interface</column>
                    <column name="v6">v6_0_0_PORTA, interface</column>
                    <column name="v6">v6_0_0_PORTB, interface</column>
                    <column name="v6">v6_0_1_PORTA, interface</column>
                    <column name="v6">v6_0_1_PORTB, interface</column>
                    <column name="v6">v6_0_2_PORTA, interface</column>
                    <column name="v6">v6_0_2_PORTB, interface</column>
                    <column name="v6">v6_0_3_PORTA, interface</column>
                    <column name="v6">v6_0_3_PORTB, interface</column>
                    <column name="v6">v6_0_4_PORTA, interface</column>
                    <column name="v6">v6_0_4_PORTB, interface</column>
                    <column name="v6">v6_0_5_PORTA, interface</column>
                    <column name="v6">v6_0_5_PORTB, interface</column>
                    <column name="v6">v6_1_0_PORTA, interface</column>
                    <column name="v6">v6_1_0_PORTB, interface</column>
                    <column name="v6">v6_1_1_PORTA, interface</column>
                    <column name="v6">v6_1_1_PORTB, interface</column>
                    <column name="v6">v6_1_2_PORTA, interface</column>
                    <column name="v6">v6_1_2_PORTB, interface</column>
                    <column name="v6">v6_1_3_PORTA, interface</column>
                    <column name="v6">v6_1_3_PORTB, interface</column>
                    <column name="v6">v6_1_4_PORTA, interface</column>
                    <column name="v6">v6_1_4_PORTB, interface</column>
                    <column name="v6">v6_1_5_PORTA, interface</column>
                    <column name="v6">v6_1_5_PORTB, interface</column>
                    <column name="v6">v6_2_0_PORTA, interface</column>
                    <column name="v6">v6_2_0_PORTB, interface</column>
                    <column name="v6">v6_2_1_PORTA, interface</column>
                    <column name="v6">v6_2_1_PORTB, interface</column>
                    <column name="v6">v6_2_2_PORTA, interface</column>
                    <column name="v6">v6_2_2_PORTB, interface</column>
                    <column name="v6">v6_2_3_PORTA, interface</column>
                    <column name="v6">v6_2_3_PORTB, interface</column>
                    <column name="v6">v6_2_4_PORTA, interface</column>
                    <column name="v6">v6_2_4_PORTB, interface</column>
                    <column name="v6">v6_2_5_PORTA, interface</column>
                    <column name="v6">v6_2_5_PORTB, interface</column>
                    <column name="v6">v6_3_0_PORTA, interface</column>
                    <column name="v6">v6_3_0_PORTB, interface</column>
                    <column name="v6">v6_3_1_PORTA, interface</column>
                    <column name="v6">v6_3_1_PORTB, interface</column>
                    <column name="v6">v6_3_2_PORTA, interface</column>
                    <column name="v6">v6_3_2_PORTB, interface</column>
                    <column name="v6">v6_3_3_PORTA, interface</column>
                    <column name="v6">v6_3_3_PORTB, interface</column>
                    <column name="v6">v6_3_4_PORTA, interface</column>
                    <column name="v6">v6_3_4_PORTB, interface</column>
                    <column name="v6">v6_3_5_PORTA, interface</column>
                    <column name="v6">v6_3_5_PORTB, interface</column>
                    <column name="v6">v6_4_0_PORTA, interface</column>
                    <column name="v6">v6_4_0_PORTB, interface</column>
                    <column name="v6">v6_4_1_PORTA, interface</column>
                    <column name="v6">v6_4_1_PORTB, interface</column>
                    <column name="v6">v6_4_2_PORTA, interface</column>
                    <column name="v6">v6_4_2_PORTB, interface</column>
                    <column name="v6">v6_4_3_PORTA, interface</column>
                    <column name="v6">v6_4_3_PORTB, interface</column>
                    <column name="v6">v6_4_4_PORTA, interface</column>
                    <column name="v6">v6_4_4_PORTB, interface</column>
                    <column name="v6">v6_4_5_PORTA, interface</column>
                    <column name="v6">v6_4_5_PORTB, interface</column>
                    <column name="v6">v6_5_0_PORTA, interface</column>
                    <column name="v6">v6_5_0_PORTB, interface</column>
                    <column name="v6">v6_5_1_PORTA, interface</column>
                    <column name="v6">v6_5_1_PORTB, interface</column>
                    <column name="v6">v6_5_2_PORTA, interface</column>
                    <column name="v6">v6_5_2_PORTB, interface</column>
                    <column name="v6">v6_5_3_PORTA, interface</column>
                    <column name="v6">v6_5_3_PORTB, interface</column>
                    <column name="v6">v6_5_4_PORTA, interface</column>
                    <column name="v6">v6_5_4_PORTB, interface</column>
                    <column name="v6">v6_5_5_PORTA, interface</column>
                    <column name="v6">v6_5_5_PORTB, interface</column>
                    <column name="v6">v6_6_0_PORTA, interface</column>
                    <column name="v6">v6_6_0_PORTB, interface</column>
                    <column name="v6">v6_6_1_PORTA, interface</column>
                    <column name="v6">v6_6_1_PORTB, interface</column>
                    <column name="v6">v6_6_2_PORTA, interface</column>
                    <column name="v6">v6_6_2_PORTB, interface</column>
                    <column name="v6">v6_6_3_PORTA, interface</column>
                    <column name="v6">v6_6_3_PORTB, interface</column>
                    <column name="v6">v6_6_4_PORTA, interface</column>
                    <column name="v6">v6_6_4_PORTB, interface</column>
                    <column name="v6">v6_6_5_PORTA, interface</column>
                    <column name="v6">v6_6_5_PORTB, interface</column>
                    <column name="v6">v6_7_0_PORTA, interface</column>
                    <column name="v6">v6_7_0_PORTB, interface</column>
                    <column name="v6">v6_7_1_PORTA, interface</column>
                    <column name="v6">v6_7_1_PORTB, interface</column>
                    <column name="v6">v6_7_2_PORTA, interface</column>
                    <column name="v6">v6_7_2_PORTB, interface</column>
                    <column name="v6">v6_7_3_PORTA, interface</column>
                    <column name="v6">v6_7_3_PORTB, interface</column>
                    <column name="v6">v6_7_4_PORTA, interface</column>
                    <column name="v6">v6_7_4_PORTB, interface</column>
                    <column name="v6">v6_7_5_PORTA, interface</column>
                    <column name="v6">v6_7_5_PORTB, interface</column>
                    <column name="v6">v6_8_0_PORTA, interface</column>
                    <column name="v6">v6_8_0_PORTB, interface</column>
                    <column name="v6">v6_8_1_PORTA, interface</column>
                    <column name="v6">v6_8_1_PORTB, interface</column>
                    <column name="v6">v6_8_2_PORTA, interface</column>
                    <column name="v6">v6_8_2_PORTB, interface</column>
                    <column name="v6">v6_8_3_PORTA, interface</column>
                    <column name="v6">v6_8_3_PORTB, interface</column>
                    <column name="v6">v6_8_4_PORTA, interface</column>
                    <column name="v6">v6_8_4_PORTB, interface</column>
                    <column name="v6">v6_8_5_PORTA, interface</column>
                    <column name="v6">v6_8_5_PORTB, interface</column>
                    <column name="v6">v6_9_0_PORTA, interface</column>
                    <column name="v6">v6_9_0_PORTB, interface</column>
                    <column name="v6">v6_9_1_PORTA, interface</column>
                    <column name="v6">v6_9_1_PORTB, interface</column>
                    <column name="v6">v6_9_2_PORTA, interface</column>
                    <column name="v6">v6_9_2_PORTB, interface</column>
                    <column name="v6">v6_9_3_PORTA, interface</column>
                    <column name="v6">v6_9_3_PORTB, interface</column>
                    <column name="v6">v6_9_4_PORTA, interface</column>
                    <column name="v6">v6_9_4_PORTB, interface</column>
                    <column name="v6">v6_9_5_PORTA, interface</column>
                    <column name="v6">v6_9_5_PORTB, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="3mm.cpp:33" status="valid" parentFunction="test_3mm" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="3mm.cpp:34" status="valid" parentFunction="test_3mm" variable="v0" isDirective="0" options="bram port=v0"/>
        <Pragma type="array_partition" location="3mm.cpp:35" status="valid" parentFunction="test_3mm" variable="v0" isDirective="0" options="variable=v0 cyclic factor=12 dim=1"/>
        <Pragma type="interface" location="3mm.cpp:37" status="valid" parentFunction="test_3mm" variable="v1" isDirective="0" options="bram port=v1"/>
        <Pragma type="array_partition" location="3mm.cpp:38" status="valid" parentFunction="test_3mm" variable="v1" isDirective="0" options="variable=v1 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="3mm.cpp:40" status="valid" parentFunction="test_3mm" variable="v2" isDirective="0" options="bram port=v2"/>
        <Pragma type="array_partition" location="3mm.cpp:41" status="valid" parentFunction="test_3mm" variable="v2" isDirective="0" options="variable=v2 cyclic factor=10 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:42" status="valid" parentFunction="test_3mm" variable="v2" isDirective="0" options="variable=v2 cyclic factor=2 dim=2"/>
        <Pragma type="interface" location="3mm.cpp:44" status="valid" parentFunction="test_3mm" variable="v3" isDirective="0" options="bram port=v3"/>
        <Pragma type="array_partition" location="3mm.cpp:45" status="valid" parentFunction="test_3mm" variable="v3" isDirective="0" options="variable=v3 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:46" status="valid" parentFunction="test_3mm" variable="v3" isDirective="0" options="variable=v3 cyclic factor=6 dim=2"/>
        <Pragma type="interface" location="3mm.cpp:48" status="valid" parentFunction="test_3mm" variable="v4" isDirective="0" options="bram port=v4"/>
        <Pragma type="array_partition" location="3mm.cpp:49" status="valid" parentFunction="test_3mm" variable="v4" isDirective="0" options="variable=v4 cyclic factor=9 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:50" status="valid" parentFunction="test_3mm" variable="v4" isDirective="0" options="variable=v4 cyclic factor=6 dim=2"/>
        <Pragma type="interface" location="3mm.cpp:52" status="valid" parentFunction="test_3mm" variable="v5" isDirective="0" options="bram port=v5"/>
        <Pragma type="array_partition" location="3mm.cpp:53" status="valid" parentFunction="test_3mm" variable="v5" isDirective="0" options="variable=v5 cyclic factor=12 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:54" status="valid" parentFunction="test_3mm" variable="v5" isDirective="0" options="variable=v5 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="3mm.cpp:56" status="valid" parentFunction="test_3mm" variable="v6" isDirective="0" options="bram port=v6"/>
        <Pragma type="array_partition" location="3mm.cpp:57" status="valid" parentFunction="test_3mm" variable="v6" isDirective="0" options="variable=v6 cyclic factor=10 dim=1"/>
        <Pragma type="array_partition" location="3mm.cpp:58" status="valid" parentFunction="test_3mm" variable="v6" isDirective="0" options="variable=v6 cyclic factor=6 dim=2"/>
        <Pragma type="pipeline" location="3mm.cpp:63" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="3mm.cpp:572" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="3mm.cpp:971" status="valid" parentFunction="test_3mm" variable="" isDirective="0" options="II=2"/>
    </PragmaReport>
</profile>

