ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32l4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	SystemCoreClock
  20              		.section	.data.SystemCoreClock,"aw"
  21              		.align	2
  24              	SystemCoreClock:
  25 0000 00093D00 		.word	4000000
  26              		.global	AHBPrescTable
  27              		.section	.rodata.AHBPrescTable,"a"
  28              		.align	2
  31              	AHBPrescTable:
  32 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  32      00000000 
  32      01020304 
  32      06
  33 000d 070809   		.ascii	"\007\010\011"
  34              		.global	APBPrescTable
  35              		.section	.rodata.APBPrescTable,"a"
  36              		.align	2
  39              	APBPrescTable:
  40 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
  40      01020304 
  41              		.global	MSIRangeTable
  42              		.section	.rodata.MSIRangeTable,"a"
  43              		.align	2
  46              	MSIRangeTable:
  47 0000 A0860100 		.word	100000
  48 0004 400D0300 		.word	200000
  49 0008 801A0600 		.word	400000
  50 000c 00350C00 		.word	800000
  51 0010 40420F00 		.word	1000000
  52 0014 80841E00 		.word	2000000
  53 0018 00093D00 		.word	4000000
  54 001c 00127A00 		.word	8000000
  55 0020 0024F400 		.word	16000000
  56 0024 00366E01 		.word	24000000
  57 0028 0048E801 		.word	32000000
  58 002c 006CDC02 		.word	48000000
  59              		.section	.text.SystemInit,"ax",%progbits
  60              		.align	1
  61              		.global	SystemInit
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 2


  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  66              	SystemInit:
  67              	.LFB132:
  68              		.file 1 "Core/Src/system_stm32l4xx.c"
   1:Core/Src/system_stm32l4xx.c **** /**
   2:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32l4xx.c ****   * @file    system_stm32l4xx.c
   4:Core/Src/system_stm32l4xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32l4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32l4xx.c ****   *
   7:Core/Src/system_stm32l4xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32l4xx.c ****   *   user application:
   9:Core/Src/system_stm32l4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32l4xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32l4xx.c ****   *                      the "startup_stm32l4xx.s" file.
  12:Core/Src/system_stm32l4xx.c ****   *
  13:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32l4xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32l4xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32l4xx.c ****   *
  17:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32l4xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32l4xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32l4xx.c ****   *
  21:Core/Src/system_stm32l4xx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32l4xx.c ****   *   Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to
  23:Core/Src/system_stm32l4xx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32l4xx.c ****   *
  25:Core/Src/system_stm32l4xx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  27:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32l4xx.c ****   *        System Clock source                    | MSI
  29:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32l4xx.c ****   *        SYSCLK(Hz)                             | 4000000
  31:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32l4xx.c ****   *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32l4xx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32l4xx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32l4xx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32l4xx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32l4xx.c ****   *        PLL_N                                  | 8
  43:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32l4xx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32l4xx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32l4xx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 3


  52:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_P                              | NA
  57:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  58:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_Q                              | NA
  59:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  60:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_R                              | NA
  61:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  62:Core/Src/system_stm32l4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  63:Core/Src/system_stm32l4xx.c ****   *        SDIO and RNG clock                     |
  64:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  65:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  66:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  67:Core/Src/system_stm32l4xx.c ****   * @attention
  68:Core/Src/system_stm32l4xx.c ****   *
  69:Core/Src/system_stm32l4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  70:Core/Src/system_stm32l4xx.c ****   * All rights reserved.
  71:Core/Src/system_stm32l4xx.c ****   *
  72:Core/Src/system_stm32l4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  73:Core/Src/system_stm32l4xx.c ****   * in the root directory of this software component.
  74:Core/Src/system_stm32l4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  75:Core/Src/system_stm32l4xx.c ****   *
  76:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  77:Core/Src/system_stm32l4xx.c ****   */
  78:Core/Src/system_stm32l4xx.c **** 
  79:Core/Src/system_stm32l4xx.c **** /** @addtogroup CMSIS
  80:Core/Src/system_stm32l4xx.c ****   * @{
  81:Core/Src/system_stm32l4xx.c ****   */
  82:Core/Src/system_stm32l4xx.c **** 
  83:Core/Src/system_stm32l4xx.c **** /** @addtogroup stm32l4xx_system
  84:Core/Src/system_stm32l4xx.c ****   * @{
  85:Core/Src/system_stm32l4xx.c ****   */
  86:Core/Src/system_stm32l4xx.c **** 
  87:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Includes
  88:Core/Src/system_stm32l4xx.c ****   * @{
  89:Core/Src/system_stm32l4xx.c ****   */
  90:Core/Src/system_stm32l4xx.c **** 
  91:Core/Src/system_stm32l4xx.c **** #include "stm32l4xx.h"
  92:Core/Src/system_stm32l4xx.c **** 
  93:Core/Src/system_stm32l4xx.c **** /**
  94:Core/Src/system_stm32l4xx.c ****   * @}
  95:Core/Src/system_stm32l4xx.c ****   */
  96:Core/Src/system_stm32l4xx.c **** 
  97:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_TypesDefinitions
  98:Core/Src/system_stm32l4xx.c ****   * @{
  99:Core/Src/system_stm32l4xx.c ****   */
 100:Core/Src/system_stm32l4xx.c **** 
 101:Core/Src/system_stm32l4xx.c **** /**
 102:Core/Src/system_stm32l4xx.c ****   * @}
 103:Core/Src/system_stm32l4xx.c ****   */
 104:Core/Src/system_stm32l4xx.c **** 
 105:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Defines
 106:Core/Src/system_stm32l4xx.c ****   * @{
 107:Core/Src/system_stm32l4xx.c ****   */
 108:Core/Src/system_stm32l4xx.c **** 
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 4


 109:Core/Src/system_stm32l4xx.c **** #if !defined  (HSE_VALUE)
 110:Core/Src/system_stm32l4xx.c ****   #define HSE_VALUE    8000000U  /*!< Value of the External oscillator in Hz */
 111:Core/Src/system_stm32l4xx.c **** #endif /* HSE_VALUE */
 112:Core/Src/system_stm32l4xx.c **** 
 113:Core/Src/system_stm32l4xx.c **** #if !defined  (MSI_VALUE)
 114:Core/Src/system_stm32l4xx.c ****   #define MSI_VALUE    4000000U  /*!< Value of the Internal oscillator in Hz*/
 115:Core/Src/system_stm32l4xx.c **** #endif /* MSI_VALUE */
 116:Core/Src/system_stm32l4xx.c **** 
 117:Core/Src/system_stm32l4xx.c **** #if !defined  (HSI_VALUE)
 118:Core/Src/system_stm32l4xx.c ****   #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/
 119:Core/Src/system_stm32l4xx.c **** #endif /* HSI_VALUE */
 120:Core/Src/system_stm32l4xx.c **** 
 121:Core/Src/system_stm32l4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
 122:Core/Src/system_stm32l4xx.c ****          configuration. */
 123:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 124:Core/Src/system_stm32l4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 125:Core/Src/system_stm32l4xx.c ****      remap of boot address selected */
 126:Core/Src/system_stm32l4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
 127:Core/Src/system_stm32l4xx.c **** 
 128:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 129:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 130:Core/Src/system_stm32l4xx.c ****      in Sram else user remap will be done in Flash. */
 131:Core/Src/system_stm32l4xx.c **** /* #define VECT_TAB_SRAM */
 132:Core/Src/system_stm32l4xx.c **** 
 133:Core/Src/system_stm32l4xx.c **** #if defined(VECT_TAB_SRAM)
 134:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 135:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 136:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 137:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 138:Core/Src/system_stm32l4xx.c **** #else
 139:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 140:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 141:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 142:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 143:Core/Src/system_stm32l4xx.c **** #endif /* VECT_TAB_SRAM */
 144:Core/Src/system_stm32l4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 145:Core/Src/system_stm32l4xx.c **** 
 146:Core/Src/system_stm32l4xx.c **** /******************************************************************************/
 147:Core/Src/system_stm32l4xx.c **** /**
 148:Core/Src/system_stm32l4xx.c ****   * @}
 149:Core/Src/system_stm32l4xx.c ****   */
 150:Core/Src/system_stm32l4xx.c **** 
 151:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Macros
 152:Core/Src/system_stm32l4xx.c ****   * @{
 153:Core/Src/system_stm32l4xx.c ****   */
 154:Core/Src/system_stm32l4xx.c **** 
 155:Core/Src/system_stm32l4xx.c **** /**
 156:Core/Src/system_stm32l4xx.c ****   * @}
 157:Core/Src/system_stm32l4xx.c ****   */
 158:Core/Src/system_stm32l4xx.c **** 
 159:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Variables
 160:Core/Src/system_stm32l4xx.c ****   * @{
 161:Core/Src/system_stm32l4xx.c ****   */
 162:Core/Src/system_stm32l4xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 163:Core/Src/system_stm32l4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 164:Core/Src/system_stm32l4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 165:Core/Src/system_stm32l4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 5


 166:Core/Src/system_stm32l4xx.c ****          Note: If you use this function to configure the system clock; then there
 167:Core/Src/system_stm32l4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 168:Core/Src/system_stm32l4xx.c ****                variable is updated automatically.
 169:Core/Src/system_stm32l4xx.c ****   */
 170:Core/Src/system_stm32l4xx.c ****   uint32_t SystemCoreClock = 4000000U;
 171:Core/Src/system_stm32l4xx.c **** 
 172:Core/Src/system_stm32l4xx.c ****   const uint8_t  AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9
 173:Core/Src/system_stm32l4xx.c ****   const uint8_t  APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 174:Core/Src/system_stm32l4xx.c ****   const uint32_t MSIRangeTable[12] = {100000U,   200000U,   400000U,   800000U,  1000000U,  2000000
 175:Core/Src/system_stm32l4xx.c ****                                       4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000
 176:Core/Src/system_stm32l4xx.c **** /**
 177:Core/Src/system_stm32l4xx.c ****   * @}
 178:Core/Src/system_stm32l4xx.c ****   */
 179:Core/Src/system_stm32l4xx.c **** 
 180:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_FunctionPrototypes
 181:Core/Src/system_stm32l4xx.c ****   * @{
 182:Core/Src/system_stm32l4xx.c ****   */
 183:Core/Src/system_stm32l4xx.c **** 
 184:Core/Src/system_stm32l4xx.c **** /**
 185:Core/Src/system_stm32l4xx.c ****   * @}
 186:Core/Src/system_stm32l4xx.c ****   */
 187:Core/Src/system_stm32l4xx.c **** 
 188:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Functions
 189:Core/Src/system_stm32l4xx.c ****   * @{
 190:Core/Src/system_stm32l4xx.c ****   */
 191:Core/Src/system_stm32l4xx.c **** 
 192:Core/Src/system_stm32l4xx.c **** /**
 193:Core/Src/system_stm32l4xx.c ****   * @brief  Setup the microcontroller system.
 194:Core/Src/system_stm32l4xx.c ****   * @retval None
 195:Core/Src/system_stm32l4xx.c ****   */
 196:Core/Src/system_stm32l4xx.c **** 
 197:Core/Src/system_stm32l4xx.c **** void SystemInit(void)
 198:Core/Src/system_stm32l4xx.c **** {
  69              		.loc 1 198 1
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 7, -4
  78 0002 00AF     		add	r7, sp, #0
  79              	.LCFI1:
  80              		.cfi_def_cfa_register 7
 199:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 200:Core/Src/system_stm32l4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 201:Core/Src/system_stm32l4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 202:Core/Src/system_stm32l4xx.c **** #endif
 203:Core/Src/system_stm32l4xx.c **** 
 204:Core/Src/system_stm32l4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 205:Core/Src/system_stm32l4xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 206:Core/Src/system_stm32l4xx.c ****   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  81              		.loc 1 206 14
  82 0004 064B     		ldr	r3, .L2
  83 0006 D3F88830 		ldr	r3, [r3, #136]
  84 000a 054A     		ldr	r2, .L2
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 6


  85 000c 43F47003 		orr	r3, r3, #15728640
  86 0010 C2F88830 		str	r3, [r2, #136]
 207:Core/Src/system_stm32l4xx.c **** #endif
 208:Core/Src/system_stm32l4xx.c **** }
  87              		.loc 1 208 1
  88 0014 00BF     		nop
  89 0016 BD46     		mov	sp, r7
  90              	.LCFI2:
  91              		.cfi_def_cfa_register 13
  92              		@ sp needed
  93 0018 5DF8047B 		ldr	r7, [sp], #4
  94              	.LCFI3:
  95              		.cfi_restore 7
  96              		.cfi_def_cfa_offset 0
  97 001c 7047     		bx	lr
  98              	.L3:
  99 001e 00BF     		.align	2
 100              	.L2:
 101 0020 00ED00E0 		.word	-536810240
 102              		.cfi_endproc
 103              	.LFE132:
 105              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 106              		.align	1
 107              		.global	SystemCoreClockUpdate
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	SystemCoreClockUpdate:
 113              	.LFB133:
 209:Core/Src/system_stm32l4xx.c **** 
 210:Core/Src/system_stm32l4xx.c **** /**
 211:Core/Src/system_stm32l4xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 212:Core/Src/system_stm32l4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 213:Core/Src/system_stm32l4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 214:Core/Src/system_stm32l4xx.c ****   *         other parameters.
 215:Core/Src/system_stm32l4xx.c ****   *
 216:Core/Src/system_stm32l4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 217:Core/Src/system_stm32l4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 218:Core/Src/system_stm32l4xx.c ****   *         based on this variable will be incorrect.
 219:Core/Src/system_stm32l4xx.c ****   *
 220:Core/Src/system_stm32l4xx.c ****   * @note   - The system frequency computed by this function is not the real
 221:Core/Src/system_stm32l4xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 222:Core/Src/system_stm32l4xx.c ****   *           constant and the selected clock source:
 223:Core/Src/system_stm32l4xx.c ****   *
 224:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 225:Core/Src/system_stm32l4xx.c ****   *
 226:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 227:Core/Src/system_stm32l4xx.c ****   *
 228:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 229:Core/Src/system_stm32l4xx.c ****   *
 230:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 231:Core/Src/system_stm32l4xx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 232:Core/Src/system_stm32l4xx.c ****   *
 233:Core/Src/system_stm32l4xx.c ****   *         (*) MSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 234:Core/Src/system_stm32l4xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 235:Core/Src/system_stm32l4xx.c ****   *             in voltage and temperature.
 236:Core/Src/system_stm32l4xx.c ****   *
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 7


 237:Core/Src/system_stm32l4xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 238:Core/Src/system_stm32l4xx.c ****   *              16 MHz) but the real value may vary depending on the variations
 239:Core/Src/system_stm32l4xx.c ****   *              in voltage and temperature.
 240:Core/Src/system_stm32l4xx.c ****   *
 241:Core/Src/system_stm32l4xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 242:Core/Src/system_stm32l4xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 243:Core/Src/system_stm32l4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 244:Core/Src/system_stm32l4xx.c ****   *              have wrong result.
 245:Core/Src/system_stm32l4xx.c ****   *
 246:Core/Src/system_stm32l4xx.c ****   *         - The result of this function could be not correct when using fractional
 247:Core/Src/system_stm32l4xx.c ****   *           value for HSE crystal.
 248:Core/Src/system_stm32l4xx.c ****   *
 249:Core/Src/system_stm32l4xx.c ****   * @retval None
 250:Core/Src/system_stm32l4xx.c ****   */
 251:Core/Src/system_stm32l4xx.c **** void SystemCoreClockUpdate(void)
 252:Core/Src/system_stm32l4xx.c **** {
 114              		.loc 1 252 1
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 24
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 119 0000 80B4     		push	{r7}
 120              	.LCFI4:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 7, -4
 123 0002 87B0     		sub	sp, sp, #28
 124              	.LCFI5:
 125              		.cfi_def_cfa_offset 32
 126 0004 00AF     		add	r7, sp, #0
 127              	.LCFI6:
 128              		.cfi_def_cfa_register 7
 253:Core/Src/system_stm32l4xx.c ****   uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
 254:Core/Src/system_stm32l4xx.c **** 
 255:Core/Src/system_stm32l4xx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 256:Core/Src/system_stm32l4xx.c ****   if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 129              		.loc 1 256 11
 130 0006 4F4B     		ldr	r3, .L19
 131 0008 1B68     		ldr	r3, [r3]
 132              		.loc 1 256 16
 133 000a 03F00803 		and	r3, r3, #8
 134              		.loc 1 256 6
 135 000e 002B     		cmp	r3, #0
 136 0010 07D1     		bne	.L5
 257:Core/Src/system_stm32l4xx.c ****   { /* MSISRANGE from RCC_CSR applies */
 258:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 137              		.loc 1 258 20
 138 0012 4C4B     		ldr	r3, .L19
 139 0014 D3F89430 		ldr	r3, [r3, #148]
 140              		.loc 1 258 47
 141 0018 1B0A     		lsrs	r3, r3, #8
 142              		.loc 1 258 14
 143 001a 03F00F03 		and	r3, r3, #15
 144 001e 7B61     		str	r3, [r7, #20]
 145 0020 05E0     		b	.L6
 146              	.L5:
 259:Core/Src/system_stm32l4xx.c ****   }
 260:Core/Src/system_stm32l4xx.c ****   else
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 8


 261:Core/Src/system_stm32l4xx.c ****   { /* MSIRANGE from RCC_CR applies */
 262:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 147              		.loc 1 262 20
 148 0022 484B     		ldr	r3, .L19
 149 0024 1B68     		ldr	r3, [r3]
 150              		.loc 1 262 44
 151 0026 1B09     		lsrs	r3, r3, #4
 152              		.loc 1 262 14
 153 0028 03F00F03 		and	r3, r3, #15
 154 002c 7B61     		str	r3, [r7, #20]
 155              	.L6:
 263:Core/Src/system_stm32l4xx.c ****   }
 264:Core/Src/system_stm32l4xx.c ****   /*MSI frequency range in HZ*/
 265:Core/Src/system_stm32l4xx.c ****   msirange = MSIRangeTable[msirange];
 156              		.loc 1 265 12
 157 002e 464A     		ldr	r2, .L19+4
 158 0030 7B69     		ldr	r3, [r7, #20]
 159 0032 52F82330 		ldr	r3, [r2, r3, lsl #2]
 160 0036 7B61     		str	r3, [r7, #20]
 266:Core/Src/system_stm32l4xx.c **** 
 267:Core/Src/system_stm32l4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 268:Core/Src/system_stm32l4xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 161              		.loc 1 268 14
 162 0038 424B     		ldr	r3, .L19
 163 003a 9B68     		ldr	r3, [r3, #8]
 164              		.loc 1 268 21
 165 003c 03F00C03 		and	r3, r3, #12
 166              		.loc 1 268 3
 167 0040 0C2B     		cmp	r3, #12
 168 0042 66D8     		bhi	.L7
 169 0044 01A2     		adr	r2, .L9
 170 0046 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 171 004a 00BF     		.p2align 2
 172              	.L9:
 173 004c 81000000 		.word	.L12+1
 174 0050 13010000 		.word	.L7+1
 175 0054 13010000 		.word	.L7+1
 176 0058 13010000 		.word	.L7+1
 177 005c 89000000 		.word	.L11+1
 178 0060 13010000 		.word	.L7+1
 179 0064 13010000 		.word	.L7+1
 180 0068 13010000 		.word	.L7+1
 181 006c 91000000 		.word	.L10+1
 182 0070 13010000 		.word	.L7+1
 183 0074 13010000 		.word	.L7+1
 184 0078 13010000 		.word	.L7+1
 185 007c 99000000 		.word	.L8+1
 186              		.p2align 1
 187              	.L12:
 269:Core/Src/system_stm32l4xx.c ****   {
 270:Core/Src/system_stm32l4xx.c ****     case 0x00:  /* MSI used as system clock source */
 271:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 188              		.loc 1 271 23
 189 0080 324A     		ldr	r2, .L19+8
 190 0082 7B69     		ldr	r3, [r7, #20]
 191 0084 1360     		str	r3, [r2]
 272:Core/Src/system_stm32l4xx.c ****       break;
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 9


 192              		.loc 1 272 7
 193 0086 48E0     		b	.L13
 194              	.L11:
 273:Core/Src/system_stm32l4xx.c **** 
 274:Core/Src/system_stm32l4xx.c ****     case 0x04:  /* HSI used as system clock source */
 275:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSI_VALUE;
 195              		.loc 1 275 23
 196 0088 304B     		ldr	r3, .L19+8
 197 008a 314A     		ldr	r2, .L19+12
 198 008c 1A60     		str	r2, [r3]
 276:Core/Src/system_stm32l4xx.c ****       break;
 199              		.loc 1 276 7
 200 008e 44E0     		b	.L13
 201              	.L10:
 277:Core/Src/system_stm32l4xx.c **** 
 278:Core/Src/system_stm32l4xx.c ****     case 0x08:  /* HSE used as system clock source */
 279:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSE_VALUE;
 202              		.loc 1 279 23
 203 0090 2E4B     		ldr	r3, .L19+8
 204 0092 304A     		ldr	r2, .L19+16
 205 0094 1A60     		str	r2, [r3]
 280:Core/Src/system_stm32l4xx.c ****       break;
 206              		.loc 1 280 7
 207 0096 40E0     		b	.L13
 208              	.L8:
 281:Core/Src/system_stm32l4xx.c **** 
 282:Core/Src/system_stm32l4xx.c ****     case 0x0C:  /* PLL used as system clock  source */
 283:Core/Src/system_stm32l4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 284:Core/Src/system_stm32l4xx.c ****          SYSCLK = PLL_VCO / PLLR
 285:Core/Src/system_stm32l4xx.c ****          */
 286:Core/Src/system_stm32l4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 209              		.loc 1 286 23
 210 0098 2A4B     		ldr	r3, .L19
 211 009a DB68     		ldr	r3, [r3, #12]
 212              		.loc 1 286 17
 213 009c 03F00303 		and	r3, r3, #3
 214 00a0 FB60     		str	r3, [r7, #12]
 287:Core/Src/system_stm32l4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 215              		.loc 1 287 19
 216 00a2 284B     		ldr	r3, .L19
 217 00a4 DB68     		ldr	r3, [r3, #12]
 218              		.loc 1 287 49
 219 00a6 1B09     		lsrs	r3, r3, #4
 220 00a8 03F00703 		and	r3, r3, #7
 221              		.loc 1 287 12
 222 00ac 0133     		adds	r3, r3, #1
 223 00ae BB60     		str	r3, [r7, #8]
 224 00b0 FB68     		ldr	r3, [r7, #12]
 225 00b2 022B     		cmp	r3, #2
 226 00b4 03D0     		beq	.L14
 227 00b6 FB68     		ldr	r3, [r7, #12]
 228 00b8 032B     		cmp	r3, #3
 229 00ba 06D0     		beq	.L15
 230 00bc 0BE0     		b	.L18
 231              	.L14:
 288:Core/Src/system_stm32l4xx.c **** 
 289:Core/Src/system_stm32l4xx.c ****       switch (pllsource)
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 10


 290:Core/Src/system_stm32l4xx.c ****       {
 291:Core/Src/system_stm32l4xx.c ****         case 0x02:  /* HSI used as PLL clock source */
 292:Core/Src/system_stm32l4xx.c ****           pllvco = (HSI_VALUE / pllm);
 232              		.loc 1 292 18
 233 00be 244A     		ldr	r2, .L19+12
 234 00c0 BB68     		ldr	r3, [r7, #8]
 235 00c2 B2FBF3F3 		udiv	r3, r2, r3
 236 00c6 3B61     		str	r3, [r7, #16]
 293:Core/Src/system_stm32l4xx.c ****           break;
 237              		.loc 1 293 11
 238 00c8 0BE0     		b	.L17
 239              	.L15:
 294:Core/Src/system_stm32l4xx.c **** 
 295:Core/Src/system_stm32l4xx.c ****         case 0x03:  /* HSE used as PLL clock source */
 296:Core/Src/system_stm32l4xx.c ****           pllvco = (HSE_VALUE / pllm);
 240              		.loc 1 296 18
 241 00ca 224A     		ldr	r2, .L19+16
 242 00cc BB68     		ldr	r3, [r7, #8]
 243 00ce B2FBF3F3 		udiv	r3, r2, r3
 244 00d2 3B61     		str	r3, [r7, #16]
 297:Core/Src/system_stm32l4xx.c ****           break;
 245              		.loc 1 297 11
 246 00d4 05E0     		b	.L17
 247              	.L18:
 298:Core/Src/system_stm32l4xx.c **** 
 299:Core/Src/system_stm32l4xx.c ****         default:    /* MSI used as PLL clock source */
 300:Core/Src/system_stm32l4xx.c ****           pllvco = (msirange / pllm);
 248              		.loc 1 300 18
 249 00d6 7A69     		ldr	r2, [r7, #20]
 250 00d8 BB68     		ldr	r3, [r7, #8]
 251 00da B2FBF3F3 		udiv	r3, r2, r3
 252 00de 3B61     		str	r3, [r7, #16]
 301:Core/Src/system_stm32l4xx.c ****           break;
 253              		.loc 1 301 11
 254 00e0 00BF     		nop
 255              	.L17:
 302:Core/Src/system_stm32l4xx.c ****       }
 303:Core/Src/system_stm32l4xx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 256              		.loc 1 303 30
 257 00e2 184B     		ldr	r3, .L19
 258 00e4 DB68     		ldr	r3, [r3, #12]
 259              		.loc 1 303 60
 260 00e6 1B0A     		lsrs	r3, r3, #8
 261 00e8 03F07F02 		and	r2, r3, #127
 262              		.loc 1 303 14
 263 00ec 3B69     		ldr	r3, [r7, #16]
 264 00ee 02FB03F3 		mul	r3, r2, r3
 265 00f2 3B61     		str	r3, [r7, #16]
 304:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 266              		.loc 1 304 20
 267 00f4 134B     		ldr	r3, .L19
 268 00f6 DB68     		ldr	r3, [r3, #12]
 269              		.loc 1 304 50
 270 00f8 5B0E     		lsrs	r3, r3, #25
 271 00fa 03F00303 		and	r3, r3, #3
 272              		.loc 1 304 58
 273 00fe 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 11


 274              		.loc 1 304 12
 275 0100 5B00     		lsls	r3, r3, #1
 276 0102 7B60     		str	r3, [r7, #4]
 305:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 277              		.loc 1 305 31
 278 0104 3A69     		ldr	r2, [r7, #16]
 279 0106 7B68     		ldr	r3, [r7, #4]
 280 0108 B2FBF3F3 		udiv	r3, r2, r3
 281              		.loc 1 305 23
 282 010c 0F4A     		ldr	r2, .L19+8
 283 010e 1360     		str	r3, [r2]
 306:Core/Src/system_stm32l4xx.c ****       break;
 284              		.loc 1 306 7
 285 0110 03E0     		b	.L13
 286              	.L7:
 307:Core/Src/system_stm32l4xx.c **** 
 308:Core/Src/system_stm32l4xx.c ****     default:
 309:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 287              		.loc 1 309 23
 288 0112 0E4A     		ldr	r2, .L19+8
 289 0114 7B69     		ldr	r3, [r7, #20]
 290 0116 1360     		str	r3, [r2]
 310:Core/Src/system_stm32l4xx.c ****       break;
 291              		.loc 1 310 7
 292 0118 00BF     		nop
 293              	.L13:
 311:Core/Src/system_stm32l4xx.c ****   }
 312:Core/Src/system_stm32l4xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 313:Core/Src/system_stm32l4xx.c ****   /* Get HCLK prescaler */
 314:Core/Src/system_stm32l4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 294              		.loc 1 314 28
 295 011a 0A4B     		ldr	r3, .L19
 296 011c 9B68     		ldr	r3, [r3, #8]
 297              		.loc 1 314 52
 298 011e 1B09     		lsrs	r3, r3, #4
 299 0120 03F00F03 		and	r3, r3, #15
 300              		.loc 1 314 22
 301 0124 0C4A     		ldr	r2, .L19+20
 302 0126 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 303              		.loc 1 314 7
 304 0128 3B60     		str	r3, [r7]
 315:Core/Src/system_stm32l4xx.c ****   /* HCLK clock frequency */
 316:Core/Src/system_stm32l4xx.c ****   SystemCoreClock >>= tmp;
 305              		.loc 1 316 19
 306 012a 084B     		ldr	r3, .L19+8
 307 012c 1A68     		ldr	r2, [r3]
 308 012e 3B68     		ldr	r3, [r7]
 309 0130 22FA03F3 		lsr	r3, r2, r3
 310 0134 054A     		ldr	r2, .L19+8
 311 0136 1360     		str	r3, [r2]
 317:Core/Src/system_stm32l4xx.c **** }
 312              		.loc 1 317 1
 313 0138 00BF     		nop
 314 013a 1C37     		adds	r7, r7, #28
 315              	.LCFI7:
 316              		.cfi_def_cfa_offset 4
 317 013c BD46     		mov	sp, r7
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 12


 318              	.LCFI8:
 319              		.cfi_def_cfa_register 13
 320              		@ sp needed
 321 013e 5DF8047B 		ldr	r7, [sp], #4
 322              	.LCFI9:
 323              		.cfi_restore 7
 324              		.cfi_def_cfa_offset 0
 325 0142 7047     		bx	lr
 326              	.L20:
 327              		.align	2
 328              	.L19:
 329 0144 00100240 		.word	1073876992
 330 0148 00000000 		.word	MSIRangeTable
 331 014c 00000000 		.word	SystemCoreClock
 332 0150 0024F400 		.word	16000000
 333 0154 00127A00 		.word	8000000
 334 0158 00000000 		.word	AHBPrescTable
 335              		.cfi_endproc
 336              	.LFE133:
 338              		.text
 339              	.Letext0:
 340              		.file 2 "c:\\dev\\tool\\gcc-arm-11.2-2022.02-mingw-w64-i686-arm-none-eabi\\arm-none-eabi\\include\
 341              		.file 3 "c:\\dev\\tool\\gcc-arm-11.2-2022.02-mingw-w64-i686-arm-none-eabi\\arm-none-eabi\\include\
 342              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 343              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 344              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32l4xx.c
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:24     .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:21     .data.SystemCoreClock:00000000 $d
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:31     .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:28     .rodata.AHBPrescTable:00000000 $d
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:39     .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:36     .rodata.APBPrescTable:00000000 $d
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:46     .rodata.MSIRangeTable:00000000 MSIRangeTable
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:43     .rodata.MSIRangeTable:00000000 $d
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:60     .text.SystemInit:00000000 $t
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:66     .text.SystemInit:00000000 SystemInit
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:101    .text.SystemInit:00000020 $d
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:106    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:112    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:173    .text.SystemCoreClockUpdate:0000004c $d
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:186    .text.SystemCoreClockUpdate:00000080 $t
C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s:329    .text.SystemCoreClockUpdate:00000144 $d
                           .group:00000000 wm4.0.adf14caa46e67022f385f91b18884ae8
                           .group:00000000 wm4.stm32l4xx.h.38.13610480d662c5d808817940a37afcf4
                           .group:00000000 wm4.stm32l431xx.h.34.6bfcd453831bababd835da741e947597
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32l431xx.h.384.3f3d03e9bef538a62546e70889602bcc
                           .group:00000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:00000000 wm4.stm32l4xx_hal_conf.h.25.f2c2baae95a39b25115e9995c3795bc7
                           .group:00000000 wm4.stm32_hal_legacy.h.22.60f4b739ef84b68a7e7ed16e5103575e
                           .group:00000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:00000000 wm4.stm32l4xx_hal_def.h.57.b521302d6c089e94008be04ada42518c
                           .group:00000000 wm4.stm32l4xx_hal_rcc.h.156.f36bcd90393f545abf5175db0317daf0
                           .group:00000000 wm4.stm32l4xx_hal_rcc_ex.h.20.12191e740ab6b6b1113f2c48ee606125
                           .group:00000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:00000000 wm4.stm32l4xx_hal_gpio_ex.h.21.dc93a5f034b4b289e8405af05f300536
                           .group:00000000 wm4.stm32l4xx_hal_dma.h.21.85535a9033ff7e527296f1cd4943a831
                           .group:00000000 wm4.stm32l4xx_hal_cortex.h.21.94fe10dd50baf2cef42a470b44b9074a
                           .group:00000000 wm4.stm32l4xx_hal_exti.h.21.40d8ec18d1f78c22d31071fa46f0751e
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.20.3f4ef626abeefd93430968dc6defca64
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.848.b5e1a92ab03fcd2ac5572c217f864bbd
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.21.1c548a113da5711525bbba5ee1988cbd
                           .group:00000000 wm4.stm32l4xx_hal_i2c_ex.h.21.ad4ad4e558d4fec06df87d163a6927d7
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.738.08f9916803fd1d9db10b6451187300a7
                           .group:00000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
                           .group:00000000 wm4.stm32l4xx_hal_pwr_ex.h.21.9e06b77b5dc94ad5bd2056e51ad44ac9
                           .group:00000000 wm4.stm32l4xx_hal_tim.h.21.514f1bd267cd24adfb57081a913ef29f
                           .group:00000000 wm4.stm32l4xx_hal_tim_ex.h.21.fc4cf6652f188acb945f023f83d5be40
                           .group:00000000 wm4.stm32l4xx_hal_uart.h.21.fc846d838d179e557421cc5a6a90c71c
                           .group:00000000 wm4.stm32l4xx_hal_uart_ex.h.21.7be595013de67b2f8c7338c16ffea5d2
                           .group:00000000 wm4.stm32l4xx_hal.h.75.31089712a89c0f0150abe5ff65219923
ARM GAS  C:\Users\Bunyamin\AppData\Local\Temp\ccfsaCKg.s 			page 14



NO UNDEFINED SYMBOLS
