var group__xetla__epilogue =
[
    [ "gpu::xetla::group::epilogue_t< epilogue_policy, tile_shape, mem_desc_c >", "classgpu_1_1xetla_1_1group_1_1epilogue__t.html", null ],
    [ "gpu::xetla::group::epilogue_policy_default< update_method_, arch_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__default.html", [
      [ "update_method", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__default.html#a523096ad1ef2e12b9cbbfab9aecb2658", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_policy_tile_op< tile_op_t_, arch_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html", [
      [ "tile_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html#a252f9e81543a5ff87de03874f42ee00f", null ],
      [ "update_method", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html#a0be3b1a52bae240f5add23f6acf758b0", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_policy_quant_op< tile_op_t_, quant_op_t_, arch_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html", [
      [ "quant_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html#a0af62642bfb3e8059278005835a9cb0e", null ],
      [ "tile_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html#adcbd46594709817584c0fb3b0aa47b71", null ],
      [ "update_method", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html#a9c0cdfaef78e04f1381e4870226e5fab", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_t< epilogue_policy_default< update_method_, gpu_arch::Xe >, tile_shape_, mem_desc_c_t_ >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html", [
      [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___0051e1da61b3bd9d28462310ba179a10e7.html", null ],
      [ "epilogue_policy", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html#a7690cedcf10418a66ff41cca486902ce", null ],
      [ "mem_desc_c_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html#a454c13a9007b43fbd30888aba40eda44", null ],
      [ "tile_shape", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html#af67b7a52be3e51bf1289316b0e345cf6", null ],
      [ "update_method", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html#a0d5441fcc763d4ec53200e738711c100", null ],
      [ "operator()", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html#a0ad50a0dd515c16eb1d68cbeee5d63fc", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_t< epilogue_policy_quant_op< tile_op_t_, quant_op_t_, gpu_arch::Xe >, tile_shape_, mem_desc_c_t_ >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html", [
      [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html", [
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html#a614931d2827b4ae1158eabd169a581e3", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html#a50f9499a11b889c780ba8763e7f0b568", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html#aa64ee9a303366128463064e608796d80", null ],
        [ "init", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html#a4e3bcf27bfd026fc5ea1ca7787b7f51c", null ],
        [ "operator=", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html#ac86e78181c0c01a6e7a4dbb369978ae7", null ],
        [ "quant_op_args", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html#a049b44acda09e557de374079b71b67d2", null ],
        [ "tile_op_args", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html#ae05026ff986b9f7f575cb525e00df63a", null ]
      ] ],
      [ "epilogue_policy", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html#a5df91bd29648f5680bb54e539e55f4e8", null ],
      [ "mem_desc_c_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html#acc57d76668af9047ec365b1057fe917b", null ],
      [ "quant_op_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html#aaa2d93d53d8429abbe6c8b7fe58e70ea", null ],
      [ "tile_op_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html#a3d1a676c5b8c8b94d134af49b89f9cde", null ],
      [ "tile_shape", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html#a6f73c8f4ed3124131c7a5a9156265bbe", null ],
      [ "update_method", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html#a291f837599c3819e1e038f2c771943c7", null ],
      [ "operator()", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html#a22423da2e6d5ba802500b651aa66ebdd", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_t< epilogue_policy_tile_op< tile_op_t_, gpu_arch::Xe >, tile_shape_, mem_desc_c_t_ >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html", [
      [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html", [
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html#a5068cfb961c2f96fd8b5262db0a172d7", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html#a268dac87e99c80610b2d1ba1b2277fd2", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html#a6531b2c6e4549858d1c4ae0bd54a5464", null ],
        [ "init", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html#a439526c3ed9db76eaeff4b8d0f22183d", null ],
        [ "operator=", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html#a218860c29020f511b1c0c720606a108b", null ],
        [ "tile_op_args", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html#a507c3d455bd0802368153965db2c5bce", null ]
      ] ],
      [ "epilogue_policy", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html#aa492047fa2b5bcd51d37f57c7ca14653", null ],
      [ "mem_desc_c_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html#a4a9d00b09516f7e572f00e4523fbafed", null ],
      [ "tile_op_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html#aa4bb28d21d3b9a30ea2dc12290f19739", null ],
      [ "tile_shape", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html#a6405c1aeb599402389d25b09fa98b68d", null ],
      [ "update_method", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html#a3b485a7df54c57d5a4f5db78cf7a7d9b", null ],
      [ "operator()", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html#ab5d934b545f5fe6879a597a7906ba0f0", null ]
    ] ]
];