# Adithya_RISC-V
Hai Guys....! . This repository contains RISC -V Single cycle CPU done by me in Makerchip website using TL-Verilog and System Verilog.
The file FULL CODE(SV) contains all the code for the Single cycle RISC-V CPU  in System Verilog.
The file FULL CODE(TV) contains all the code for the Single cycle RISC-V CPU  in TL Verilog.
The file VIZ contains Vizualizations Images.
The file WAVEFORMS contain waveforms of the Signals.
