<html><body><samp><pre>
<!@TC:1696726501>
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
#OS: Linux 
#Hostname: timothyjabez-MS-7D99

# Sun Oct  8 01:55:01 2023

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 10:12:46, @4755044</a>

@N: : <!@TM:1696726504> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 10:12:46, @4755044</a>

@N: : <!@TM:1696726504> | Running in 64-bit mode 
@N: : <!@TM:1696726504> | stack limit increased to max 
@N: : <!@TM:1696726504> | Can't find top module! 
Top entity isn't set yet!
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1696726504> | Using the VHDL 1993 Standard for file '/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.vhd'. 
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)


Process completed successfully.
# Sun Oct  8 01:55:02 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 10:12:46, @4755044</a>

@N: : <!@TM:1696726504> | Running in 64-bit mode 
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_add.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_add.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_counter.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_counter.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_dpram.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_spram.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_rom.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v:126:11:126:24:@N:CG334:@XP_MSG">pmi_distributed_shift_reg.v(126)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v:135:11:135:23:@N:CG333:@XP_MSG">pmi_distributed_shift_reg.v(135)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:3267:17:3267:30:@N:CG334:@XP_MSG">lscc_fifo.v(3267)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:3274:17:3274:29:@N:CG333:@XP_MSG">lscc_fifo.v(3274)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4907:25:4907:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4907)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4911:25:4911:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4911)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4942:29:4942:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4942)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4946:29:4946:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4946)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1059:25:1059:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1059)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1063:25:1063:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1063)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1094:29:1094:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1094)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1098:29:1098:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1098)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_true.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1876:29:1876:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1876)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1881:29:1881:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1881)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1912:33:1912:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1912)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1916:33:1916:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1916)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1949:29:1949:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1949)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1954:29:1954:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1954)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1984:33:1984:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1984)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1988:33:1988:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1988)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2504:29:2504:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2504)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2509:29:2509:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2509)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2540:33:2540:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2540)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2544:33:2544:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2544)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2577:29:2577:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2577)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2582:29:2582:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2582)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2613:33:2613:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2613)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2617:33:2617:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2617)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3104:29:3104:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3104)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3109:29:3109:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3109)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3140:33:3140:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3140)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3144:33:3144:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3144)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3177:29:3177:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3177)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3182:29:3182:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3182)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3213:33:3213:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3213)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3217:33:3217:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3217)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v:1481:25:1481:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1481)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v:1487:25:1487:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1487)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_rom.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_rom.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v:969:25:969:38:@N:CG334:@XP_MSG">lscc_rom.v(969)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v:975:25:975:37:@N:CG333:@XP_MSG">lscc_rom.v(975)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_sub.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_sub.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:3207:23:3207:35:@W:CG1337:@XP_MSG">MIPI_DPHY_1.v(3207)</a><!@TM:1696726504> | Net lmmi_rdata_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:3208:23:3208:41:@W:CG1337:@XP_MSG">MIPI_DPHY_1.v(3208)</a><!@TM:1696726504> | Net lmmi_rdata_valid_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:3209:23:3209:35:@W:CG1337:@XP_MSG">MIPI_DPHY_1.v(3209)</a><!@TM:1696726504> | Net lmmi_ready_o is not declared.</font>
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3539:50:3539:63:@N:CG347:@XP_MSG">DDR_MEM_1.v(3539)</a><!@TM:1696726504> | Read a parallel_case directive.
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:3227:23:3227:35:@W:CG1337:@XP_MSG">MIPI_DPHY_2.v(3227)</a><!@TM:1696726504> | Net lmmi_rdata_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:3228:23:3228:41:@W:CG1337:@XP_MSG">MIPI_DPHY_2.v(3228)</a><!@TM:1696726504> | Net lmmi_rdata_valid_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:3229:23:3229:35:@W:CG1337:@XP_MSG">MIPI_DPHY_2.v(3229)</a><!@TM:1696726504> | Net lmmi_ready_o is not declared.</font>
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v" (library work)
@N: : <!@TM:1696726504> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Process completed successfully.
# Sun Oct  8 01:55:02 2023

###########################################################]
###########################################################[
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_add.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_add.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_counter.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_counter.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_dpram.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_spram.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_rom.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v:126:11:126:24:@N:CG334:@XP_MSG">pmi_distributed_shift_reg.v(126)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v:135:11:135:23:@N:CG333:@XP_MSG">pmi_distributed_shift_reg.v(135)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:3267:17:3267:30:@N:CG334:@XP_MSG">lscc_fifo.v(3267)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:3274:17:3274:29:@N:CG333:@XP_MSG">lscc_fifo.v(3274)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4907:25:4907:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4907)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4911:25:4911:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4911)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4942:29:4942:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4942)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v:4946:29:4946:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4946)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1059:25:1059:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1059)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1063:25:1063:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1063)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1094:29:1094:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1094)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v:1098:29:1098:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1098)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_true.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1876:29:1876:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1876)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1881:29:1881:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1881)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1912:33:1912:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1912)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1916:33:1916:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1916)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1949:29:1949:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1949)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1954:29:1954:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1954)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1984:33:1984:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1984)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:1988:33:1988:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1988)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2504:29:2504:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2504)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2509:29:2509:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2509)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2540:33:2540:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2540)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2544:33:2544:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2544)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2577:29:2577:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2577)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2582:29:2582:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2582)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2613:33:2613:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2613)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:2617:33:2617:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2617)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3104:29:3104:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3104)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3109:29:3109:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3109)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3140:33:3140:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3140)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3144:33:3144:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3144)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3177:29:3177:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3177)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3182:29:3182:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3182)</a><!@TM:1696726504> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3213:33:3213:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3213)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v:3217:33:3217:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3217)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v:1481:25:1481:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1481)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v:1487:25:1487:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1487)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_rom.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_rom.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v:969:25:969:38:@N:CG334:@XP_MSG">lscc_rom.v(969)</a><!@TM:1696726504> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v:975:25:975:37:@N:CG333:@XP_MSG">lscc_rom.v(975)</a><!@TM:1696726504> | Read directive translate_on.
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_sub.v" (library work)
@I:"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_sub.v":"/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:3207:23:3207:35:@W:CG1337:@XP_MSG">MIPI_DPHY_1.v(3207)</a><!@TM:1696726504> | Net lmmi_rdata_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:3208:23:3208:41:@W:CG1337:@XP_MSG">MIPI_DPHY_1.v(3208)</a><!@TM:1696726504> | Net lmmi_rdata_valid_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:3209:23:3209:35:@W:CG1337:@XP_MSG">MIPI_DPHY_1.v(3209)</a><!@TM:1696726504> | Net lmmi_ready_o is not declared.</font>
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3539:50:3539:63:@N:CG347:@XP_MSG">DDR_MEM_1.v(3539)</a><!@TM:1696726504> | Read a parallel_case directive.
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:3227:23:3227:35:@W:CG1337:@XP_MSG">MIPI_DPHY_2.v(3227)</a><!@TM:1696726504> | Net lmmi_rdata_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:3228:23:3228:41:@W:CG1337:@XP_MSG">MIPI_DPHY_2.v(3228)</a><!@TM:1696726504> | Net lmmi_rdata_valid_o is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:3229:23:3229:35:@W:CG1337:@XP_MSG">MIPI_DPHY_2.v(3229)</a><!@TM:1696726504> | Net lmmi_ready_o is not declared.</font>
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v" (library work)
@I::"/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v" (library work)
@N: : <!@TM:1696726504> | stack limit increased to max 
Verilog syntax check successful!
File /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:3574:7:3574:14:@N:CG364:@XP_MSG">lifcl.v(3574)</a><!@TM:1696726504> | Synthesizing module ECLKDIV in library work.
Running optimization stage 1 on ECLKDIV .......
Finished optimization stage 1 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 170MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:3593:7:3593:15:@N:CG364:@XP_MSG">lifcl.v(3593)</a><!@TM:1696726504> | Synthesizing module ECLKSYNC in library work.
Running optimization stage 1 on ECLKSYNC .......
Finished optimization stage 1 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 170MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1239:7:1239:31:@N:CG364:@XP_MSG">DDR_MEM_1.v(1239)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1_ipgen_mem_sync in library work.
Running optimization stage 1 on DDR_MEM_1_ipgen_mem_sync .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@W:CL177:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726504> | Sharing sequential element ddr_rst_d1 and merging dll_rst. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1518:7:1518:13:@N:CG364:@XP_MSG">lifcl.v(1518)</a><!@TM:1696726504> | Synthesizing module DDRDLL in library work.
Running optimization stage 1 on DDRDLL .......
Finished optimization stage 1 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1575:7:1575:35:@N:CG364:@XP_MSG">DDR_MEM_1.v(1575)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1_ipgen_common_logic in library work.

	GEARING=32'b00000000000000000000000000000010
	GEARING_STR=8'b00110010
   Generated name = DDR_MEM_1_ipgen_common_logic_2s_2
Running optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2996:7:2996:35:@N:CG364:@XP_MSG">DDR_MEM_1.v(2996)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1_ipgen_lscc_ddr_mem in library work.

	INTERFACE_TYPE=32'b01000100010001000101001000110011
	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	BUS_WIDTH=32'b00000000000000000000000000010000
	CLK_FREQ=32'b00000000000000000000000110010000
	GEARING=32'b00000000000000000000000000000010
	DATA_MASK_ENABLE=32'b00000000000000000000000000000001
	CLK_ADDR_CMD_ENABLE=32'b00000000000000000000000000000001
	DYN_MARGIN_ENABLE=32'b00000000000000000000000000000000
	NUM_DDRCLK=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000001110
	NUM_CS=32'b00000000000000000000000000000001
	NUM_CKE=32'b00000000000000000000000000000001
	NUM_ODT=32'b00000000000000000000000000000001
	BA_WIDTH=32'b00000000000000000000000000000011
	NUM_DQS_GROUP=32'b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8'b00110000
	DQS_RD_DEL_VALUE_INT=32'b00000000000000000000000000000000
	DQS_RD_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8'b00110000
	DQS_WR_DEL_VALUE_INT=32'b00000000000000000000000000000000
	DQS_WR_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	CKE_WIDTH=32'b00000000000000000000000000000001
	ODT_WIDTH=32'b00000000000000000000000000000001
	PLL_EN=32'b00000000000000000000000000000000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110100001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000000
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	PLL_IO_TYPE=32'b01010011010011000101011001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110100
	DIVOP_ACTUAL_STR=8'b00110011
	DIVOS_ACTUAL_STR=16'b0011000100110101
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100010011000000110000
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110011
	DELB=16'b0011000100110101
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110001001100010011000000110000
	CSET=16'b0011100001010000
	CRIPPLE=16'b0011000101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000100110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	X4_WIDTH=32'b00000000000000000000000000000010
	LDN_START=4'b0100
	LDN_END=4'b1100
	MV_START=4'b0111
	MV_END=4'b1001
	D_IDLE=2'b00
	D_ACT=2'b01
	D_DONE=2'b10
   Generated name = DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:3190:7:3190:13:@N:CG364:@XP_MSG">lifcl.v(3190)</a><!@TM:1696726504> | Synthesizing module DQSBUF in library work.
Running optimization stage 1 on DQSBUF .......
Finished optimization stage 1 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1752:7:1752:37:@N:CG364:@XP_MSG">DDR_MEM_1.v(1752)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1_ipgen_dq_dqs_dm_unit in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	INTERFACE_TYPE=32'b01000100010001000101001000110011
	DATA_MASK_ENABLE=32'b00000000000000000000000000000001
	BUS_WIDTH=32'b00000000000000000000000000010000
	GEARING=32'b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8'b00110000
	DQS_RD_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8'b00110000
	DQS_WR_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	MODX_VALUE=48'b010011010100010001000100010100100101100000110010
	DEL_MODE=112'b0100010001010001010100110101111101000001010011000100100101000111010011100100010101000100010111110101100000110010
   Generated name = DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1001:7:1001:9:@N:CG364:@XP_MSG">lifcl.v(1001)</a><!@TM:1696726504> | Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:5902:7:5902:16:@N:CG364:@XP_MSG">lifcl.v(5902)</a><!@TM:1696726504> | Synthesizing module ODDRX2DQS in library work.
Running optimization stage 1 on ODDRX2DQS .......
Finished optimization stage 1 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:11112:7:11112:14:@N:CG364:@XP_MSG">lifcl.v(11112)</a><!@TM:1696726504> | Synthesizing module TSHX2DQ in library work.
Running optimization stage 1 on TSHX2DQ .......
Finished optimization stage 1 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:11101:7:11101:15:@N:CG364:@XP_MSG">lifcl.v(11101)</a><!@TM:1696726504> | Synthesizing module TSHX2DQS in library work.
Running optimization stage 1 on TSHX2DQS .......
Finished optimization stage 1 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1553:7:1553:13:@N:CG364:@XP_MSG">lifcl.v(1553)</a><!@TM:1696726504> | Synthesizing module DELAYB in library work.
Running optimization stage 1 on DELAYB .......
Finished optimization stage 1 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:4051:7:4051:15:@N:CG364:@XP_MSG">lifcl.v(4051)</a><!@TM:1696726504> | Synthesizing module IDDRX2DQ in library work.
Running optimization stage 1 on IDDRX2DQ .......
Finished optimization stage 1 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:5915:7:5915:15:@N:CG364:@XP_MSG">lifcl.v(5915)</a><!@TM:1696726504> | Synthesizing module ODDRX2DQ in library work.
Running optimization stage 1 on ODDRX2DQ .......
Finished optimization stage 1 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1821:34:1821:42:@W:CG360:@XP_MSG">DDR_MEM_1.v(1821)</a><!@TM:1696726504> | Removing wire data_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1825:9:1825:15:@W:CG360:@XP_MSG">DDR_MEM_1.v(1825)</a><!@TM:1696726504> | Removing wire dm_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1826:9:1826:14:@W:CG360:@XP_MSG">DDR_MEM_1.v(1826)</a><!@TM:1696726504> | Removing wire dqs_w, as there is no assignment to it.</font>
Running optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2815:7:2815:35:@N:CG364:@XP_MSG">DDR_MEM_1.v(2815)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1_ipgen_moshx2_4_csn in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	GEARING=32'b00000000000000000000000000000010
	NUM_CS=32'b00000000000000000000000000000001
	DEL_MODE=88'b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:6193:7:6193:12:@N:CG364:@XP_MSG">lifcl.v(6193)</a><!@TM:1696726504> | Synthesizing module OSHX2 in library work.
Running optimization stage 1 on OSHX2 .......
Finished optimization stage 1 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:769:7:769:48:@N:CG364:@XP_MSG">DDR_MEM_1.v(769)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	ADDR_WIDTH=32'b00000000000000000000000000001110
	GEARING=32'b00000000000000000000000000000010
	X4_WIDTH=32'b00000000000000000000000000000010
	BA_WIDTH=32'b00000000000000000000000000000011
	NUM_ODT=32'b00000000000000000000000000000001
	NUM_CKE=32'b00000000000000000000000000000001
	OUTMODE_VALUE=88'b0100111101000100010001000101001001011000001100010101111101010011010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:5893:7:5893:13:@N:CG364:@XP_MSG">lifcl.v(5893)</a><!@TM:1696726504> | Synthesizing module ODDRX1 in library work.
Running optimization stage 1 on ODDRX1 .......
Finished optimization stage 1 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:806:30:806:41:@W:CG360:@XP_MSG">DDR_MEM_1.v(806)</a><!@TM:1696726504> | Removing wire dout_addr_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:807:28:807:37:@W:CG360:@XP_MSG">DDR_MEM_1.v(807)</a><!@TM:1696726504> | Removing wire dout_ba_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:808:9:808:20:@W:CG360:@XP_MSG">DDR_MEM_1.v(808)</a><!@TM:1696726504> | Removing wire dout_casn_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:809:9:809:20:@W:CG360:@XP_MSG">DDR_MEM_1.v(809)</a><!@TM:1696726504> | Removing wire dout_rasn_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:810:9:810:19:@W:CG360:@XP_MSG">DDR_MEM_1.v(810)</a><!@TM:1696726504> | Removing wire dout_wen_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:811:27:811:37:@W:CG360:@XP_MSG">DDR_MEM_1.v(811)</a><!@TM:1696726504> | Removing wire dout_odt_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:812:27:812:37:@W:CG360:@XP_MSG">DDR_MEM_1.v(812)</a><!@TM:1696726504> | Removing wire dout_cke_w, as there is no assignment to it.</font>
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:636:7:636:34:@N:CG364:@XP_MSG">DDR_MEM_1.v(636)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_ck in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	NUM_DDRCLK=32'b00000000000000000000000000000001
	GEARING=32'b00000000000000000000000000000010
	DEL_MODE=88'b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:5928:7:5928:13:@N:CG364:@XP_MSG">lifcl.v(5928)</a><!@TM:1696726504> | Synthesizing module ODDRX2 in library work.
Running optimization stage 1 on ODDRX2 .......
Finished optimization stage 1 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3124:11:3124:21:@W:CG360:@XP_MSG">DDR_MEM_1.v(3124)</a><!@TM:1696726504> | Removing wire pll_lock_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3147:17:3147:21:@W:CG360:@XP_MSG">DDR_MEM_1.v(3147)</a><!@TM:1696726504> | Removing wire ca_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3375:17:3375:28:@W:CG360:@XP_MSG">DDR_MEM_1.v(3375)</a><!@TM:1696726504> | Removing wire dqwl_dqs2_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3376:17:3376:28:@W:CG360:@XP_MSG">DDR_MEM_1.v(3376)</a><!@TM:1696726504> | Removing wire dqwl_dqs3_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3377:17:3377:28:@W:CG360:@XP_MSG">DDR_MEM_1.v(3377)</a><!@TM:1696726504> | Removing wire dqwl_dqs4_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3378:17:3378:28:@W:CG360:@XP_MSG">DDR_MEM_1.v(3378)</a><!@TM:1696726504> | Removing wire dqwl_dqs5_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3379:17:3379:28:@W:CG360:@XP_MSG">DDR_MEM_1.v(3379)</a><!@TM:1696726504> | Removing wire dqwl_dqs6_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3380:17:3380:28:@W:CG360:@XP_MSG">DDR_MEM_1.v(3380)</a><!@TM:1696726504> | Removing wire dqwl_dqs7_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@W:CG360:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726504> | Removing wire dqwl_dqs8_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3498:34:3498:47:@W:CG360:@XP_MSG">DDR_MEM_1.v(3498)</a><!@TM:1696726504> | Removing wire data_dqs2_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3499:34:3499:47:@W:CG360:@XP_MSG">DDR_MEM_1.v(3499)</a><!@TM:1696726504> | Removing wire data_dqs3_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3500:34:3500:47:@W:CG360:@XP_MSG">DDR_MEM_1.v(3500)</a><!@TM:1696726504> | Removing wire data_dqs4_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3501:34:3501:47:@W:CG360:@XP_MSG">DDR_MEM_1.v(3501)</a><!@TM:1696726504> | Removing wire data_dqs5_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3502:34:3502:47:@W:CG360:@XP_MSG">DDR_MEM_1.v(3502)</a><!@TM:1696726504> | Removing wire data_dqs6_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3503:34:3503:47:@W:CG360:@XP_MSG">DDR_MEM_1.v(3503)</a><!@TM:1696726504> | Removing wire data_dqs7_o_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3504:34:3504:47:@W:CG360:@XP_MSG">DDR_MEM_1.v(3504)</a><!@TM:1696726504> | Removing wire data_dqs8_o_w, as there is no assignment to it.</font>
Running optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3124:11:3124:21:@W:CL318:@XP_MSG">DDR_MEM_1.v(3124)</a><!@TM:1696726504> | *Output pll_lock_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3147:17:3147:21:@W:CL318:@XP_MSG">DDR_MEM_1.v(3147)</a><!@TM:1696726504> | *Output ca_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3375:17:3375:28:@W:CL318:@XP_MSG">DDR_MEM_1.v(3375)</a><!@TM:1696726504> | *Output dqwl_dqs2_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3376:17:3376:28:@W:CL318:@XP_MSG">DDR_MEM_1.v(3376)</a><!@TM:1696726504> | *Output dqwl_dqs3_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3377:17:3377:28:@W:CL318:@XP_MSG">DDR_MEM_1.v(3377)</a><!@TM:1696726504> | *Output dqwl_dqs4_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3378:17:3378:28:@W:CL318:@XP_MSG">DDR_MEM_1.v(3378)</a><!@TM:1696726504> | *Output dqwl_dqs5_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3379:17:3379:28:@W:CL318:@XP_MSG">DDR_MEM_1.v(3379)</a><!@TM:1696726504> | *Output dqwl_dqs6_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3380:17:3380:28:@W:CL318:@XP_MSG">DDR_MEM_1.v(3380)</a><!@TM:1696726504> | *Output dqwl_dqs7_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@W:CL318:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726504> | *Output dqwl_dqs8_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:CL190:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726504> | Optimizing register bit init_dir_r to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:CL169:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726504> | Pruning unused register init_dir_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:11:7:11:16:@N:CG364:@XP_MSG">DDR_MEM_1.v(11)</a><!@TM:1696726504> | Synthesizing module DDR_MEM_1 in library work.
Running optimization stage 1 on DDR_MEM_1 .......
Finished optimization stage 1 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5306:7:5306:39:@N:CG364:@XP_MSG">MIPI_DPHY_1.v(5306)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40'b0100110001001001010001100100001101001100
	INT_TYPE=16'b0101001001011000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88'b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32'b00000000000000000000000000001000
	NUM_LANE=32'b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32'b00000000000000000000000000011000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64'b0100010101011000010101000100010101010010010011100100000101001100
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	REF_CLOCK_FROM_IO_PIN=32'b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72'b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32'b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32'b00000000000000000000000000000101
	LDW=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
	LP_RX_DW=32'b00000000000000000000000000000100
	LP_TX_DW=32'b00000000000000000000000000000001
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:657:7:657:45:@N:CG364:@XP_MSG">MIPI_DPHY_1.v(657)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx in library work.

	NUM_LANE=32'b00000000000000000000000000000100
	GEAR=32'b00000000000000000000000000001000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	REF_CLOCK_FREQ=32'b00000000000000000000000000011000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	DPHY_TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	DPHY_CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	DPHY_GEAR=32'b00110000011000100011000000110000
	DPHY_DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:269:7:269:43:@N:CG364:@XP_MSG">MIPI_DPHY_1.v(269)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_1_ipgen_lscc_clock_divider in library work.

	TGT_FREQ_IN=32'b00000000000000000000000000011000
	DIVIDER=32'b00000000000000000000000000000010
   Generated name = MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:2615:7:2615:11:@N:CG364:@XP_MSG">lifcl.v(2615)</a><!@TM:1696726504> | Synthesizing module DPHY in library work.

	GSR=56'b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80'b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	CN=56'b00110000011000100011000000110000001100000011000000110000
	CO=40'b0011000001100010001100000011000000110000
	CONT_CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64'b0100001101010011010010010011001001011111010000010101000001010000
	EN_CIL=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48'b010011000100000101001110010001010101111100110000
	LOCK_BYP=128'b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=40'b0101001101001100010000010101011001000101
	PLLCLKBYPASS=64'b0100001001011001010100000100000101010011010100110100010101000100
	RSEL=32'b00110000011000100011000000110000
	RXCDRP=32'b00110000011000100011000000110001
	RXDATAWIDTHHS=32'b00110000011000100011000000110000
	RXLPRP=40'b0011000001100010001100000011000000110001
	TEST_ENBL=64'b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48'b001100000110001000110000001100000011000000110000
	TXDATAWIDTHHS=32'b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32'b00110000011000100011000000110000
	U_PRG_HS_TRAIL=64'b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_HS_ZERO=64'b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000100110001
	UC_PRG_HS_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56'b00110000011000100011000000110000001100000011000000110000
	UC_PRG_HS_ZERO=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	UC_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000100110000
   Generated name = DPHY_Z6_layer0
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:2615:7:2615:11:@W:CG146:@XP_MSG">lifcl.v(2615)</a><!@TM:1696726504> | Creating black box for empty module DPHY_Z6_layer0</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:705:16:705:29:@W:CG360:@XP_MSG">MIPI_DPHY_1.v(705)</a><!@TM:1696726504> | Removing wire lp_rx_clk_p_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:706:16:706:29:@W:CG360:@XP_MSG">MIPI_DPHY_1.v(706)</a><!@TM:1696726504> | Removing wire lp_rx_clk_n_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:735:15:735:26:@W:CG360:@XP_MSG">MIPI_DPHY_1.v(735)</a><!@TM:1696726504> | Removing wire lp_data_p_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:736:15:736:26:@W:CG360:@XP_MSG">MIPI_DPHY_1.v(736)</a><!@TM:1696726504> | Removing wire lp_data_n_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:742:9:742:22:@W:CG360:@XP_MSG">MIPI_DPHY_1.v(742)</a><!@TM:1696726504> | Removing wire clk_lp_ctrl_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:744:9:744:16:@W:CG360:@XP_MSG">MIPI_DPHY_1.v(744)</a><!@TM:1696726504> | Removing wire cd_d0_p, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:745:9:745:16:@W:CG360:@XP_MSG">MIPI_DPHY_1.v(745)</a><!@TM:1696726504> | Removing wire cd_d0_n, as there is no assignment to it.</font>
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:705:16:705:29:@W:CL318:@XP_MSG">MIPI_DPHY_1.v(705)</a><!@TM:1696726504> | *Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:706:16:706:29:@W:CL318:@XP_MSG">MIPI_DPHY_1.v(706)</a><!@TM:1696726504> | *Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:11:7:11:18:@N:CG364:@XP_MSG">MIPI_DPHY_1.v(11)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_1 in library work.
Running optimization stage 1 on MIPI_DPHY_1 .......
Finished optimization stage 1 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5326:7:5326:39:@N:CG364:@XP_MSG">MIPI_DPHY_2.v(5326)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40'b0100110001001001010001100100001101001100
	INT_TYPE=16'b0101010001011000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88'b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32'b00000000000000000000000000001000
	NUM_LANE=32'b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32'b00000000000000000000000000011000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64'b0100100101001110010101000100010101010010010011100100000101001100
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=88'b0100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	REF_CLOCK_FROM_IO_PIN=32'b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72'b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32'b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32'b00000000000000000000000000000101
	LDW=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
	LP_RX_DW=32'b00000000000000000000000000000001
	LP_TX_DW=32'b00000000000000000000000000000100
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1635:7:1635:45:@N:CG364:@XP_MSG">MIPI_DPHY_2.v(1635)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx in library work.

	NUM_LANE=32'b00000000000000000000000000000100
	GEAR=32'b00000000000000000000000000001000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_CIL_BYPASS=96'b000000000100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	CIL_DATA_PREPARE=16'b0011000000110001
	CIL_DATA_TRAIL=48'b001100000011000000110000001100000011000000110001
	CIL_DATA_ZERO=48'b001100000011000000110000001100000011000000110001
	CIL_CLK_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	CIL_CLK_TRAIL=40'b0011000000110000001100000011000000110001
	CIL_CLK_ZERO=56'b00110000001100000011000000110000001100000011000000110001
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	TX_FREQ_TGT=32'b00000000000000000000000000000000
	REF_CLOCK_FREQ=32'b00000000000000000000000000011000
	PLL_MODE=64'b0100100101001110010101000100010101010010010011100100000101001100
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	DATA_WIDTH=32'b00000000000000000000000000100000
	LDW=32'b00000000000000000000000000000100
	LOW=32'b00000000000000000000000000000101
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	EMPTY=32'b00000000000000000000000000011000
	DPHY_NUM_LANE=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	DPHY_CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_DSI_CSI=64'b0000000001000100010100110100100101011111010000010101000001010000
	DPHY_DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_GEAR=32'b00110000011000100011000000110000
	DPHY_HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_PLL=80'b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	DPHY_CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	DPHY_CN=40'b0011000100110001001100010011000100110001
	DPHY_CO=24'b001100000011000100110000
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:289:7:289:43:@N:CG364:@XP_MSG">MIPI_DPHY_2.v(289)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_2_ipgen_lscc_clock_divider in library work.

	TGT_FREQ_IN=32'b00000000000000000000000000011000
	DIVIDER=32'b00000000000000000000000000000010
   Generated name = MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s .......
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:2615:7:2615:11:@N:CG364:@XP_MSG">lifcl.v(2615)</a><!@TM:1696726504> | Synthesizing module DPHY in library work.

	GSR=56'b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80'b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80'b00110000011000100011000100110001001100000011000100110000001100010011000000110001
	CN=56'b00110000011000100011000100110001001100010011000100110001
	CO=40'b0011000001100010001100000011000100110000
	CONT_CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64'b0000000001000100010100110100100101011111010000010101000001010000
	EN_CIL=96'b000000000100001101001001010011000101111101000101010011100100000101000010010011000100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48'b010011000100000101001110010001010101111100110000
	LOCK_BYP=128'b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=48'b010011010100000101010011010101000100010101010010
	PLLCLKBYPASS=80'b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	RSEL=32'b00110000011000100011000000110001
	RXCDRP=32'b00110000011000100011000000110000
	RXDATAWIDTHHS=32'b00110000011000100011000000110001
	RXLPRP=40'b0011000001100010001100000011000000110000
	TEST_ENBL=64'b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48'b001100000110001000110001001100000011000000110001
	TXDATAWIDTHHS=32'b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32'b00110000011000100011000000110001
	U_PRG_HS_TRAIL=64'b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_HS_ZERO=64'b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
	UC_PRG_HS_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56'b00110000011000100011000000110000001100000011000000110001
	UC_PRG_HS_ZERO=72'b001100000110001000110000001100000011000000110000001100000011000000110001
	UC_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
   Generated name = DPHY_Z9_layer0
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:2615:7:2615:11:@W:CG146:@XP_MSG">lifcl.v(2615)</a><!@TM:1696726504> | Creating black box for empty module DPHY_Z9_layer0</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1796:16:1796:30:@W:CG360:@XP_MSG">MIPI_DPHY_2.v(1796)</a><!@TM:1696726504> | Removing wire lp_rx_data_p_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1797:16:1797:30:@W:CG360:@XP_MSG">MIPI_DPHY_2.v(1797)</a><!@TM:1696726504> | Removing wire lp_rx_data_n_o, as there is no assignment to it.</font>
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1796:16:1796:30:@W:CL318:@XP_MSG">MIPI_DPHY_2.v(1796)</a><!@TM:1696726504> | *Output lp_rx_data_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1797:16:1797:30:@W:CL318:@XP_MSG">MIPI_DPHY_2.v(1797)</a><!@TM:1696726504> | *Output lp_rx_data_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5508:35:5508:50:@W:CG360:@XP_MSG">MIPI_DPHY_2.v(5508)</a><!@TM:1696726504> | Removing wire hs_rx_data_en_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5520:16:5520:29:@W:CG360:@XP_MSG">MIPI_DPHY_2.v(5520)</a><!@TM:1696726504> | Removing wire lp_rx_clk_p_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5521:16:5521:29:@W:CG360:@XP_MSG">MIPI_DPHY_2.v(5521)</a><!@TM:1696726504> | Removing wire lp_rx_clk_n_o, as there is no assignment to it.</font>
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5508:35:5508:50:@W:CL318:@XP_MSG">MIPI_DPHY_2.v(5508)</a><!@TM:1696726504> | *Output hs_rx_data_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5520:16:5520:29:@W:CL318:@XP_MSG">MIPI_DPHY_2.v(5520)</a><!@TM:1696726504> | *Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5521:16:5521:29:@W:CL318:@XP_MSG">MIPI_DPHY_2.v(5521)</a><!@TM:1696726504> | *Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:11:7:11:18:@N:CG364:@XP_MSG">MIPI_DPHY_2.v(11)</a><!@TM:1696726504> | Synthesizing module MIPI_DPHY_2 in library work.
Running optimization stage 1 on MIPI_DPHY_2 .......
Finished optimization stage 1 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 174MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 175MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 175MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 175MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 175MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 175MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 177MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_soft_fifo_Z12_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_soft_fifo_Z16_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 178MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v:11:7:11:17:@N:CG364:@XP_MSG">I2C_DPHY_1.v(11)</a><!@TM:1696726504> | Synthesizing module I2C_DPHY_1 in library work.
Running optimization stage 1 on I2C_DPHY_1 .......
Finished optimization stage 1 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v:11:7:11:17:@N:CG364:@XP_MSG">I2C_DPHY_2.v(11)</a><!@TM:1696726504> | Synthesizing module I2C_DPHY_2 in library work.
Running optimization stage 1 on I2C_DPHY_2 .......
Finished optimization stage 1 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:163:7:163:27:@N:CG364:@XP_MSG">PLL_1.v(163)</a><!@TM:1696726504> | Synthesizing module PLL_1_ipgen_lscc_pll in library work.

	FVCO=88'b0011000100110100001100000011011000101110001100100011010100110000001100000011000000110000
	CLKI_FREQ=80'b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110100001101100011100000101110001101110011010100110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001101010011011000101110001100100011010100110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000001
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000000
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000001
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=48'b010000110100110001001011010011110101001100110010
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00111000
	DIVOS_ACTUAL_STR=8'b00110010
	DIVOS2_ACTUAL_STR=8'b00111000
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00111000
	DELB=8'b00110010
	DELC=8'b00111000
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100000011000000110001
	CSET=16'b0011100001010000
	CRIPPLE=16'b0011000101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110000001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110000001100010011000000110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	MAX_STRING_LENGTH=32'b00000000000000000000000000010000
	CONVWIDTH=32'b00000000000000000000000000100000
	SEL_FBK=56'b01000110010000100100101101000011010011000100101100110010
	CLKMUX_FB=88'b0100001101001101010101010101100001011111010000110100110001001011010011110101001100110010
	SEL_OUTA=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTB=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTC=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTD=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTE=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTF=64'b0100010001001001010100110100000101000010010011000100010101000100
	REF_INTEGER_MODE=56'b01000101010011100100000101000010010011000100010101000100
	FBK_INTEGER_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	SSC_EN_SSC=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_SDM=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_ORDER=80'b01010011010001000100110101011111010011110101001001000100010001010101001000110001
	SSC_DITHER=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_N_CODE=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_F_CODE=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PI_BYPASS=96'b010011100100111101010100010111110100001001011001010100000100000101010011010100110100010101000100
	SSC_SQUARE_MODE=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_CENTER_IN=120'b000000000000000001000100010011110101011101001110010111110101010001010010010010010100000101001110010001110100110001000101
	SSC_TBASE=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL=40'b0011000001100010001100000011000000110000
	ENCLK_CLKOP=64'b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS=64'b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS2=64'b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS3=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS4=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS5=64'b0100010001001001010100110100000101000010010011000100010101000100
	DYN_SOURCE=56'b00000000010100110101010001000001010101000100100101000011
	PLLRESET_ENA=64'b0000000001000101010011100100000101000010010011000100010101000100
	PLLPDN_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLLPD_N=32'b01010101010100110100010101000100
	LEGACY_ATT=64'b0100010001001001010100110100000101000010010011000100010101000100
	LDT_LOCK_SEL=40'b0101010101000110010100100100010101010001
	TRIMOP_BYPASS_N=64'b0100001001011001010100000100000101010011010100110100010101000100
	TRIMOS_BYPASS_N=64'b0100001001011001010100000100000101010011010100110100010101000100
	FBK_MMD_DIG=8'b00110001
	REF_MMD_DIG=8'b00110001
	REF_MASK=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MASK=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MMD_PULS_CTL=48'b001100000110001000110000001100000011000000110000
	FBK_CUR_BLE=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_PI_RC=48'b001100000110001000110001001100010011000000110000
	FBK_PR_CC=48'b001100000110001000110000001100000011000000110000
	FBK_PR_IC=48'b001100000110001000110001001100000011000000110000
	REF_MMD_PULS_CTL=48'b001100000110001000110000001100000011000000110000
	DIVA=8'b00111000
	DIVB=8'b00110010
	DIVC=8'b00111000
	DIVD=8'b00110111
	DIVE=8'b00110111
	DIVF=8'b00110111
	V2I_PP_ICTRL=56'b00110000011000100011000100110001001100010011000100110001
	IPI_CMPN=48'b001100000110001000110000001100000011000100110001
	FBK_CLK_DIV_O=32'b00000000000000000000000000001000
	DIV_DEL=72'b001100000110001000110000001100000011000000110001001100000011000000110000
   Generated name = PLL_1_ipgen_lscc_pll_Z26_layer0
<font color=#A52A2A>@W:<a href="@W:CG1273:@XP_HELP">CG1273</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:649:29:649:35:@W:CG1273:@XP_MSG">PLL_1.v(649)</a><!@TM:1696726504> | An input port (port clki_i) is the target of an assignment - please check if this is intentional</font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:CG168:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726504> | Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:10022:7:10022:10:@N:CG364:@XP_MSG">lifcl.v(10022)</a><!@TM:1696726504> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:289:16:289:25:@W:CG360:@XP_MSG">PLL_1.v(289)</a><!@TM:1696726504> | Removing wire refdetlos, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:308:16:308:28:@W:CG360:@XP_MSG">PLL_1.v(308)</a><!@TM:1696726504> | Removing wire apb_pready_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:309:16:309:29:@W:CG360:@XP_MSG">PLL_1.v(309)</a><!@TM:1696726504> | Removing wire apb_pslverr_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:310:22:310:34:@W:CG360:@XP_MSG">PLL_1.v(310)</a><!@TM:1696726504> | Removing wire apb_prdata_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:629:9:629:27:@W:CG360:@XP_MSG">PLL_1.v(629)</a><!@TM:1696726504> | Removing wire apb_lmmi_request_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:630:15:630:32:@W:CG360:@XP_MSG">PLL_1.v(630)</a><!@TM:1696726504> | Removing wire apb_lmmi_offset_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:631:15:631:31:@W:CG360:@XP_MSG">PLL_1.v(631)</a><!@TM:1696726504> | Removing wire apb_lmmi_wdata_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:632:15:632:31:@W:CG360:@XP_MSG">PLL_1.v(632)</a><!@TM:1696726504> | Removing wire apb_lmmi_rdata_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:633:9:633:26:@W:CG360:@XP_MSG">PLL_1.v(633)</a><!@TM:1696726504> | Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.</font>
Running optimization stage 1 on PLL_1_ipgen_lscc_pll_Z26_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:289:16:289:25:@W:CL318:@XP_MSG">PLL_1.v(289)</a><!@TM:1696726504> | *Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:308:16:308:28:@W:CL318:@XP_MSG">PLL_1.v(308)</a><!@TM:1696726504> | *Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:309:16:309:29:@W:CL318:@XP_MSG">PLL_1.v(309)</a><!@TM:1696726504> | *Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:310:22:310:34:@W:CL318:@XP_MSG">PLL_1.v(310)</a><!@TM:1696726504> | *Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on PLL_1_ipgen_lscc_pll_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:11:7:11:12:@N:CG364:@XP_MSG">PLL_1.v(11)</a><!@TM:1696726504> | Synthesizing module PLL_1 in library work.
Running optimization stage 1 on PLL_1 .......
Finished optimization stage 1 on PLL_1 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:1:7:1:11:@N:CG364:@XP_MSG">main.v(1)</a><!@TM:1696726504> | Synthesizing module main in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:30:5:30:21:@W:CG360:@XP_MSG">main.v(30)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_eclk_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:31:5:31:25:@W:CG360:@XP_MSG">main.v(31)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_sync_clk_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:32:5:32:25:@W:CG360:@XP_MSG">main.v(32)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_sync_rst_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:33:5:33:25:@W:CG360:@XP_MSG">main.v(33)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_pll_lock_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:34:5:34:27:@W:CG360:@XP_MSG">main.v(34)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_pll_refclk_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:35:5:35:26:@W:CG360:@XP_MSG">main.v(35)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_pll_rst_n_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:36:5:36:25:@W:CG360:@XP_MSG">main.v(36)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_pll_lock_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:38:5:38:28:@W:CG360:@XP_MSG">main.v(38)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_sync_update_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:39:11:39:37:@W:CG360:@XP_MSG">main.v(39)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_rd_clksel_dqs0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:40:11:40:37:@W:CG360:@XP_MSG">main.v(40)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_rd_clksel_dqs1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:41:11:41:30:@W:CG360:@XP_MSG">main.v(41)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_rd_dqs0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:42:11:42:30:@W:CG360:@XP_MSG">main.v(42)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_rd_dqs1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:43:5:43:23:@W:CG360:@XP_MSG">main.v(43)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_selclk_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:44:5:44:22:@W:CG360:@XP_MSG">main.v(44)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_pause_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:45:11:45:33:@W:CG360:@XP_MSG">main.v(45)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_dq_outen_n_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:46:12:46:33:@W:CG360:@XP_MSG">main.v(46)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_data_dqs0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:47:12:47:33:@W:CG360:@XP_MSG">main.v(47)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_data_dqs1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:58:11:58:39:@W:CG360:@XP_MSG">main.v(58)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_dqs_outen_n_dqs0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:59:11:59:39:@W:CG360:@XP_MSG">main.v(59)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_dqs_outen_n_dqs1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:60:11:60:27:@W:CG360:@XP_MSG">main.v(60)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_dqs0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:61:11:61:27:@W:CG360:@XP_MSG">main.v(61)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_dqs1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:62:11:62:31:@W:CG360:@XP_MSG">main.v(62)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_csn_din0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:63:11:63:31:@W:CG360:@XP_MSG">main.v(63)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_csn_din1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:64:12:64:33:@W:CG360:@XP_MSG">main.v(64)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_addr_din0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:65:12:65:33:@W:CG360:@XP_MSG">main.v(65)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_addr_din1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:66:11:66:30:@W:CG360:@XP_MSG">main.v(66)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_ba_din0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:67:11:67:30:@W:CG360:@XP_MSG">main.v(67)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_ba_din1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:68:5:68:26:@W:CG360:@XP_MSG">main.v(68)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_casn_din0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:69:5:69:26:@W:CG360:@XP_MSG">main.v(69)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_casn_din1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:70:5:70:26:@W:CG360:@XP_MSG">main.v(70)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_rasn_din0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:71:5:71:26:@W:CG360:@XP_MSG">main.v(71)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_rasn_din1_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:72:5:72:25:@W:CG360:@XP_MSG">main.v(72)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_wen_din0_i, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:73:5:73:25:@W:CG360:@XP_MSG">main.v(73)</a><!@TM:1696726504> | Removing wire DDR_MEM_1_wen_din1_i, as there is no assignment to it.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synlog/Lattice_Project_1_impl_1_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on main .......
Finished optimization stage 1 on main (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on main .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:31:5:31:25:@W:CL156:@XP_MSG">main.v(31)</a><!@TM:1696726504> | *Input DDR_MEM_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:32:5:32:25:@W:CL156:@XP_MSG">main.v(32)</a><!@TM:1696726504> | *Input DDR_MEM_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:38:5:38:28:@W:CL156:@XP_MSG">main.v(38)</a><!@TM:1696726504> | *Input DDR_MEM_1_sync_update_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:39:11:39:37:@W:CL156:@XP_MSG">main.v(39)</a><!@TM:1696726504> | *Input DDR_MEM_1_rd_clksel_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:40:11:40:37:@W:CL156:@XP_MSG">main.v(40)</a><!@TM:1696726504> | *Input DDR_MEM_1_rd_clksel_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:41:11:41:30:@W:CL156:@XP_MSG">main.v(41)</a><!@TM:1696726504> | *Input DDR_MEM_1_rd_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:42:11:42:30:@W:CL156:@XP_MSG">main.v(42)</a><!@TM:1696726504> | *Input DDR_MEM_1_rd_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:43:5:43:23:@W:CL156:@XP_MSG">main.v(43)</a><!@TM:1696726504> | *Input DDR_MEM_1_selclk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:44:5:44:22:@W:CL156:@XP_MSG">main.v(44)</a><!@TM:1696726504> | *Input DDR_MEM_1_pause_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:45:11:45:33:@W:CL156:@XP_MSG">main.v(45)</a><!@TM:1696726504> | *Input DDR_MEM_1_dq_outen_n_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:46:12:46:33:@W:CL156:@XP_MSG">main.v(46)</a><!@TM:1696726504> | *Input DDR_MEM_1_data_dqs0_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:47:12:47:33:@W:CL156:@XP_MSG">main.v(47)</a><!@TM:1696726504> | *Input DDR_MEM_1_data_dqs1_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:58:11:58:39:@W:CL156:@XP_MSG">main.v(58)</a><!@TM:1696726504> | *Input DDR_MEM_1_dqs_outen_n_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:59:11:59:39:@W:CL156:@XP_MSG">main.v(59)</a><!@TM:1696726504> | *Input DDR_MEM_1_dqs_outen_n_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:60:11:60:27:@W:CL156:@XP_MSG">main.v(60)</a><!@TM:1696726504> | *Input DDR_MEM_1_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:61:11:61:27:@W:CL156:@XP_MSG">main.v(61)</a><!@TM:1696726504> | *Input DDR_MEM_1_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:80:11:80:37:@W:CL156:@XP_MSG">main.v(80)</a><!@TM:1696726504> | *Input DDR_MEM_1_data_mask_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:81:11:81:37:@W:CL156:@XP_MSG">main.v(81)</a><!@TM:1696726504> | *Input DDR_MEM_1_data_mask_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:62:11:62:31:@W:CL156:@XP_MSG">main.v(62)</a><!@TM:1696726504> | *Input DDR_MEM_1_csn_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:63:11:63:31:@W:CL156:@XP_MSG">main.v(63)</a><!@TM:1696726504> | *Input DDR_MEM_1_csn_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:64:12:64:33:@W:CL156:@XP_MSG">main.v(64)</a><!@TM:1696726504> | *Input DDR_MEM_1_addr_din0_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:65:12:65:33:@W:CL156:@XP_MSG">main.v(65)</a><!@TM:1696726504> | *Input DDR_MEM_1_addr_din1_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:66:11:66:30:@W:CL156:@XP_MSG">main.v(66)</a><!@TM:1696726504> | *Input DDR_MEM_1_ba_din0_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:67:11:67:30:@W:CL156:@XP_MSG">main.v(67)</a><!@TM:1696726504> | *Input DDR_MEM_1_ba_din1_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:68:5:68:26:@W:CL156:@XP_MSG">main.v(68)</a><!@TM:1696726504> | *Input DDR_MEM_1_casn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:69:5:69:26:@W:CL156:@XP_MSG">main.v(69)</a><!@TM:1696726504> | *Input DDR_MEM_1_casn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:70:5:70:26:@W:CL156:@XP_MSG">main.v(70)</a><!@TM:1696726504> | *Input DDR_MEM_1_rasn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:71:5:71:26:@W:CL156:@XP_MSG">main.v(71)</a><!@TM:1696726504> | *Input DDR_MEM_1_rasn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:72:5:72:25:@W:CL156:@XP_MSG">main.v(72)</a><!@TM:1696726504> | *Input DDR_MEM_1_wen_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:73:5:73:25:@W:CL156:@XP_MSG">main.v(73)</a><!@TM:1696726504> | *Input DDR_MEM_1_wen_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:74:11:74:31:@W:CL156:@XP_MSG">main.v(74)</a><!@TM:1696726504> | *Input DDR_MEM_1_odt_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:75:11:75:31:@W:CL156:@XP_MSG">main.v(75)</a><!@TM:1696726504> | *Input DDR_MEM_1_odt_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:76:11:76:31:@W:CL156:@XP_MSG">main.v(76)</a><!@TM:1696726504> | *Input DDR_MEM_1_cke_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:77:11:77:31:@W:CL156:@XP_MSG">main.v(77)</a><!@TM:1696726504> | *Input DDR_MEM_1_cke_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:99:5:99:27:@W:CL156:@XP_MSG">main.v(99)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:100:5:100:27:@W:CL156:@XP_MSG">main.v(100)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:102:5:102:30:@W:CL156:@XP_MSG">main.v(102)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:103:11:103:35:@W:CL156:@XP_MSG">main.v(103)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:104:5:104:30:@W:CL156:@XP_MSG">main.v(104)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:105:11:105:36:@W:CL156:@XP_MSG">main.v(105)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:106:5:106:31:@W:CL156:@XP_MSG">main.v(106)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:120:5:120:27:@W:CL156:@XP_MSG">main.v(120)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_pll_lock_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:128:5:128:26:@W:CL156:@XP_MSG">main.v(128)</a><!@TM:1696726504> | *Input MIPI_DPHY_1_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:132:5:132:27:@W:CL156:@XP_MSG">main.v(132)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:133:5:133:27:@W:CL156:@XP_MSG">main.v(133)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:135:5:135:30:@W:CL156:@XP_MSG">main.v(135)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:136:11:136:35:@W:CL156:@XP_MSG">main.v(136)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:137:5:137:30:@W:CL156:@XP_MSG">main.v(137)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:138:11:138:36:@W:CL156:@XP_MSG">main.v(138)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:139:5:139:31:@W:CL156:@XP_MSG">main.v(139)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:143:5:143:27:@W:CL156:@XP_MSG">main.v(143)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_hs_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:144:12:144:36:@W:CL156:@XP_MSG">main.v(144)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_hs_tx_data_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:145:5:145:32:@W:CL156:@XP_MSG">main.v(145)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_hs_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:146:5:146:27:@W:CL156:@XP_MSG">main.v(146)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lp_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:147:11:147:37:@W:CL156:@XP_MSG">main.v(147)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lp_tx_data_p_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:148:11:148:37:@W:CL156:@XP_MSG">main.v(148)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lp_tx_data_n_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:149:5:149:32:@W:CL156:@XP_MSG">main.v(149)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lp_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:150:5:150:30:@W:CL156:@XP_MSG">main.v(150)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lp_tx_clk_p_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:151:5:151:30:@W:CL156:@XP_MSG">main.v(151)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_lp_tx_clk_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:320:16:320:38:@W:CL156:@XP_MSG">main.v(320)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_usrstdby_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:321:15:321:36:@W:CL156:@XP_MSG">main.v(321)</a><!@TM:1696726504> | *Input MIPI_DPHY_2_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:175:5:175:23:@W:CL156:@XP_MSG">main.v(175)</a><!@TM:1696726504> | *Input I2C_DPHY_1_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:176:5:176:30:@W:CL156:@XP_MSG">main.v(176)</a><!@TM:1696726504> | *Input I2C_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:177:5:177:29:@W:CL156:@XP_MSG">main.v(177)</a><!@TM:1696726504> | *Input I2C_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:178:11:178:35:@W:CL156:@XP_MSG">main.v(178)</a><!@TM:1696726504> | *Input I2C_DPHY_1_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:179:11:179:34:@W:CL156:@XP_MSG">main.v(179)</a><!@TM:1696726504> | *Input I2C_DPHY_1_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:188:5:188:23:@W:CL156:@XP_MSG">main.v(188)</a><!@TM:1696726504> | *Input I2C_DPHY_2_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:189:5:189:30:@W:CL156:@XP_MSG">main.v(189)</a><!@TM:1696726504> | *Input I2C_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:190:5:190:29:@W:CL156:@XP_MSG">main.v(190)</a><!@TM:1696726504> | *Input I2C_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:191:11:191:35:@W:CL156:@XP_MSG">main.v(191)</a><!@TM:1696726504> | *Input I2C_DPHY_2_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:192:11:192:34:@W:CL156:@XP_MSG">main.v(192)</a><!@TM:1696726504> | *Input I2C_DPHY_2_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v:201:5:201:17:@W:CL156:@XP_MSG">main.v(201)</a><!@TM:1696726504> | *Input PLL_1_rstn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on main (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on PLL_1 .......
Finished optimization stage 2 on PLL_1 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on PLL_1_ipgen_lscc_pll_Z26_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:264:10:264:21:@N:CL159:@XP_MSG">PLL_1.v(264)</a><!@TM:1696726504> | Input usr_fbclk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:288:10:288:21:@N:CL159:@XP_MSG">PLL_1.v(288)</a><!@TM:1696726504> | Input refdetreset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:301:10:301:20:@N:CL159:@XP_MSG">PLL_1.v(301)</a><!@TM:1696726504> | Input apb_pclk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:302:10:302:24:@N:CL159:@XP_MSG">PLL_1.v(302)</a><!@TM:1696726504> | Input apb_preset_n_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:303:15:303:28:@N:CL159:@XP_MSG">PLL_1.v(303)</a><!@TM:1696726504> | Input apb_penable_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:304:15:304:25:@N:CL159:@XP_MSG">PLL_1.v(304)</a><!@TM:1696726504> | Input apb_psel_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:305:15:305:27:@N:CL159:@XP_MSG">PLL_1.v(305)</a><!@TM:1696726504> | Input apb_pwrite_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:306:21:306:32:@N:CL159:@XP_MSG">PLL_1.v(306)</a><!@TM:1696726504> | Input apb_paddr_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:307:21:307:33:@N:CL159:@XP_MSG">PLL_1.v(307)</a><!@TM:1696726504> | Input apb_pwdata_i is unused.
Finished optimization stage 2 on PLL_1_ipgen_lscc_pll_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2 .......
Finished optimization stage 2 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1 .......
Finished optimization stage 2 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_soft_fifo_Z16_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2904:30:2904:46:@N:CL159:@XP_MSG">lscc_fifo.v(2904)</a><!@TM:1696726504> | Input almost_full_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2905:30:2905:50:@N:CL159:@XP_MSG">lscc_fifo.v(2905)</a><!@TM:1696726504> | Input almost_full_clr_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2906:30:2906:47:@N:CL159:@XP_MSG">lscc_fifo.v(2906)</a><!@TM:1696726504> | Input almost_empty_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2907:30:2907:51:@N:CL159:@XP_MSG">lscc_fifo.v(2907)</a><!@TM:1696726504> | Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:259:26:259:31:@N:CL159:@XP_MSG">lscc_fifo.v(259)</a><!@TM:1696726504> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:260:26:260:31:@N:CL159:@XP_MSG">lscc_fifo.v(260)</a><!@TM:1696726504> | Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_soft_fifo_Z12_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2904:30:2904:46:@N:CL159:@XP_MSG">lscc_fifo.v(2904)</a><!@TM:1696726504> | Input almost_full_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2905:30:2905:50:@N:CL159:@XP_MSG">lscc_fifo.v(2905)</a><!@TM:1696726504> | Input almost_full_clr_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2906:30:2906:47:@N:CL159:@XP_MSG">lscc_fifo.v(2906)</a><!@TM:1696726504> | Input almost_empty_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:2907:30:2907:51:@N:CL159:@XP_MSG">lscc_fifo.v(2907)</a><!@TM:1696726504> | Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:259:26:259:31:@N:CL159:@XP_MSG">lscc_fifo.v(259)</a><!@TM:1696726504> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v:260:26:260:31:@N:CL159:@XP_MSG">lscc_fifo.v(260)</a><!@TM:1696726504> | Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_48s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_48s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_48s_20s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2 .......
Finished optimization stage 2 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@W:CL260:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@N:CL189:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Register bit count[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@W:CL279:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726504> | Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1779:15:1779:26:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1779)</a><!@TM:1696726504> | Input pll_clkop_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1780:15:1780:26:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1780)</a><!@TM:1696726504> | Input pll_clkos_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1781:15:1781:25:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1781)</a><!@TM:1696726504> | Input pll_lock_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1783:15:1783:25:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1783)</a><!@TM:1696726504> | Input hs_tx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1784:15:1784:29:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1784)</a><!@TM:1696726504> | Input hs_tx_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1788:15:1788:25:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1788)</a><!@TM:1696726504> | Input lp_tx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1789:34:1789:48:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1789)</a><!@TM:1696726504> | Input lp_tx_data_p_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1790:34:1790:48:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1790)</a><!@TM:1696726504> | Input lp_tx_data_n_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1791:15:1791:30:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1791)</a><!@TM:1696726504> | Input lp_tx_data_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1792:15:1792:28:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1792)</a><!@TM:1696726504> | Input lp_tx_clk_p_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1793:15:1793:28:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1793)</a><!@TM:1696726504> | Input lp_tx_clk_n_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1795:15:1795:25:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1795)</a><!@TM:1696726504> | Input lp_rx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:1801:15:1801:29:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(1801)</a><!@TM:1696726504> | Input txclk_hsgate_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5503:15:5503:29:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(5503)</a><!@TM:1696726504> | Input hs_rx_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5504:15:5504:30:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(5504)</a><!@TM:1696726504> | Input hs_rx_data_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5505:15:5505:25:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(5505)</a><!@TM:1696726504> | Input hs_rx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:5506:15:5506:31:@N:CL159:@XP_MSG">MIPI_DPHY_2.v(5506)</a><!@TM:1696726504> | Input hs_data_des_en_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1 .......
Finished optimization stage 2 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@W:CL260:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@N:CL189:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Register bit count[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@W:CL279:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726504> | Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_clock_divider_24s_2s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:684:15:684:28:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(684)</a><!@TM:1696726504> | Input lmmi_resetn_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:693:15:693:25:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(693)</a><!@TM:1696726504> | Input pll_lock_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:695:15:695:29:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(695)</a><!@TM:1696726504> | Input hs_rx_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:696:15:696:30:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(696)</a><!@TM:1696726504> | Input hs_rx_data_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:697:15:697:31:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(697)</a><!@TM:1696726504> | Input hs_data_des_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:698:15:698:25:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(698)</a><!@TM:1696726504> | Input hs_rx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:702:15:702:25:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(702)</a><!@TM:1696726504> | Input lp_rx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:708:15:708:25:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(708)</a><!@TM:1696726504> | Input lp_tx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:709:15:709:29:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(709)</a><!@TM:1696726504> | Input lp_tx_data_p_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:710:15:710:29:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(710)</a><!@TM:1696726504> | Input lp_tx_data_n_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:711:15:711:30:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(711)</a><!@TM:1696726504> | Input lp_tx_data_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:712:15:712:28:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(712)</a><!@TM:1696726504> | Input lp_tx_clk_p_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:713:15:713:28:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(713)</a><!@TM:1696726504> | Input lp_tx_clk_n_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:717:15:717:25:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(717)</a><!@TM:1696726504> | Input usrstdby_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5478:15:5478:25:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(5478)</a><!@TM:1696726504> | Input hs_tx_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5479:15:5479:29:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(5479)</a><!@TM:1696726504> | Input hs_tx_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5480:36:5480:48:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(5480)</a><!@TM:1696726504> | Input hs_tx_data_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5481:15:5481:30:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(5481)</a><!@TM:1696726504> | Input hs_tx_data_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5503:15:5503:26:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(5503)</a><!@TM:1696726504> | Input pll_clkop_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5504:15:5504:26:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(5504)</a><!@TM:1696726504> | Input pll_clkos_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:5517:15:5517:29:@N:CL159:@XP_MSG">MIPI_DPHY_1.v(5517)</a><!@TM:1696726504> | Input txclk_hsgate_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1 .......
Finished optimization stage 2 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX2 .......
Finished optimization stage 2 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX1 .......
Finished optimization stage 2 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:798:10:798:16:@N:CL159:@XP_MSG">DDR_MEM_1.v(798)</a><!@TM:1696726504> | Input eclk_i is unused.
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on OSHX2 .......
Finished optimization stage 2 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX2DQ .......
Finished optimization stage 2 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on IDDRX2DQ .......
Finished optimization stage 2 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DELAYB .......
Finished optimization stage 2 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on TSHX2DQS .......
Finished optimization stage 2 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on TSHX2DQ .......
Finished optimization stage 2 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ODDRX2DQS .......
Finished optimization stage 2 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DQSBUF .......
Finished optimization stage 2 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@N:CL201:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726504> | Trying to extract state machine for register delay_st_r.
Extracted state machine for register delay_st_r
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3122:10:3122:22:@N:CL159:@XP_MSG">DDR_MEM_1.v(3122)</a><!@TM:1696726504> | Input pll_refclk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3123:10:3123:21:@N:CL159:@XP_MSG">DDR_MEM_1.v(3123)</a><!@TM:1696726504> | Input pll_rst_n_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3136:10:3136:21:@N:CL159:@XP_MSG">DDR_MEM_1.v(3136)</a><!@TM:1696726504> | Input pause_cmd_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3137:41:3137:45:@N:CL159:@XP_MSG">DDR_MEM_1.v(3137)</a><!@TM:1696726504> | Input ca_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3159:35:3159:46:@N:CL159:@XP_MSG">DDR_MEM_1.v(3159)</a><!@TM:1696726504> | Input data_dqs2_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3160:35:3160:46:@N:CL159:@XP_MSG">DDR_MEM_1.v(3160)</a><!@TM:1696726504> | Input data_dqs3_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3161:35:3161:46:@N:CL159:@XP_MSG">DDR_MEM_1.v(3161)</a><!@TM:1696726504> | Input data_dqs4_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3162:35:3162:46:@N:CL159:@XP_MSG">DDR_MEM_1.v(3162)</a><!@TM:1696726504> | Input data_dqs5_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3163:35:3163:46:@N:CL159:@XP_MSG">DDR_MEM_1.v(3163)</a><!@TM:1696726504> | Input data_dqs6_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3164:35:3164:46:@N:CL159:@XP_MSG">DDR_MEM_1.v(3164)</a><!@TM:1696726504> | Input data_dqs7_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3165:35:3165:46:@N:CL159:@XP_MSG">DDR_MEM_1.v(3165)</a><!@TM:1696726504> | Input data_dqs8_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3168:34:3168:50:@N:CL159:@XP_MSG">DDR_MEM_1.v(3168)</a><!@TM:1696726504> | Input data_mask_dqs2_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3169:34:3169:50:@N:CL159:@XP_MSG">DDR_MEM_1.v(3169)</a><!@TM:1696726504> | Input data_mask_dqs3_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3170:34:3170:50:@N:CL159:@XP_MSG">DDR_MEM_1.v(3170)</a><!@TM:1696726504> | Input data_mask_dqs4_i is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synlog/Lattice_Project_1_impl_1_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3357:10:3357:17:@W:CL158:@XP_MSG">DDR_MEM_1.v(3357)</a><!@TM:1696726504> | Inout dqs2_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3358:10:3358:17:@W:CL158:@XP_MSG">DDR_MEM_1.v(3358)</a><!@TM:1696726504> | Inout dqs3_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3359:10:3359:17:@W:CL158:@XP_MSG">DDR_MEM_1.v(3359)</a><!@TM:1696726504> | Inout dqs4_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3360:10:3360:17:@W:CL158:@XP_MSG">DDR_MEM_1.v(3360)</a><!@TM:1696726504> | Inout dqs5_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3361:10:3361:17:@W:CL158:@XP_MSG">DDR_MEM_1.v(3361)</a><!@TM:1696726504> | Inout dqs6_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3362:10:3362:17:@W:CL158:@XP_MSG">DDR_MEM_1.v(3362)</a><!@TM:1696726504> | Inout dqs7_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3363:10:3363:17:@W:CL158:@XP_MSG">DDR_MEM_1.v(3363)</a><!@TM:1696726504> | Inout dqs8_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3366:16:3366:26:@W:CL158:@XP_MSG">DDR_MEM_1.v(3366)</a><!@TM:1696726504> | Inout dq_dqs2_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3367:16:3367:26:@W:CL158:@XP_MSG">DDR_MEM_1.v(3367)</a><!@TM:1696726504> | Inout dq_dqs3_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3368:16:3368:26:@W:CL158:@XP_MSG">DDR_MEM_1.v(3368)</a><!@TM:1696726504> | Inout dq_dqs4_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3369:16:3369:26:@W:CL158:@XP_MSG">DDR_MEM_1.v(3369)</a><!@TM:1696726504> | Inout dq_dqs5_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3370:16:3370:26:@W:CL158:@XP_MSG">DDR_MEM_1.v(3370)</a><!@TM:1696726504> | Inout dq_dqs6_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3371:16:3371:26:@W:CL158:@XP_MSG">DDR_MEM_1.v(3371)</a><!@TM:1696726504> | Inout dq_dqs7_io is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3372:16:3372:26:@W:CL158:@XP_MSG">DDR_MEM_1.v(3372)</a><!@TM:1696726504> | Inout dq_dqs8_io is unused</font>
Finished optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDRDLL .......
Finished optimization stage 2 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_mem_sync .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:CL201:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726504> | Trying to extract state machine for register flag.
Extracted state machine for register flag
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:CL201:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726504> | Trying to extract state machine for register cs_memsync.
Extracted state machine for register cs_memsync
State machine has 9 reachable states with original encodings of:
   000010
   000011
   000100
   000101
   000110
   000111
   100010
   110010
   111010
Finished optimization stage 2 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ECLKSYNC .......
Finished optimization stage 2 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on ECLKDIV .......
Finished optimization stage 2 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)


Process completed successfully.
# Sun Oct  8 01:55:03 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 10:12:46, @4755044</a>

@N: : <!@TM:1696726504> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Oct  8 01:55:04 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synwork/Lattice_Project_1_impl_1_comp.rt.csv:@XP_FILE">Lattice_Project_1_impl_1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 35MB peak: 35MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Oct  8 01:55:04 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1696726501>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport11></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 10:12:46, @4755044</a>

@N: : <!@TM:1696726505> | Running in 64-bit mode 
File /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synwork/Lattice_Project_1_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Oct  8 01:55:05 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1696726501>
# Sun Oct  8 01:55:05 2023


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=mapperReport18></a>Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 070R, Built Jun  8 2023 10:19:04, @4770327</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 211MB peak: 211MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 223MB peak: 223MB)

Reading constraint file: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1_cpe.ldc
<font color=#A52A2A>@W:<a href="@W:MT536:@XP_HELP">MT536</a> : <!@TM:1696726507> | Found constraint file with both legacy-style and FPGA timing constraints. </font> 
Linked File:  <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1_scck.rpt:@XP_FILE">Lattice_Project_1_impl_1_scck.rpt</a>
See clock summary report "/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1696726507> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1696726507> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1696726507> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)

NConnInternalConnection caching is on
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1696726507> | Applying initial value "00000000" on instance mem_LUT\.mem_reg\.async\.data_buff_r[7:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1696726507> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_dqs3_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs3_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_dqs4_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs4_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_dqs5_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs5_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_dqs6_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs6_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_dqs7_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs7_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_dqs8_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_dqs8_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_sclk_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_sclk_dqs2_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_sclk_dqs3_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_sclk_dqs3_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v:1:1:1:3:@N:MO111:@XP_MSG">lifcl.v(1)</a><!@TM:1696726507> | Tristate driver burst_detect_sclk_dqs4_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net burst_detect_sclk_dqs4_o (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2034:29:2034:42:@W:BN114:@XP_MSG">DDR_MEM_1.v(2034)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2029:41:2029:49:@W:BN114:@XP_MSG">DDR_MEM_1.v(2029)</a><!@TM:1696726507> | Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</font>
Encoding state machine cs_memsync[8:0] (in view: work.DDR_MEM_1_ipgen_mem_sync(verilog))
original code -> new code
   000010 -> 000000001
   000011 -> 000000010
   000100 -> 000000100
   000101 -> 000001000
   000110 -> 000010000
   000111 -> 000100000
   100010 -> 001000000
   110010 -> 010000000
   111010 -> 100000000
Encoding state machine flag[2:0] (in view: work.DDR_MEM_1_ipgen_mem_sync(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine delay_st_r[2:0] (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine [encrypted] (in view: work.I2C_DPHY_1_ipgen_lscc_sclk_gen(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
Encoding state machine [encrypted] (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine [encrypted] (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine [encrypted] (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
Encoding state machine [encrypted] (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine [encrypted] (in view: work.I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine [encrypted] (in view: work.I2C_DPHY_2_ipgen_lscc_sclk_gen(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
Encoding state machine [encrypted] (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine [encrypted] (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_48s_226s_63s_25s_0_1_2_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine [encrypted] (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
Encoding state machine [encrypted] (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine [encrypted] (in view: work.I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000

Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 297MB peak: 297MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1696726507> | Applying syn_allowed_resources blockrams=84 on top level netlist main  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 297MB peak: 297MB)

Some data will not be shown as it is part of encrypted module


<a name=mapperReport19></a>Clock Summary</a>
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     588  
                                                                                                                                              
0 -       main|DDR_MEM_1_sync_clk_i_inferred_clock                    200.0 MHz     5.000         inferred     Inferred_clkgroup_0_5     17   
                                                                                                                                              
0 -       DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     8    
                                                                                                                                              
0 -       main|MIPI_DPHY_1_sync_clk_i_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_0_4     2    
                                                                                                                                              
0 -       main|MIPI_DPHY_2_sync_clk_i_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_0_3     2    
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                                                          Clock Pin                                                                                                            Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                                                             Seq Example                                                                                                          Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                                                               -                                                                                                                    -                 -            
                                                                                                                                                                                                                                                                                                          
PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      588       PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP(PLL)                    -                                                                                                                    -                 -            
                                                                                                                                                                                                                                                                                                          
main|DDR_MEM_1_sync_clk_i_inferred_clock                    17        DDR_MEM_1_sync_clk_i.OUT[0](tri)                                                DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.lock_d2.C                                               -                 -            
                                                                                                                                                                                                                                                                                                          
DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     8         DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.DIVOUT(ECLKDIV)     DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[3:0].C                                                                 -                 -            
                                                                                                                                                                                                                                                                                                          
main|MIPI_DPHY_1_sync_clk_i_inferred_clock                  2         MIPI_DPHY_1_sync_clk_i.OUT[0](tri)                                              MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER\.lscc_mipi_wrapper_rx.HARD_IP\.CIL\.u_clock_divider.clk_r.C            -                 -            
                                                                                                                                                                                                                                                                                                          
main|MIPI_DPHY_2_sync_clk_i_inferred_clock                  2         MIPI_DPHY_2_sync_clk_i.OUT[0](tri)                                              MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER\.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER\.u_clock_divider.clk_r.C     -                 -            
==========================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MT530:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726507> | Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock which controls 8 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@W:MT530:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726507> | Found inferred clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER\.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@W:MT530:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726507> | Found inferred clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER\.lscc_mipi_wrapper_rx.HARD_IP\.CIL\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@W:MT530:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726507> | Found inferred clock main|DDR_MEM_1_sync_clk_i_inferred_clock which controls 17 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[1]. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport20></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 582 clock pin(s) of sequential element(s)
0 instances converted, 582 sequential instances remain driven by gated/generated clocks

================================================================================================ Gated/Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                                        Drive Element Type     Unconverted Fanout     Sample Instance                                    Explanation                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synwork/Lattice_Project_1_impl_1_prem.srm@|S:PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_31==1@|M:ClockId_0_31 @XP_NAMES_BY_PROP">ClockId_0_31</a>      PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP                PLL                    574                    ENCRYPTED                                          Clock Optimization not enabled
<a href="@|L:/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synwork/Lattice_Project_1_impl_1_prem.srm@|S:DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.DIVOUT@|E:DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]@|F:@syn_dgcc_clockid0_32==1@|M:ClockId_0_32 @XP_NAMES_BY_PROP">ClockId_0_32</a>      DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.DIVOUT     ECLKDIV                8                      DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]     Clock Optimization not enabled
========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1696726507> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct  8 01:55:07 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1696726501>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1696726501>
# Sun Oct  8 01:55:07 2023


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=mapperReport33></a>Synopsys Lattice Technology Mapper, Version map202303lat, Build 070R, Built Jun  8 2023 10:19:04, @4770327</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 211MB peak: 211MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1696726509> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1696726509> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1696726509> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 223MB peak: 223MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 223MB peak: 223MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_2 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_2 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_3 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_3 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_4 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_4 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_5 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_5 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_6 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_6 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_7 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_7 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3381:17:3381:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3381)</a><!@TM:1696726509> | Tristate driver dqwl_dqs8_o_8 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs8_o_8 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3380:17:3380:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3380)</a><!@TM:1696726509> | Tristate driver dqwl_dqs7_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs7_o_1 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3380:17:3380:28:@N:MO111:@XP_MSG">DDR_MEM_1.v(3380)</a><!@TM:1696726509> | Tristate driver dqwl_dqs7_o_2 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) on net dqwl_dqs7_o_2 (in view: work.DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)

<font color=#A52A2A>@W:<a href="@W:MO197:@XP_HELP">MO197</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO197:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) because its output is a constant.</font>
<font color=#A52A2A>@W:<a href="@W:MO197:@XP_HELP">MO197</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO197:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] (in view view:work.main(verilog)) because its output is a constant.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@W:MO129:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726509> | Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:307:4:307:10:@W:MO129:@XP_MSG">MIPI_DPHY_1.v(307)</a><!@TM:1696726509> | Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@W:MO129:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726509> | Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:327:4:327:10:@W:MO129:@XP_MSG">MIPI_DPHY_2.v(327)</a><!@TM:1696726509> | Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO161:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Register bit DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO129:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO129:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO129:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO129:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@W:MO129:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[3] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.init_load_n_r (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:3525:4:3525:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(3525)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.init_move_r (in view: work.main(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 291MB peak: 291MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[6] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[5] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[4] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[3] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[2] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[1] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[0] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1319:4:1319:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1319)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.lock_d1 (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.dll_rst (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1319:4:1319:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1319)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.lock_d2 (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[8] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.cs_memsync[7] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[1] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1337:4:1337:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1337)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[0] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1551:4:1551:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1551)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.count[2] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1551:4:1551:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1551)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.count[1] (in view: work.main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1551:4:1551:10:@N:BN362:@XP_MSG">DDR_MEM_1.v(1551)</a><!@TM:1696726509> | Removing sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.count[0] (in view: work.main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.95ns		   0 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 295MB peak: 295MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1696726509> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1696726509> | Automatically generated clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock is not used and is being removed 
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1696726509> | Automatically generated clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock is not used and is being removed 
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1696726509> | Automatically generated clock main|DDR_MEM_1_sync_clk_i_inferred_clock is not used and is being removed 

Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

Writing Analyst data base /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/synwork/Lattice_Project_1_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1696726509> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1696726509> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1696726509> | Clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1696726509> | Clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1696726509> | Clock main|DDR_MEM_1_sync_clk_i_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v:1303:67:1303:72:@W:MT246:@XP_MSG">PLL_1.v(1303)</a><!@TM:1696726509> | Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v:2331:65:2331:78:@W:MT246:@XP_MSG">MIPI_DPHY_2.v(2331)</a><!@TM:1696726509> | Blackbox DPHY_Z9_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v:1205:69:1205:79:@W:MT246:@XP_MSG">MIPI_DPHY_1.v(1205)</a><!@TM:1696726509> | Blackbox DPHY_Z6_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:680:27:680:38:@W:MT246:@XP_MSG">DDR_MEM_1.v(680)</a><!@TM:1696726509> | Blackbox ODDRX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:674:41:674:49:@W:MT246:@XP_MSG">DDR_MEM_1.v(674)</a><!@TM:1696726509> | Blackbox DELAYB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1049:27:1049:39:@W:MT246:@XP_MSG">DDR_MEM_1.v(1049)</a><!@TM:1696726509> | Blackbox ODDRX1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2858:26:2858:37:@W:MT246:@XP_MSG">DDR_MEM_1.v(2858)</a><!@TM:1696726509> | Blackbox OSHX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:2116:33:2116:46:@W:MT246:@XP_MSG">DDR_MEM_1.v(2116)</a><!@TM:1696726509> | Blackbox ODDRX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1973:29:1973:39:@W:MT246:@XP_MSG">DDR_MEM_1.v(1973)</a><!@TM:1696726509> | Blackbox TSHX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1960:28:1960:37:@W:MT246:@XP_MSG">DDR_MEM_1.v(1960)</a><!@TM:1696726509> | Blackbox TSHX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1911:30:1911:41:@W:MT246:@XP_MSG">DDR_MEM_1.v(1911)</a><!@TM:1696726509> | Blackbox ODDRX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1861:55:1861:64:@W:MT246:@XP_MSG">DDR_MEM_1.v(1861)</a><!@TM:1696726509> | Blackbox DQSBUF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1629:60:1629:69:@W:MT246:@XP_MSG">DDR_MEM_1.v(1629)</a><!@TM:1696726509> | Blackbox DDRDLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1612:35:1612:46:@W:MT246:@XP_MSG">DDR_MEM_1.v(1612)</a><!@TM:1696726509> | Blackbox ECLKSYNC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v:1606:30:1606:40:@W:MT246:@XP_MSG">DDR_MEM_1.v(1606)</a><!@TM:1696726509> | Blackbox ECLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1696726509> | Found inferred clock PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_1_inst.lscc_pll_inst.PLL_1_clkop_o.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1696726509> | Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.sclk_o.</font> 


<a name=timingReport34></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sun Oct  8 01:55:08 2023
#


Top view:               main
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1_cpe.ldc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1696726509> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1696726509> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary35></a>Performance Summary</a>
*******************


Worst slack in design: 1.949

                                                            Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_0_2
PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_0_1
System                                                      200.0 MHz     327.8 MHz     5.000         3.051         1.949     system       system_clkgroup      
================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships36></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
System    System  |  5.000       1.949  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo37></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport38></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                           Starting                                                   Arrival          
Instance                                                                                                                   Reference     Type          Pin         Net                Time        Slack
                                                                                                                           Clock                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                    System        ODDRX2DQS     Q           dqs_o_w            0.000       1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS                                   System        ODDRX2DQS     Q           dqs_o_w            0.000       1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_oddrx2_4_ck.DDR_CLK\[0\]\.DDR_CLK_X2\.u_ck_ODDRX2      System        ODDRX2        Q           q_out_clk_w[0]     0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_moshx2_4_csn.DDR_CSN\[0\]\.DDR_CSN_X2\.u_CSN_OSHX2     System        OSHX2         Q           q_out_csn_w[0]     0.000       5.000
PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL                                                                          System        PLL           CLKOS       PLL_1_clkos_o      0.000       5.000
PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL                                                                          System        PLL           CLKOS2      clkos2_o           0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[0]     code_w[0]          0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[1]     code_w[1]          0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[2]     code_w[2]          0.000       5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL                                                                 System        DDRDLL        CODE[3]     code_w[3]          0.000       5.000
=======================================================================================================================================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                           Starting                                                  Required          
Instance                                                                                                                   Reference     Type         Pin         Net                Time         Slack
                                                                                                                           Clock                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.u0_DQSBUF                                                        System        DQSBUF       DQSI        dqs_bb_out_w       5.000        1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.u0_DQSBUF                                                         System        DQSBUF       DQSI        dqs_bb_out_w       5.000        1.949
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_oddrx2_4_ck.DDR_CLK\[0\]\.DDR_CLK_X2\.u_ck_ODDRX2      System        ODDRX2       ECLK        eclkout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_oddrx2_4_ck.DDR_CLK\[0\]\.u_DELAYB                     System        DELAYB       A           q_out_clk_w[0]     5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_moshx2_4_csn.DDR_CSN\[0\]\.DDR_CSN_X2\.u_CSN_OSHX2     System        OSHX2        ECLK        eclkout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DDR3_DDR3L_CLK_ADDR_CMD_ENABLE\.u1_moshx2_4_csn.DDR_CSN\[0\]\.u_DELAYB                    System        DELAYB       A           q_out_csn_w[0]     5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DM_BLOCK\.DM_X2\.u_DM_ODDRX2DQ                                    System        ODDRX2DQ     DQSW270     sw270_out_w        5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DM_BLOCK\.DM_X2\.u_DM_ODDRX2DQ                                   System        ODDRX2DQ     DQSW270     sw270_out_w        5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16\.u1_dq_dqs_dm_unit.DM_BLOCK\.DM_X2\.u_DM_ODDRX2DQ                                   System        ODDRX2DQ     ECLK        eclkout_w          5.000        5.000
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DM_BLOCK\.DM_X2\.u_DM_ODDRX2DQ                                    System        ODDRX2DQ     ECLK        eclkout_w          5.000        5.000
=======================================================================================================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.srr:srsf/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.srs:fp:275497:276433:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      3.051
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     1.949

    Number of logic level(s):                1
    Starting point:                          DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS / Q
    Ending point:                            DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.u0_DQSBUF / DQSI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.DQS_X2\.u_ODDRX2DQS     ODDRX2DQS     Q        Out     0.000     0.000 r     -         
dqs_o_w                                                                                     Net           -        -       -         -           1         
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.u_DQS_BB                BB            I        In      0.000     0.000 r     -         
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.DQS_BLOCK\.u_DQS_BB                BB            O        Out     3.051     3.051 r     -         
dqs_bb_out_w                                                                                Net           -        -       -         -           1         
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8\.u1_dq_dqs_dm_unit.u0_DQSBUF                          DQSBUF        DQSI     In      0.000     3.051 r     -         
===========================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

---------------------------------------
<a name=resourceUsage42></a>Resource Usage Report</a>
Part: lifcl_40-7

Register bits: 0 of 32256 (0%)
PIC Latch:       0
I/O cells:       49


Details:
BB:             23
DDRDLL:         1
DELAYB:         2
DPHY:           1
DPHY:           1
DQSBUF:         2
ECLKDIV:        1
ECLKSYNC:       1
GSR:            1
OB:             26
ODDRX1:         22
ODDRX2:         1
ODDRX2DQ:       18
ODDRX2DQS:      2
OSHX2:          1
PLL:            1
TSHX2DQ:        2
TSHX2DQS:       2
VHI:            23
VLO:            23

<a name=resourceUsage43></a>Resource Usage inside macros:</a>
Registers: 0
LUTs: 0
EBRs: 0
LRAMs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 0 + 0 = 0 of 32256 (0.00%)
Total number of LUTs: 0 + 0 = 0 
Total number of EBRs: 0 + 0 = 0 of 84 (0.00%)
Total number of LRAMs: 0 + 0 = 0 of 2 (0.00%)
Total number of DSPs: 0 + 0 = 0 of 56 (0.00%)
Total number of Distributed RAMs: 0 + 0 = 0 
Total number of Carry Chains: 0 + 0 = 0 
Total number of BlackBoxes: 105 + 0 = 105 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct  8 01:55:08 2023

###########################################################]

</pre></samp></body></html>
