// Seed: 2067297313
module module_0 (
    input tri id_0,
    output wand id_1,
    output tri1 id_2,
    output wand id_3,
    input uwire id_4,
    output wor id_5,
    input supply0 id_6,
    output wor id_7,
    output tri1 id_8,
    input tri id_9,
    output wire id_10
);
  assign id_2 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wor id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    input tri1 id_10,
    output logic id_11,
    input tri id_12,
    input wand id_13,
    input tri0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    output wand id_17,
    output wire id_18,
    output tri id_19
);
  always @(negedge "") begin : LABEL_0
    assign id_11 = 'b0;
    id_11 = 1 ? -1'h0 : -1;
  end
  module_0 modCall_1 (
      id_14,
      id_2,
      id_2,
      id_9,
      id_6,
      id_2,
      id_6,
      id_9,
      id_2,
      id_16,
      id_5
  );
endmodule
