Classic Timing Analyzer report for Mirror
Sun Jul 26 10:43:29 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk_100'
  7. tsu
  8. tco
  9. th
 10. Board Trace Model Assignments
 11. Input Transition Times
 12. Slow Corner Signal Integrity Metrics
 13. Fast Corner Signal Integrity Metrics
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.367 ns                                       ; ADC_Dat[4]                                                                                       ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                  ; --         ; Clk_100  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.005 ns                                       ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                  ; ADC_Data[10]                                                                                     ; Clk_100    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.554 ns                                      ; ADC_Dat[3]                                                                                       ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                  ; --         ; Clk_100  ; 0            ;
; Clock Setup: 'Clk_100'       ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                  ;                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C5F256C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
; Enables Advanced I/O Timing                                         ; On                 ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_100         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_100'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst8                                                                                            ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst8                                                                                            ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst8                                                                                            ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst21                                                                                           ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst20                                                                                           ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst21                                                                                           ; inst42                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst20                                                                                           ; inst42                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.330 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst24                                                                                           ; inst43                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst8                                                                                            ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst8                                                                                            ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst21                                                                                           ; inst46                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; inst8                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst46                                                                                           ; inst42                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst20                                                                                           ; inst46                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; inst26                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; inst30                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst47                                                                                           ; inst43                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; inst43                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; inst26                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.882 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst46                                                                                           ; inst47                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst48                                                                                           ; inst42                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[1] ; inst26                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst47                                                                                           ; inst48                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst8                                                                                            ; inst30                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst47                                                                                           ; inst42                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst43                                                                                           ; lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst21                                                                                           ; inst20                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst21                                                                                           ; inst24                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst26                                                                                           ; inst8                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; inst26                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.530 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[0] ; inst43                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst30                                                                                           ; lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.510 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.510 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.509 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.508 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.508 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                  ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst8                                                                                            ; inst8                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.460 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                              ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; N/A   ; None         ; 2.367 ns   ; ADC_Dat[4] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clk_100  ;
; N/A   ; None         ; 2.367 ns   ; ADC_Dat[4] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[4] ; Clk_100  ;
; N/A   ; None         ; 2.356 ns   ; ADC_Dat[6] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clk_100  ;
; N/A   ; None         ; 2.356 ns   ; ADC_Dat[6] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[6] ; Clk_100  ;
; N/A   ; None         ; 2.098 ns   ; ADC_Dat[2] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clk_100  ;
; N/A   ; None         ; 2.095 ns   ; ADC_Dat[2] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[2] ; Clk_100  ;
; N/A   ; None         ; 2.090 ns   ; ADC_Dat[1] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clk_100  ;
; N/A   ; None         ; 2.088 ns   ; ADC_Dat[1] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[1] ; Clk_100  ;
; N/A   ; None         ; 2.008 ns   ; ADC_Dat[3] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clk_100  ;
; N/A   ; None         ; 1.949 ns   ; ADC_Dat[0] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clk_100  ;
; N/A   ; None         ; 1.946 ns   ; ADC_Dat[0] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[0] ; Clk_100  ;
; N/A   ; None         ; 1.939 ns   ; ADC_Dat[5] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[5] ; Clk_100  ;
; N/A   ; None         ; 1.938 ns   ; ADC_Dat[5] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clk_100  ;
; N/A   ; None         ; 1.880 ns   ; ADC_Dat[7] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clk_100  ;
; N/A   ; None         ; 1.877 ns   ; ADC_Dat[7] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[7] ; Clk_100  ;
; N/A   ; None         ; 1.718 ns   ; CONVST_n   ; inst21                                          ; Clk_100  ;
; N/A   ; None         ; 1.696 ns   ; ADC_Dat[3] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] ; Clk_100  ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                    ;
+-------+--------------+------------+-------------------------------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                              ; To                ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------+-------------------+------------+
; N/A   ; None         ; 7.005 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2]                   ; ADC_Data[10]      ; Clk_100    ;
; N/A   ; None         ; 6.765 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[5]                   ; ADC_Data[13]      ; Clk_100    ;
; N/A   ; None         ; 6.425 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[0]                   ; ADC_Data[8]       ; Clk_100    ;
; N/A   ; None         ; 6.321 ns   ; inst30                                                            ; Dat_Stb           ; Clk_100    ;
; N/A   ; None         ; 6.309 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[7]                   ; ADC_Data[7]       ; Clk_100    ;
; N/A   ; None         ; 6.217 ns   ; inst24                                                            ; ADC_Read_n        ; Clk_100    ;
; N/A   ; None         ; 6.046 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[6]                   ; ADC_Data[6]       ; Clk_100    ;
; N/A   ; None         ; 5.999 ns   ; lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]   ; 16_bit_Stb        ; Clk_100    ;
; N/A   ; None         ; 5.991 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4]                   ; ADC_Data[12]      ; Clk_100    ;
; N/A   ; None         ; 5.906 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[3]                   ; ADC_Data[3]       ; Clk_100    ;
; N/A   ; None         ; 5.868 ns   ; inst24                                                            ; ADC_CS_n          ; Clk_100    ;
; N/A   ; None         ; 5.822 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[7]                   ; ADC_Data[15]      ; Clk_100    ;
; N/A   ; None         ; 5.775 ns   ; inst43                                                            ; DFF_Enbl          ; Clk_100    ;
; N/A   ; None         ; 5.763 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[5]                   ; ADC_Data[5]       ; Clk_100    ;
; N/A   ; None         ; 5.745 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[3]                   ; ADC_Data[11]      ; Clk_100    ;
; N/A   ; None         ; 5.592 ns   ; inst42                                                            ; Mux               ; Clk_100    ;
; N/A   ; None         ; 5.537 ns   ; lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Start_Acquisition ; Clk_100    ;
; N/A   ; None         ; 5.512 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[1]                   ; ADC_Data[1]       ; Clk_100    ;
; N/A   ; None         ; 5.503 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[1]                   ; ADC_Data[9]       ; Clk_100    ;
; N/A   ; None         ; 5.499 ns   ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[6]                   ; ADC_Data[14]      ; Clk_100    ;
; N/A   ; None         ; 5.342 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[4]                   ; ADC_Data[4]       ; Clk_100    ;
; N/A   ; None         ; 5.331 ns   ; inst26                                                            ; End               ; Clk_100    ;
; N/A   ; None         ; 5.318 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[0]                   ; ADC_Data[0]       ; Clk_100    ;
; N/A   ; None         ; 5.056 ns   ; lpm_dff10:inst3|lpm_ff:lpm_ff_component|dffs[2]                   ; ADC_Data[2]       ; Clk_100    ;
+-------+--------------+------------+-------------------------------------------------------------------+-------------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                              ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; N/A           ; None        ; -1.554 ns ; ADC_Dat[3] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] ; Clk_100  ;
; N/A           ; None        ; -1.576 ns ; CONVST_n   ; inst21                                          ; Clk_100  ;
; N/A           ; None        ; -1.735 ns ; ADC_Dat[7] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[7] ; Clk_100  ;
; N/A           ; None        ; -1.738 ns ; ADC_Dat[7] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clk_100  ;
; N/A           ; None        ; -1.796 ns ; ADC_Dat[5] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clk_100  ;
; N/A           ; None        ; -1.797 ns ; ADC_Dat[5] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[5] ; Clk_100  ;
; N/A           ; None        ; -1.804 ns ; ADC_Dat[0] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[0] ; Clk_100  ;
; N/A           ; None        ; -1.807 ns ; ADC_Dat[0] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clk_100  ;
; N/A           ; None        ; -1.866 ns ; ADC_Dat[3] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clk_100  ;
; N/A           ; None        ; -1.946 ns ; ADC_Dat[1] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[1] ; Clk_100  ;
; N/A           ; None        ; -1.948 ns ; ADC_Dat[1] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clk_100  ;
; N/A           ; None        ; -1.953 ns ; ADC_Dat[2] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[2] ; Clk_100  ;
; N/A           ; None        ; -1.956 ns ; ADC_Dat[2] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clk_100  ;
; N/A           ; None        ; -2.214 ns ; ADC_Dat[6] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clk_100  ;
; N/A           ; None        ; -2.214 ns ; ADC_Dat[6] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[6] ; Clk_100  ;
; N/A           ; None        ; -2.225 ns ; ADC_Dat[4] ; lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clk_100  ;
; N/A           ; None        ; -2.225 ns ; ADC_Dat[4] ; lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[4] ; Clk_100  ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Dat_Stb           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Start_Acquisition ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; End               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Read_n        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_CS_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Mux               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DFF_Enbl          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; 16_bit_Stb        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Acquisition_Delay[12]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[11]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[10]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[9]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[8]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Acquisition_Delay[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_100                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_Dat[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONVST_n                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Dat_Stb           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Start_Acquisition ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; End               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; ADC_Read_n        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; ADC_CS_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; Mux               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; DFF_Enbl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; 16_bit_Stb        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.36 V              ; -0.0226 V           ; 0.073 V                              ; 0.034 V                              ; 3.97e-010 s                 ; 3.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.36 V             ; -0.0226 V          ; 0.073 V                             ; 0.034 V                             ; 3.97e-010 s                ; 3.26e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00567 V          ; 0.081 V                              ; 0.032 V                              ; 5.3e-010 s                  ; 7.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00567 V         ; 0.081 V                             ; 0.032 V                             ; 5.3e-010 s                 ; 7.56e-010 s                ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Dat_Stb           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Start_Acquisition ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; End               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; ADC_Read_n        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; ADC_CS_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; Mux               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; DFF_Enbl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; 16_bit_Stb        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ADC_Data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ADC_Data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ADC_Data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ADC_Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ADC_Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; ADC_Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.0119 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.97e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.0119 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.97e-010 s                ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Jul 26 10:43:29 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mirror -c Mirror --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_100" is an undefined clock
Info: Clock "Clk_100" Internal fmax is restricted to 250.0 MHz between source register "lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0]" and destination register "lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.083 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y2_N3; Fanout = 4; REG Node = 'lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0]'
            Info: 2: + IC(0.343 ns) + CELL(0.446 ns) = 0.789 ns; Loc. = LCCOMB_X25_Y2_N2; Fanout = 2; COMB Node = 'lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.847 ns; Loc. = LCCOMB_X25_Y2_N4; Fanout = 1; COMB Node = 'lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.302 ns; Loc. = LCCOMB_X25_Y2_N6; Fanout = 2; COMB Node = 'lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0'
            Info: 5: + IC(0.533 ns) + CELL(0.130 ns) = 1.965 ns; Loc. = LCCOMB_X23_Y2_N26; Fanout = 3; COMB Node = 'lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13'
            Info: 6: + IC(0.508 ns) + CELL(0.610 ns) = 3.083 ns; Loc. = FF_X26_Y2_N21; Fanout = 2; REG Node = 'lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2]'
            Info: Total cell delay = 1.699 ns ( 55.11 % )
            Info: Total interconnect delay = 1.384 ns ( 44.89 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk_100" to destination register is 2.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
                Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'
                Info: 4: + IC(0.780 ns) + CELL(0.534 ns) = 2.346 ns; Loc. = FF_X26_Y2_N21; Fanout = 2; REG Node = 'lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2]'
                Info: Total cell delay = 1.386 ns ( 59.08 % )
                Info: Total interconnect delay = 0.960 ns ( 40.92 % )
            Info: - Longest clock path from clock "Clk_100" to source register is 2.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
                Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'
                Info: 4: + IC(0.780 ns) + CELL(0.534 ns) = 2.346 ns; Loc. = FF_X25_Y2_N3; Fanout = 4; REG Node = 'lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0]'
                Info: Total cell delay = 1.386 ns ( 59.08 % )
                Info: Total interconnect delay = 0.960 ns ( 40.92 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Micro setup delay of destination is -0.015 ns
Info: tsu for register "lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "ADC_Dat[4]", clock pin = "Clk_100") is 2.367 ns
    Info: + Longest pin to register delay is 4.725 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D12; Fanout = 1; PIN Node = 'ADC_Dat[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOIBUF_X30_Y24_N1; Fanout = 2; COMB Node = 'ADC_Dat[4]~input'
        Info: 3: + IC(3.543 ns) + CELL(0.342 ns) = 4.725 ns; Loc. = FF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.182 ns ( 25.02 % )
        Info: Total interconnect delay = 3.543 ns ( 74.98 % )
    Info: + Micro setup delay of destination is -0.015 ns
    Info: - Shortest clock path from clock "Clk_100" to destination register is 2.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.777 ns) + CELL(0.534 ns) = 2.343 ns; Loc. = FF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.386 ns ( 59.15 % )
        Info: Total interconnect delay = 0.957 ns ( 40.85 % )
Info: tco from clock "Clk_100" to destination pin "ADC_Data[10]" through register "lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2]" is 7.005 ns
    Info: + Longest clock path from clock "Clk_100" to source register is 2.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.777 ns) + CELL(0.534 ns) = 2.343 ns; Loc. = FF_X30_Y6_N3; Fanout = 1; REG Node = 'lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.386 ns ( 59.15 % )
        Info: Total interconnect delay = 0.957 ns ( 40.85 % )
    Info: + Micro clock to output delay of source is 0.199 ns
    Info: + Longest register to pin delay is 4.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X30_Y6_N3; Fanout = 1; REG Node = 'lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(2.484 ns) + CELL(1.979 ns) = 4.463 ns; Loc. = IOOBUF_X13_Y24_N23; Fanout = 1; COMB Node = 'ADC_Data[10]~output'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 4.463 ns; Loc. = PIN_F8; Fanout = 0; PIN Node = 'ADC_Data[10]'
        Info: Total cell delay = 1.979 ns ( 44.34 % )
        Info: Total interconnect delay = 2.484 ns ( 55.66 % )
Info: th for register "lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]" (data pin = "ADC_Dat[3]", clock pin = "Clk_100") is -1.554 ns
    Info: + Longest clock path from clock "Clk_100" to destination register is 2.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.783 ns) + CELL(0.534 ns) = 2.349 ns; Loc. = FF_X28_Y1_N27; Fanout = 1; REG Node = 'lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 1.386 ns ( 59.00 % )
        Info: Total interconnect delay = 0.963 ns ( 41.00 % )
    Info: + Micro hold delay of destination is 0.157 ns
    Info: - Shortest pin to register delay is 4.060 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M10; Fanout = 1; PIN Node = 'ADC_Dat[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOIBUF_X28_Y0_N1; Fanout = 2; COMB Node = 'ADC_Dat[3]~input'
        Info: 3: + IC(3.009 ns) + CELL(0.130 ns) = 3.969 ns; Loc. = LCCOMB_X28_Y1_N26; Fanout = 1; COMB Node = 'lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.060 ns; Loc. = FF_X28_Y1_N27; Fanout = 1; REG Node = 'lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 1.051 ns ( 25.89 % )
        Info: Total interconnect delay = 3.009 ns ( 74.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Sun Jul 26 10:43:29 2009
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


