{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@74:84@HdlIdDef", "assign full_data = {in_data,data_d1};\nassign out_data = aligned_data_stage2;\n\n/* 2-stage cascade of 3:1 and 4:1 muxes */\n\ninteger i;\n\nalways @(*) begin\n  for (i = 0; i < DATA_PATH_WIDTH*10+3; i = i + 1) begin\n    if (i < DATA_PATH_WIDTH*10+1) begin\n      case (align[3:2])\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[79, "integer i;\n"]], "Add": [[79, "  integer i;\n"]]}}