#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002f539d0 .scope module, "tb" "tb" 2 5;
 .timescale -9 -12;
v0000000002f5e060_0 .net "D", 7 0, v0000000002f5db60_0;  1 drivers
v0000000002f5d020_0 .net "D_dm", 7 0, v0000000002f5de80_0;  1 drivers
v0000000002f5e9c0_0 .net "clk_1m", 0 0, v0000000002f5da20_0;  1 drivers
v0000000002f5d0c0_0 .net "clk_250k", 0 0, v0000000002f5eb00_0;  1 drivers
v0000000002f5dac0_0 .net "control", 7 0, v0000000002f5e880_0;  1 drivers
v0000000002f5e560_0 .net "valid", 0 0, v0000000002f5e920_0;  1 drivers
S_0000000002f55f70 .scope module, "dm" "demux" 2 10, 3 1 0, S_0000000002f539d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "valid_in"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 8 "data_out"
    .port_info 4 /OUTPUT 8 "control"
P_0000000002f37bc0 .param/l "COM" 0 3 9, C4<10111100>;
P_0000000002f37bf8 .param/l "END" 0 3 13, C4<11111101>;
P_0000000002f37c30 .param/l "IDL" 0 3 14, C4<01111100>;
P_0000000002f37c68 .param/l "SDP" 0 3 12, C4<01011100>;
P_0000000002f37ca0 .param/l "SKP" 0 3 10, C4<00011100>;
P_0000000002f37cd8 .param/l "STP" 0 3 11, C4<11111011>;
v0000000002f5e600_0 .net "clk", 0 0, v0000000002f5da20_0;  alias, 1 drivers
v0000000002f5e880_0 .var "control", 7 0;
v0000000002f5e4c0_0 .net "data_in", 7 0, v0000000002f5db60_0;  alias, 1 drivers
v0000000002f5de80_0 .var "data_out", 7 0;
v0000000002f5df20_0 .net "valid_in", 0 0, v0000000002f5e920_0;  alias, 1 drivers
E_0000000002f54200 .event posedge, v0000000002f5e600_0;
S_0000000003017cd0 .scope module, "pdm" "prueba_demux" 2 18, 4 3 0, S_0000000002f539d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "control"
    .port_info 1 /INPUT 8 "data_dm"
    .port_info 2 /OUTPUT 1 "valid"
    .port_info 3 /OUTPUT 8 "data"
    .port_info 4 /OUTPUT 1 "clk_1m"
    .port_info 5 /OUTPUT 1 "clk_250k"
P_0000000002f35e70 .param/l "COM" 0 4 11, C4<10111100>;
P_0000000002f35ea8 .param/l "END" 0 4 15, C4<11111101>;
P_0000000002f35ee0 .param/l "IDL" 0 4 16, C4<01111100>;
P_0000000002f35f18 .param/l "SDP" 0 4 14, C4<01011100>;
P_0000000002f35f50 .param/l "SKP" 0 4 12, C4<00011100>;
P_0000000002f35f88 .param/l "STP" 0 4 13, C4<11111011>;
v0000000002f5da20_0 .var "clk_1m", 0 0;
v0000000002f5eb00_0 .var "clk_250k", 0 0;
v0000000002f5dfc0_0 .net "control", 7 0, v0000000002f5e880_0;  alias, 1 drivers
v0000000002f5dc00_0 .var "ctrl", 24 0;
v0000000002f5db60_0 .var "data", 7 0;
v0000000002f5ece0_0 .net "data_dm", 7 0, v0000000002f5de80_0;  alias, 1 drivers
v0000000002f5e920_0 .var "valid", 0 0;
E_0000000002f54700 .event edge, v0000000002f5e880_0;
E_0000000002f53f80 .event posedge, v0000000002f5eb00_0;
    .scope S_0000000002f55f70;
T_0 ;
    %wait E_0000000002f54200;
    %load/vec4 v0000000002f5df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002f5e4c0_0;
    %dup/vec4;
    %pushi/vec4 188, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 251, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 253, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %load/vec4 v0000000002f5e4c0_0;
    %assign/vec4 v0000000002f5de80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002f5e880_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5e880_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5e880_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0000000002f5e880_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 92, 0, 8;
    %assign/vec4 v0000000002f5e880_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0000000002f5e880_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5de80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000003017cd0;
T_1 ;
    %vpi_call 4 21 "$dumpfile", "FTM_test.vcd" {0 0 0};
    %vpi_call 4 22 "$dumpvars" {0 0 0};
    %vpi_call 4 23 "$display", "Prueba Demux\012" {0 0 0};
    %vpi_call 4 24 "$display", "\011\011\011clk_250k\011Valid\011Data\011\011Demuxed\011\011Control" {0 0 0};
    %vpi_call 4 25 "$monitor", $time, "\011%b\011%b\011%b\011%b\011%s", v0000000002f5eb00_0, v0000000002f5e920_0, v0000000002f5db60_0, v0000000002f5ece0_0, v0000000002f5dc00_0 {0 0 0};
    %wait E_0000000002f53f80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002f5e920_0, 0;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 92, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0000000002f5db60_0, 0;
    %wait E_0000000002f53f80;
    %vpi_call 4 140 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000003017cd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002f5da20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002f5eb00_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000003017cd0;
T_3 ;
    %delay 250000, 0;
    %load/vec4 v0000000002f5da20_0;
    %inv;
    %assign/vec4 v0000000002f5da20_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000003017cd0;
T_4 ;
    %delay 1000000, 0;
    %load/vec4 v0000000002f5eb00_0;
    %inv;
    %assign/vec4 v0000000002f5eb00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000003017cd0;
T_5 ;
    %wait E_0000000002f54700;
    %load/vec4 v0000000002f5dfc0_0;
    %dup/vec4;
    %pushi/vec4 188, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 251, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 253, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 7499634, 0, 25;
    %assign/vec4 v0000000002f5dc00_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 4411213, 0, 25;
    %store/vec4 v0000000002f5dc00_0, 0, 25;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 5458768, 0, 25;
    %store/vec4 v0000000002f5dc00_0, 0, 25;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 5461072, 0, 25;
    %store/vec4 v0000000002f5dc00_0, 0, 25;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 5456976, 0, 25;
    %store/vec4 v0000000002f5dc00_0, 0, 25;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 4542020, 0, 25;
    %store/vec4 v0000000002f5dc00_0, 0, 25;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 48, 0, 25;
    %assign/vec4 v0000000002f5dc00_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_demux.v";
    "./demux.v";
    "./prueba_demux.v";
