
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/raygentop/.Xil/Vivado-19565-lazarus/dcp/paj_raygentop_hierarchy_no_mem.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/raygentop/.Xil/Vivado-19565-lazarus/dcp/paj_raygentop_hierarchy_no_mem.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1175.461 ; gain = 8.000 ; free physical = 9482 ; free virtual = 30223
Restored from archive | CPU: 0.400000 secs | Memory: 4.849236 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1175.461 ; gain = 8.000 ; free physical = 9482 ; free virtual = 30223
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.461 ; gain = 365.938 ; free physical = 9496 ; free virtual = 30222
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:13:58 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: busy01 (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: busy10 (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[28] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[29] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[30] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[31] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData_ready (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rgDone (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rgResultReady (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rgResultSource[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rgResultSource[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rgaddr_ready (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rgwant_read (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: ConfigMemoryInst/state_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dir01delay/buff2_reg__0/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: onlyeonecycleinst/output_xhdl0_reg/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: onlyeonecycleinst/state_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: onlyeonecycleinst/state_reg[1]/C (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: raygencontinst/FSM_sequential_state_reg[0]/C (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: raygencontinst/FSM_sequential_state_reg[1]/C (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: raygencontinst/FSM_sequential_state_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: raygencontinst/active_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: raygencontinst/addr_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: raygencontinst/addr_reg[1]/C (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: raygencontinst/as_reg/G (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: raygencontinst/loaded_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: raygencontinst/loaded_reg[1]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: raygencontinst/wantDir_reg/G (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[0]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[1]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[2]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[3]/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: raysendinst/ack_reg/C (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: resultrecieveinst/FSM_sequential_state_reg[0]/C (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: resultrecieveinst/FSM_sequential_state_reg[1]/C (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: resultrecieveinst/FSM_sequential_state_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit01a_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit01b_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit01c_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit10a_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit10b_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit10c_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/valid01_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/valid10_reg/C (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[0]/C (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[1]/C (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[2]/C (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: resultwriteinst/process01_reg/C (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[0]/C (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[1]/C (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[2]/C (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[3]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[0]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[10]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[11]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[12]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[13]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[14]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[1]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[2]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[3]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[4]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[5]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[6]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[7]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[8]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[9]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[3]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[4]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[5]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sramcont/writebackack_reg/G (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 782 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 238 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 236 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.762      -42.184                    141                  751        0.064        0.000                      0                  751        0.107        0.000                       0                  1142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
tm3_clk_v0  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
tm3_clk_v0         -0.762      -42.184                    141                  751        0.064        0.000                      0                  751        0.107        0.000                       0                  1142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  tm3_clk_v0
  To Clock:  tm3_clk_v0

Setup :          141  Failing Endpoints,  Worst Slack       -0.762ns,  Total Violation      -42.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 matmultinst/am13_reg/am13_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.971ns (72.767%)  route 0.738ns (27.233%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 4.977 - 2.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.566     0.566 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.053    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.133 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, routed)        1.219     3.352    matmultinst/CLK
    DSP48_X0Y90                                                       r  matmultinst/am13_reg/am13_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y90          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      1.430     4.782 r  matmultinst/am13_reg/am13_reg/P[17]
                         net (fo=3, routed)           0.731     5.513    matmultinst/p_0_in5_in[1]
    SLICE_X12Y224        LUT6 (Prop_lut6_I0_O)        0.043     5.556 r  matmultinst/Cx[3]_i_7/O
                         net (fo=1, routed)           0.000     5.556    matmultinst/n_8_Cx[3]_i_7
    SLICE_X12Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.802 r  matmultinst/Cx_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.809    matmultinst/n_8_Cx_reg[3]_i_1
    SLICE_X12Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.859 r  matmultinst/Cx_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.859    matmultinst/n_8_Cx_reg[7]_i_1
    SLICE_X12Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.909 r  matmultinst/Cx_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    matmultinst/n_8_Cx_reg[11]_i_1
    SLICE_X12Y227        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.061 r  matmultinst/Cx_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.061    matmultinst/Cx0[13]
    SLICE_X12Y227        FDRE                                         r  matmultinst/Cx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    Y31                                               0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.452     2.452 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.405     3.857    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.929 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, routed)        1.048     4.977    matmultinst/CLK
    SLICE_X12Y227                                                     r  matmultinst/Cx_reg[13]/C
                         clock pessimism              0.281     5.258    
                         clock uncertainty           -0.035     5.223    
    SLICE_X12Y227        FDRE (Setup_fdre_C_D)        0.076     5.299    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                 -0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.805%)  route 0.187ns (65.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, routed)        0.531     1.374    ConfigMemoryInst/spraminst/CLK
    SLICE_X81Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474 r  ConfigMemoryInst/spraminst/addr_reg[7]/Q
                         net (fo=2, routed)           0.187     1.661    ConfigMemoryInst/spraminst/new_ram/Q[7]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.049    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.079 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, routed)        0.764     1.843    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.428     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tm3_clk_v0
Waveform:           { 0 1 }
Period:             2.000
Sources:            { tm3_clk_v0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     2.000   0.107  RAMB18_X5Y84   ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550     1.000   0.450  SLICE_X62Y166  dir01delay/buff1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550     1.000   0.450  SLICE_X62Y166  dir01delay/buff1_reg_srl2/CLK



report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1759.965 ; gain = 584.504 ; free physical = 9047 ; free virtual = 29772
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:13:58 2015...
