// Seed: 3917436673
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3
);
  always #1 $display(1 == (id_3), (~1));
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output uwire id_6,
    output logic id_7,
    output supply1 id_8
);
  initial id_7 <= #id_5 1'd0;
  always id_0 <= 1;
  wand id_10, id_11 = 1'b0;
  tri  id_12 = id_4;
  module_0(
      id_4, id_3, id_8, id_4
  ); id_13(
      1
  );
endmodule
