Analysis & Synthesis report for BDCDrv
Thu Apr 28 11:31:12 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Partition for Top-Level Resource Utilization by Entity
  8. Registers Protected by Synthesis
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for Top-level Entity: |led_ctl_by_uart
 11. Source assignments for rx_module:u1
 12. Source assignments for rx_module:u1|H2L_Detect:u0
 13. Source assignments for rx_module:u1|rx_bps_module:u1
 14. Source assignments for rx_module:u1|rx_core:u2
 15. Source assignments for uart_parser:inst_uart_parser
 16. Source assignments for uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module
 17. Source assignments for uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module
 18. Parameter Settings for User Entity Instance: power_on_reset:u0
 19. Parameter Settings for User Entity Instance: uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module
 20. Parameter Settings for User Entity Instance: uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module
 21. Partition Dependent Files
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. SignalTap II Logic Analyzer Settings
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 28 11:31:12 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; BDCDrv                                           ;
; Top-level Entity Name              ; led_ctl_by_uart                                  ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C80F484I7       ;                    ;
; Top-level entity name                                                      ; led_ctl_by_uart    ; BDCDrv             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; power_on_reset.v                 ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/power_on_reset.v                                    ;         ;
; h2l_detect.v                     ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/h2l_detect.v                                        ;         ;
; rx_bps_module.v                  ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/rx_bps_module.v                                     ;         ;
; rx_core.v                        ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/rx_core.v                                           ;         ;
; rx_module.v                      ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/rx_module.v                                         ;         ;
; led_ctl_by_uart.v                ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v                                   ;         ;
; pwm_module.v                     ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/pwm_module.v                                        ;         ;
; uart_parser.v                    ; yes             ; User Verilog HDL File        ; G:/github/BDCDriver/BDCDrv/uart_parser.v                                       ;         ;
; clk_prescale.v                   ; yes             ; Auto-Found Verilog HDL File  ; G:/github/BDCDriver/BDCDrv/clk_prescale.v                                      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_6024.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/altsyncram_6024.tdf                              ;         ;
; db/decode_2ta.tdf                ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/decode_2ta.tdf                                   ;         ;
; db/mux_0pb.tdf                   ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/mux_0pb.tdf                                      ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_lrc.tdf                   ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/mux_lrc.tdf                                      ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/decode_4uf.tdf                                   ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_hfi.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/cntr_hfi.tdf                                     ;         ;
; db/cmpr_hfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/cmpr_hfc.tdf                                     ;         ;
; db/cntr_dbj.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/cntr_dbj.tdf                                     ;         ;
; db/cntr_ffi.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/cntr_ffi.tdf                                     ;         ;
; db/cmpr_jfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/cmpr_jfc.tdf                                     ;         ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/cntr_p1j.tdf                                     ;         ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/github/BDCDriver/BDCDrv/db/cmpr_efc.tdf                                     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Partition Status Summary                                           ;
+--------------------------------+-------------+---------------------+
; Partition Name                 ; Synthesized ; Reason              ;
+--------------------------------+-------------+---------------------+
; Top                            ; no          ; No relevant changes ;
; sld_hub:auto_hub               ; no          ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes ;
+--------------------------------+-------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                             ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |led_ctl_by_uart                        ; 529 (7)           ; 292 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart                                                              ; work         ;
;    |clk_prescale:inst_clk_prescale|     ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|clk_prescale:inst_clk_prescale                               ; work         ;
;    |rx_module:u1|                       ; 59 (10)           ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|rx_module:u1                                                 ; work         ;
;       |H2L_Detect:u0|                   ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|rx_module:u1|H2L_Detect:u0                                   ; work         ;
;       |rx_bps_module:u1|                ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|rx_module:u1|rx_bps_module:u1                                ; work         ;
;       |rx_core:u2|                      ; 34 (34)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|rx_module:u1|rx_core:u2                                      ; work         ;
;    |uart_parser:inst_uart_parser|       ; 450 (95)          ; 258 (52)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|uart_parser:inst_uart_parser                                 ; work         ;
;       |pwm_module:instance1_pwm_module| ; 178 (178)         ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module ; work         ;
;       |pwm_module:instance2_pwm_module| ; 177 (177)         ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |led_ctl_by_uart|uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Rx_En_Sig                                                                          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][7]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][6]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][5]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][4]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][3]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][2]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][1]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[4][0]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][7]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][6]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][5]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][4]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][3]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][2]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][1]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[3][0]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][7]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][6]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][5]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][4]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][3]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][2]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][1]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[2][0]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][7]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][6]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][5]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][4]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][3]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][2]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][1]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[1][0]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][7]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][6]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][5]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][4]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][3]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][2]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][1]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|data_buf[0][0]                                        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|led[0]                                                ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|led[1]                                                ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|Done_Sig                                              ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|counter[2]                                            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|counter[1]                                            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|counter[0]                                            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|pwm1                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|pwm2                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|pwm1                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|pwm2                  ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|isDone                                                     ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[7]                                                   ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[6]                                                   ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[5]                                                   ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[4]                                                   ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[3]                                                   ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[2]                                                   ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[1]                                                   ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|rData[0]                                                   ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|work_mode[3]                                          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|work_mode[2]                                          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[0]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[1]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[2]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[3]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[4]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[5]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[6]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[7]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[8]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[9]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[10]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[11]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[12]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[13]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[14]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[15]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[16]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[17]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[18]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[19]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[20]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[21]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[22]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[23]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[24]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[25]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[26]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[27]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|work_mode[0]                                          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|work_mode[1]                                          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|M1_Start_En_Sig                                       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[0]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[1]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[2]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[3]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[4]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[5]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[6]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[7]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[8]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[9]                  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[10]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[11]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[12]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[13]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[14]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[15]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[16]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[17]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[18]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[19]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[20]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[21]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[22]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[23]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[24]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[25]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[26]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[27]                 ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|M2_Start_En_Sig                                       ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|i[3]                                                       ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|i[2]                                                       ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|i[1]                                                       ; yes                                                              ; yes                                        ;
; rx_module:u1|rx_core:u2|i[0]                                                       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[0]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[0]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[1]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[1]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[2]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[2]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[3]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[3]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[4]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[4]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[5]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[5]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[6]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[6]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[7]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[7]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[8]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[8]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[9]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[9]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[10] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[10]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[11] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[11]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[12] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[12]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[13] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[13]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[14] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[14]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[15] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[15]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[16] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[16]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[17] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[17]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[18] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[18]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|updated_threshold[19] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter[19]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[0]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[0]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[1]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[1]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[2]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[2]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[3]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[3]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[4]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[4]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[5]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[5]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[6]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[6]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[7]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[7]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[8]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[8]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[9]  ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[9]            ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[10] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[10]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[11] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[11]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[12] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[12]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[13] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[13]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[14] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[14]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[15] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[15]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[16] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[16]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[17] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[17]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[18] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[18]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|updated_threshold[19] ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter[19]           ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[27]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[26]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[25]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[24]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[23]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[22]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[21]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[20]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[19]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[18]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[17]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[16]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[15]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[14]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[13]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[12]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[11]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[10]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[9]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[8]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[7]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[6]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[5]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[4]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[3]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[2]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[1]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|counter_1hz[0]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|timers_5s[3]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|timers_5s[2]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|timers_5s[1]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|timers_5s[0]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|Done_Sig              ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[27]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[26]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[25]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[24]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[23]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[22]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[21]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[20]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[19]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[18]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[17]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[16]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[15]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[14]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[13]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[12]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[11]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[10]       ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[9]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[8]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[7]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[6]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[5]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[4]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[3]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[2]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[1]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|counter_1hz[0]        ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|timers_5s[3]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|timers_5s[2]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|timers_5s[1]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|timers_5s[0]          ; yes                                                              ; yes                                        ;
; uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|Done_Sig              ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |led_ctl_by_uart|uart_parser:inst_uart_parser|counter[0]                            ;
; 17:1               ; 28 bits   ; 308 LEs       ; 28 LEs               ; 280 LEs                ; Yes        ; |led_ctl_by_uart|uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module|i[6]  ;
; 17:1               ; 28 bits   ; 308 LEs       ; 28 LEs               ; 280 LEs                ; Yes        ; |led_ctl_by_uart|uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module|i[11] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |led_ctl_by_uart|rx_module:u1|rx_core:u2|i[1]                                       ;
; 259:1              ; 2 bits    ; 344 LEs       ; 4 LEs                ; 340 LEs                ; Yes        ; |led_ctl_by_uart|uart_parser:inst_uart_parser|work_mode[3]                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for Top-level Entity: |led_ctl_by_uart       ;
+------------------------------+-------+------+-------------------+
; Assignment                   ; Value ; From ; To                ;
+------------------------------+-------+------+-------------------+
; PRESERVE_REGISTER            ; on    ; -    ; Rx_En_Sig         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; Rx_En_Sig         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; motor_pwm[3]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; motor_pwm[3]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; motor_pwm[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; motor_pwm[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; motor_pwm[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; motor_pwm[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; motor_pwm[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; motor_pwm[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk_main          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk_main          ;
+------------------------------+-------+------+-------------------+


+----------------------------------------------------------------+
; Source assignments for rx_module:u1                            ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[7]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[7]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[6]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[6]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[5]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[5]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[4]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[4]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[3]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[3]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[2]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[2]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[1]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[1]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RxData[0]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RxData[0]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rx_Done_Sig~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rx_Done_Sig~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_bps           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_bps           ;
+------------------------------+-------+------+------------------+


+------------------------------------------------------------+
; Source assignments for rx_module:u1|H2L_Detect:u0          ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; H2L_Sig~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; H2L_Sig~buf0 ;
+------------------------------+-------+------+--------------+


+------------------------------------------------------------+
; Source assignments for rx_module:u1|rx_bps_module:u1       ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; bps_clk~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; bps_clk~buf0 ;
+------------------------------+-------+------+--------------+


+------------------------------------------------+
; Source assignments for rx_module:u1|rx_core:u2 ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; i[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; i[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; i[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; i[0]        ;
; PRESERVE_REGISTER ; on    ; -    ; rData[7]    ;
; PRESERVE_REGISTER ; on    ; -    ; rData[6]    ;
; PRESERVE_REGISTER ; on    ; -    ; rData[5]    ;
; PRESERVE_REGISTER ; on    ; -    ; rData[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; rData[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; rData[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; rData[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; rData[0]    ;
; PRESERVE_REGISTER ; on    ; -    ; isDone      ;
+-------------------+-------+------+-------------+


+--------------------------------------------------------------+
; Source assignments for uart_parser:inst_uart_parser          ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; PRESERVE_REGISTER            ; on    ; -    ; -              ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[4][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[4][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[3][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[3][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[2][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[2][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[1][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[1][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; data_buf[0][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; data_buf[0][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; counter[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; counter[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; counter[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; Done_Sig~reg0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; M1_Done_Sig    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; M1_Done_Sig    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; M2_Done_Sig    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; M2_Done_Sig    ;
+------------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------+
; Source assignments for uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module ;
+------------------------------+-------+------+---------------------------------------+
; Assignment                   ; Value ; From ; To                                    ;
+------------------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; -                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[19]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[18]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[17]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[16]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[15]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[14]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[13]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[12]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[11]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[10]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[9]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[8]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[7]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[6]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[5]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[4]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[3]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[2]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[1]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk_100khz                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk_100khz                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; duty_cycle_pulse                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; duty_cycle_pulse                      ;
+------------------------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module ;
+------------------------------+-------+------+---------------------------------------+
; Assignment                   ; Value ; From ; To                                    ;
+------------------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; -                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[19]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[18]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[17]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[16]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[15]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[14]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[13]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[12]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[11]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[10]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[9]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[8]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[7]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[6]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[5]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[4]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[3]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[2]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[1]                  ;
; PRESERVE_REGISTER            ; on    ; -    ; updated_threshold[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk_100khz                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk_100khz                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; duty_cycle_pulse                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; duty_cycle_pulse                      ;
+------------------------------+-------+------+---------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: power_on_reset:u0 ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; CNT_TXCLK      ; 100111111111 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module ;
+--------------------+------------------------------+-------------------------------------------------------+
; Parameter Name     ; Value                        ; Type                                                  ;
+--------------------+------------------------------+-------------------------------------------------------+
; i_THRESHOLD_Tiny   ; 0000000000000000001111101000 ; Unsigned Binary                                       ;
; i_THRESHOLD_Small  ; 0000000000000000011111010000 ; Unsigned Binary                                       ;
; i_THRESHOLD_Normay ; 0000000000000001001110001000 ; Unsigned Binary                                       ;
; i_THRESHOLD_Large  ; 0000000000000010011100010000 ; Unsigned Binary                                       ;
+--------------------+------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_parser:inst_uart_parser|pwm_module:instance2_pwm_module ;
+--------------------+------------------------------+-------------------------------------------------------+
; Parameter Name     ; Value                        ; Type                                                  ;
+--------------------+------------------------------+-------------------------------------------------------+
; i_THRESHOLD_Tiny   ; 0000000000000000001111101000 ; Unsigned Binary                                       ;
; i_THRESHOLD_Small  ; 0000000000000000011111010000 ; Unsigned Binary                                       ;
; i_THRESHOLD_Normay ; 0000000000000001001110001000 ; Unsigned Binary                                       ;
; i_THRESHOLD_Large  ; 0000000000000010011100010000 ; Unsigned Binary                                       ;
+--------------------+------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Partition Dependent Files                                                          ;
+-------------------+-------------------+---------+----------------------------------+
; File              ; Location          ; Library ; Checksum                         ;
+-------------------+-------------------+---------+----------------------------------+
; clk_prescale.v    ; Project Directory ; work    ; 2ccdc0a7a7f5144b0e5f63820aeb7c74 ;
; h2l_detect.v      ; Project Directory ; work    ; 554688cfb7092eca13e5f7d5c80be401 ;
; led_ctl_by_uart.v ; Project Directory ; work    ; 673c8c788a32a7711ef06080d42b55da ;
; power_on_reset.v  ; Project Directory ; work    ; e833e46264472fde463497fa2510e86b ;
; pwm_module.v      ; Project Directory ; work    ; 63aa59d78add200d043bf1334ab4df39 ;
; rx_bps_module.v   ; Project Directory ; work    ; 15beb0712a132138b3ba0548d5b493fc ;
; rx_core.v         ; Project Directory ; work    ; ded6d698a1d59b8ec5c10a7263b67ada ;
; rx_module.v       ; Project Directory ; work    ; c208215e3c1d1f62a4b5c9250a79f2a7 ;
; uart_parser.v     ; Project Directory ; work    ; 8b10aebe249c87b9cd9c3422645f4bcd ;
+-------------------+-------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                 ;
+-------------------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                        ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 15                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 15                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 51862                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 27436                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 131072                                                                       ; Untyped        ;
; sld_segment_size                                ; 131072                                                                       ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                         ; String         ;
; sld_inversion_mask_length                       ; 76                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                            ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 15                  ; 15               ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Apr 28 11:31:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BDCDrv -c BDCDrv
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file top_clk_prescale.v
    Info (12023): Found entity 1: top_clk_prescale
Warning (10229): Verilog HDL Expression warning at upload_data.v(48): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at upload_data.v(49): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at upload_data.v(50): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at upload_data.v(51): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at upload_data.v(52): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at upload_data.v(53): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at upload_data.v(54): truncated literal to match 8 bits
Info (12021): Found 1 design units, including 1 entities, in source file upload_data.v
    Info (12023): Found entity 1: upload_data
Info (12021): Found 1 design units, including 1 entities, in source file bdcdrv.v
    Info (12023): Found entity 1: BDCDrv
Info (12021): Found 1 design units, including 1 entities, in source file power_on_reset.v
    Info (12023): Found entity 1: power_on_reset
Info (12021): Found 1 design units, including 1 entities, in source file led_drive.v
    Info (12023): Found entity 1: led_drive
Info (12021): Found 1 design units, including 1 entities, in source file pwm_driver.v
    Info (12023): Found entity 1: pwm_driver
Info (12021): Found 1 design units, including 1 entities, in source file baudrate_generate.v
    Info (12023): Found entity 1: baudrate_generate
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file clk_1hz.v
    Info (12023): Found entity 1: clk1hz
Info (12021): Found 1 design units, including 1 entities, in source file single_pulse.v
    Info (12023): Found entity 1: single_pulse
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file rxclk_sync_to_txclk.v
    Info (12023): Found entity 1: rxclk_sync_to_txclk
Info (12021): Found 1 design units, including 1 entities, in source file rx_fifo.v
    Info (12023): Found entity 1: rx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file pll_100mhz.v
    Info (12023): Found entity 1: pll_100mhz
Info (12021): Found 1 design units, including 1 entities, in source file h2l_detect.v
    Info (12023): Found entity 1: H2L_Detect
Info (12021): Found 1 design units, including 1 entities, in source file rx_bps_module.v
    Info (12023): Found entity 1: rx_bps_module
Info (12021): Found 1 design units, including 1 entities, in source file rx_core.v
    Info (12023): Found entity 1: rx_core
Info (12021): Found 1 design units, including 1 entities, in source file rx_module.v
    Info (12023): Found entity 1: rx_module
Info (12021): Found 1 design units, including 1 entities, in source file led_ctl_by_uart.v
    Info (12023): Found entity 1: led_ctl_by_uart
Info (12021): Found 1 design units, including 1 entities, in source file pwm_module.v
    Info (12023): Found entity 1: pwm_module
Info (12021): Found 1 design units, including 1 entities, in source file uart_parser.v
    Info (12023): Found entity 1: uart_parser
Warning (10236): Verilog HDL Implicit Net warning at BDCDrv.v(73): created implicit net for "rx_data_stp"
Info (12127): Elaborating entity "led_ctl_by_uart" for the top level hierarchy
Warning (10034): Output port "bps_clkx4" at led_ctl_by_uart.v(6) has no driver
Info (12128): Elaborating entity "power_on_reset" for hierarchy "power_on_reset:u0"
Warning (12125): Using design file clk_prescale.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_prescale
Info (12128): Elaborating entity "clk_prescale" for hierarchy "clk_prescale:inst_clk_prescale"
Warning (10230): Verilog HDL assignment warning at clk_prescale.v(17): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "rx_module" for hierarchy "rx_module:u1"
Info (12128): Elaborating entity "H2L_Detect" for hierarchy "rx_module:u1|H2L_Detect:u0"
Info (12128): Elaborating entity "rx_bps_module" for hierarchy "rx_module:u1|rx_bps_module:u1"
Info (12128): Elaborating entity "rx_core" for hierarchy "rx_module:u1|rx_core:u2"
Info (12128): Elaborating entity "uart_parser" for hierarchy "uart_parser:inst_uart_parser"
Warning (10036): Verilog HDL or VHDL warning at uart_parser.v(30): object "continous_run" assigned a value but never read
Warning (10272): Verilog HDL Case Statement warning at uart_parser.v(99): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at uart_parser.v(101): case item expression covers a value already covered by a previous case item
Info (10264): Verilog HDL Case Statement information at uart_parser.v(106): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at uart_parser.v(119): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "pwm_module" for hierarchy "uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module"
Warning (10036): Verilog HDL or VHDL warning at pwm_module.v(13): object "clk_1hz" assigned a value but never read
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6024.tdf
    Info (12023): Found entity 1: altsyncram_6024
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2ta.tdf
    Info (12023): Found entity 1: decode_2ta
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0pb.tdf
    Info (12023): Found entity 1: mux_0pb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf
    Info (12023): Found entity 1: mux_lrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hfi.tdf
    Info (12023): Found entity 1: cntr_hfi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dbj.tdf
    Info (12023): Found entity 1: cntr_dbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ffi.tdf
    Info (12023): Found entity 1: cntr_ffi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf
    Info (12023): Found entity 1: cmpr_jfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 0 design partitions require synthesis
Info (12208): 3 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (144001): Generated suppressed messages file G:/github/BDCDriver/BDCDrv/output_files/BDCDrv.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4673 megabytes
    Info: Processing ended: Thu Apr 28 11:31:12 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/github/BDCDriver/BDCDrv/output_files/BDCDrv.map.smsg.


