INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'bram_arb' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'bram_arb'...
WARNING:sim - A core named 'bram_arb' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'bram_arb'...
Delivering associated files for 'bram_arb'...
Delivering EJava files for 'bram_arb'...
Generating implementation netlist for 'bram_arb'...
INFO:sim - Pre-processing HDL files for 'bram_arb'...
Running synthesis for 'bram_arb'
Running ngcbuild...
Writing VEO instantiation template for 'bram_arb'...
Writing Verilog behavioral simulation model for 'bram_arb'...
WARNING:sim - Overwriting existing file
   F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/
   devl/projnav/ipcore_dir/tmp/_cg/bram_arb/doc/blk_mem_gen_v7_3_vinfo.html with
   file from view xilinx_documentation
Delivered 1 file into directory
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/bram_arb
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bram_arb'...
Generating metadata file...
Regenerating ISE project file for 'bram_arb'...
Generating ISE project...
XCO file found: bram_arb.xco
XMDF file found: bram_arb_xmdf.tcl
WARNING:coreutil - WARNING:TclTasksC:project_006: Exception detected while
   executing [project new].
   Type [help project new] for more information.

       while executing
   "project new $isefile"
       (procedure "core2ise" line 48)
       invoked from within
   "core2ise $corename"
       invoked from within
   "if {[info exists argc]} {
      if {$argc==1} {
         set corename [lindex $argv 0]
         core2ise $corename
      } elseif {$argc==2} {
         set corepath ..."
       (file "G:\Xilinx\14.7\ISE_DS\ISE\coregen\tcl\core2ise.tcl" line 250)
ERROR:coreutil:1012 - Command
   'G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\xtclsh.exe
   "G:\Xilinx\14.7\ISE_DS\ISE\coregen\tcl\core2ise.tcl" "./tmp/_cg/" "bram_arb"
   ' returned a non-zero exit code '1'
WARNING:sim:968 - ISE project './tmp/_cg/bram_arb.xise' will not be released.
WARNING:sim - ISE file could not be generated.
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_arb'.
