{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 00:32:40 2017 " "Info: Processing started: Wed Apr 26 00:32:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLC " "Info: Assuming node \"CLC\" is an undefined clock" {  } { { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLC memory CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0 register MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\] 89.67 MHz 11.152 ns Internal " "Info: Clock \"CLC\" has Internal fmax of 89.67 MHz between source memory \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0\" and destination register \"MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\]\" (period= 11.152 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.469 ns + Longest memory register " "Info: + Longest memory to register delay is 5.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0 1 MEM M4K_X20_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y12; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[11\] 2 MEM M4K_X20_Y12 10 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y12; Fanout = 10; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.272 ns) 3.095 ns CASH:inst\|TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]~1 3 COMB LCCOMB_X19_Y16_N2 2 " "Info: 3: + IC(0.973 ns) + CELL(0.272 ns) = 3.095 ns; Loc. = LCCOMB_X19_Y16_N2; Fanout = 2; COMB Node = 'CASH:inst\|TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_60h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_60h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.378 ns) 3.754 ns CASH:inst\|TAG_MEM:inst\|inst5~0 4 COMB LCCOMB_X19_Y16_N22 4 " "Info: 4: + IC(0.281 ns) + CELL(0.378 ns) = 3.754 ns; Loc. = LCCOMB_X19_Y16_N22; Fanout = 4; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 CASH:inst|TAG_MEM:inst|inst5~0 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 688 880 944 768 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.357 ns) 4.480 ns CASH:inst\|TAG_MEM:inst\|inst40~2DUPLICATE 5 COMB LCCOMB_X18_Y16_N26 20 " "Info: 5: + IC(0.369 ns) + CELL(0.357 ns) = 4.480 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 20; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst40~2DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 1200 1560 1624 1248 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.751 ns MEM:inst4\|inst11~0 6 COMB LCCOMB_X18_Y16_N28 12 " "Info: 6: + IC(0.218 ns) + CELL(0.053 ns) = 4.751 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 12; COMB Node = 'MEM:inst4\|inst11~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE MEM:inst4|inst11~0 } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/MEM.bdf" { { -80 616 680 -32 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.503 ns) 5.469 ns MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\] 7 REG LCFF_X18_Y16_N23 18 " "Info: 7: + IC(0.215 ns) + CELL(0.503 ns) = 5.469 ns; Loc. = LCFF_X18_Y16_N23; Fanout = 18; REG Node = 'MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { MEM:inst4|inst11~0 MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.413 ns ( 62.41 % ) " "Info: Total cell delay = 3.413 ns ( 62.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 37.59 % ) " "Info: Total interconnect delay = 2.056 ns ( 37.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE MEM:inst4|inst11~0 MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] {} CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 {} CASH:inst|TAG_MEM:inst|inst5~0 {} CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE {} MEM:inst4|inst11~0 {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.973ns 0.281ns 0.369ns 0.218ns 0.215ns } { 0.000ns 1.850ns 0.272ns 0.378ns 0.357ns 0.053ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.119 ns - Smallest " "Info: - Smallest clock skew is 0.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"CLC\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\] 3 REG LCFF_X18_Y16_N23 18 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N23; Fanout = 18; REG Node = 'MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLC CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLC {} CLC~combout {} CLC~clkctrl {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.340 ns - Longest memory " "Info: - Longest clock path from clock \"CLC\" to source memory is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.481 ns) 2.340 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0 3 MEM M4K_X20_Y12 1 " "Info: 3: + IC(0.662 ns) + CELL(0.481 ns) = 2.340 ns; Loc. = M4K_X20_Y12; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.05 % ) " "Info: Total cell delay = 1.335 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 42.95 % ) " "Info: Total interconnect delay = 1.005 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLC CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLC {} CLC~combout {} CLC~clkctrl {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 254 2 0 } } { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE MEM:inst4|inst11~0 MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] {} CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 {} CASH:inst|TAG_MEM:inst|inst5~0 {} CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE {} MEM:inst4|inst11~0 {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.973ns 0.281ns 0.369ns 0.218ns 0.215ns } { 0.000ns 1.850ns 0.272ns 0.378ns 0.357ns 0.053ns 0.503ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLC CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLC {} CLC~combout {} CLC~clkctrl {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLC DBUS\[4\] CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0 14.360 ns memory " "Info: tco from clock \"CLC\" to destination pin \"DBUS\[4\]\" through memory \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0\" is 14.360 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.340 ns + Longest memory " "Info: + Longest clock path from clock \"CLC\" to source memory is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 813 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 813; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.481 ns) 2.340 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0 3 MEM M4K_X20_Y12 1 " "Info: 3: + IC(0.662 ns) + CELL(0.481 ns) = 2.340 ns; Loc. = M4K_X20_Y12; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.05 % ) " "Info: Total cell delay = 1.335 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 42.95 % ) " "Info: Total interconnect delay = 1.005 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.884 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0 1 MEM M4K_X20_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y12; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[11\] 2 MEM M4K_X20_Y12 10 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y12; Fanout = 10; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.272 ns) 3.095 ns CASH:inst\|TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]~1 3 COMB LCCOMB_X19_Y16_N2 2 " "Info: 3: + IC(0.973 ns) + CELL(0.272 ns) = 3.095 ns; Loc. = LCCOMB_X19_Y16_N2; Fanout = 2; COMB Node = 'CASH:inst\|TAG_MEM:inst\|TAG:inst\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_60h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_60h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.378 ns) 3.754 ns CASH:inst\|TAG_MEM:inst\|inst5~0 4 COMB LCCOMB_X19_Y16_N22 4 " "Info: 4: + IC(0.281 ns) + CELL(0.378 ns) = 3.754 ns; Loc. = LCCOMB_X19_Y16_N22; Fanout = 4; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 CASH:inst|TAG_MEM:inst|inst5~0 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 688 880 944 768 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.357 ns) 4.480 ns CASH:inst\|TAG_MEM:inst\|inst40~2DUPLICATE 5 COMB LCCOMB_X18_Y16_N26 20 " "Info: 5: + IC(0.369 ns) + CELL(0.357 ns) = 4.480 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 20; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst40~2DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 1200 1560 1624 1248 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.272 ns) 5.409 ns CASH:inst\|DATA_MEM:inst3\|inst9~0DUPLICATE 6 COMB LCCOMB_X18_Y17_N24 7 " "Info: 6: + IC(0.657 ns) + CELL(0.272 ns) = 5.409 ns; Loc. = LCCOMB_X18_Y17_N24; Fanout = 7; COMB Node = 'CASH:inst\|DATA_MEM:inst3\|inst9~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE CASH:inst|DATA_MEM:inst3|inst9~0DUPLICATE } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 296 1240 1288 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.053 ns) 6.075 ns CASH:inst\|DATA_MEM:inst3\|ROW:inst8\|lpm_bustri6:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1 7 COMB LCCOMB_X18_Y19_N16 16 " "Info: 7: + IC(0.613 ns) + CELL(0.053 ns) = 6.075 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 16; COMB Node = 'CASH:inst\|DATA_MEM:inst3\|ROW:inst8\|lpm_bustri6:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { CASH:inst|DATA_MEM:inst3|inst9~0DUPLICATE CASH:inst|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.272 ns) 7.201 ns MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]~96 8 COMB LCCOMB_X13_Y17_N18 1 " "Info: 8: + IC(0.854 ns) + CELL(0.272 ns) = 7.201 ns; Loc. = LCCOMB_X13_Y17_N18; Fanout = 1; COMB Node = 'MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]~96'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { CASH:inst|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~96 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.378 ns) 8.180 ns MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]~100 9 COMB LCCOMB_X13_Y16_N16 2 " "Info: 9: + IC(0.601 ns) + CELL(0.378 ns) = 8.180 ns; Loc. = LCCOMB_X13_Y16_N16; Fanout = 2; COMB Node = 'MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]~100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~96 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~100 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(2.144 ns) 11.884 ns DBUS\[4\] 10 PIN PIN_G19 0 " "Info: 10: + IC(1.560 ns) + CELL(2.144 ns) = 11.884 ns; Loc. = PIN_G19; Fanout = 0; PIN Node = 'DBUS\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~100 DBUS[4] } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 112 1592 1768 128 "DBUS\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.976 ns ( 50.29 % ) " "Info: Total cell delay = 5.976 ns ( 50.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.908 ns ( 49.71 % ) " "Info: Total interconnect delay = 5.908 ns ( 49.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.884 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE CASH:inst|DATA_MEM:inst3|inst9~0DUPLICATE CASH:inst|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~96 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~100 DBUS[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.884 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] {} CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 {} CASH:inst|TAG_MEM:inst|inst5~0 {} CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE {} CASH:inst|DATA_MEM:inst3|inst9~0DUPLICATE {} CASH:inst|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~96 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~100 {} DBUS[4] {} } { 0.000ns 0.000ns 0.973ns 0.281ns 0.369ns 0.657ns 0.613ns 0.854ns 0.601ns 1.560ns } { 0.000ns 1.850ns 0.272ns 0.378ns 0.357ns 0.272ns 0.053ns 0.272ns 0.378ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.884 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE CASH:inst|DATA_MEM:inst3|inst9~0DUPLICATE CASH:inst|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~96 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~100 DBUS[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.884 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a11~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[11] {} CASH:inst|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~1 {} CASH:inst|TAG_MEM:inst|inst5~0 {} CASH:inst|TAG_MEM:inst|inst40~2DUPLICATE {} CASH:inst|DATA_MEM:inst3|inst9~0DUPLICATE {} CASH:inst|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~96 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~100 {} DBUS[4] {} } { 0.000ns 0.000ns 0.973ns 0.281ns 0.369ns 0.657ns 0.613ns 0.854ns 0.601ns 1.560ns } { 0.000ns 1.850ns 0.272ns 0.378ns 0.357ns 0.272ns 0.053ns 0.272ns 0.378ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 00:32:41 2017 " "Info: Processing ended: Wed Apr 26 00:32:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
