# 4â€‘Tap Lowâ€‘Pass FIR Filter (VHDL)

Design, analysis, and hardware implementation of a **4â€‘tap lowâ€‘pass FIR filter** with a 5â€¯MHz cutoff. 
This repo organizes the full project for portfolios and job applications, with clean source code, a runnable testbench, and the original report.

> **Highlights**
> - Paretoâ€‘optimal architecture (Variant **ID 122**): **1 adder**, **2 multipliers**, **PLL = 100â€¯MHz**
> - Execution time (**Texe**) â‰ˆ **40.12â€¯Âµs** for 501 samples (meets < 50.1â€¯Âµs)
> - Power consumption â‰ˆ **4.48â€¯W** (< 10â€¯W constraint)
> - 16â€‘bit inputs/coeffs; **34â€‘bit** accumulated output
> - Modular VHDLâ€‘2019 code + testbench

---

## Architecture Selection
Explored multiple architecture variants with timing & power trade-offs.  
Chosen **ID 122** satisfies both constraints.

![Pareto Chart](assets/pareto_front.png)


## System Architecture
![Block Diagram](assets/block_diagram.png)

---

## Simulation Result
Example with inputs = 10, 11, 12, 13 and coeffs = 1, 2, 3, 4.  
Expected first valid output:  
`y = 10*1 + 11*2 + 12*3 + 13*4 = 120`

![Waveform](assets/simulation_waveform.png)

---
## Repository Structure
```
â”œâ”€â”€ src/
â”‚   â””â”€â”€ vhdl/
â”‚       â”œâ”€â”€ FIR_Filter_Top.vhd
â”‚       â”œâ”€â”€ Data_Input.vhd
â”‚       â”œâ”€â”€ Coeff_Shift_Register.vhd
â”‚       â”œâ”€â”€ MUL1.vhd
â”‚       â”œâ”€â”€ MUL2.vhd
â”‚       â”œâ”€â”€ ADD1.vhd
â”‚       â”œâ”€â”€ Data_Output.vhd
â”‚       â””â”€â”€ Synchro_Unit.vhd
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ FIR_Top_TB.vhd
â”‚   â””â”€â”€ run_ghdl.sh
â”‚   
â”œâ”€â”€ assets/           # diagrams / waveforms (add images here)
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md
```

## What this project demonstrates
- DSP design: 4â€‘tap FIR `y[n] = Î£ h[i]Â·x[nâˆ’i]` (i=0..3)
- Architecture exploration: max/min resources, **critical variants**, **border variants**
- Selection of Paretoâ€‘optimal **ID 122** via timing & power constraints
- HDL implementation with **shiftâ€‘register** data/coeff handling, **pipelined valid** signaling
- Verification with a selfâ€‘contained **testbench**

## Quick Start (GHDL)
Requirements: [GHDL](https://ghdl.github.io/ghdl/), [GTKWave](http://gtkwave.sourceforge.net/) (optional)

```bash
cd sim
bash run_ghdl.sh
```
This will:
- analyze all VHDL files (VHDLâ€‘2008/2019 compatible),
- elaborate the `FIR_Top_TB` testbench,
- run simulation and dump a `wave.ghw` waveform (open in GTKWave).

## Testbench stimulus (example)
The testbench pushes four samples (10, 11, 12, 13) and coefficients (1, 2, 3, 4).
Expected first correct output:  
`y = 10*1 + 11*2 + 12*3 + 13*4 = 120`

## Notes
- Code targets generic FPGA and standard simulators. Timing numbers are analytic from the report; actual postâ€‘synthesis timing depends on the device and toolchain.
- For classroom submission, include `docs/Project_Report.pdf`. For portfolio, link this repo and optionally post diagrams under `/assets`.


## âœï¸ Author

- Amrita Sinha Roy
If you use this work, please cite the project/report accordingly.
---

## ğŸ§¾ License


MIT --- see [LICENSE](./LICENSE)


