xpm_cdc.sv,systemverilog,xil_defaultlib,D:/fpga/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/fpga/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/fpga/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
decode_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_tx_startup_fsm.v,
decode_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_rx_startup_fsm.v,
decode_init.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode_init.v,
decode_cpll_railing.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode_cpll_railing.v,
decode_gt.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode_gt.v,
decode_multi_gt.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode_multi_gt.v,
decode_sync_block.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_sync_block.v,
decode.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/decode/decode.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
