hardware/src/verilog/*.o
hardware/src/verilog/*.vcd
hardware/src/verilog/*.out
