{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 21:26:00 2024 " "Info: Processing started: Tue May 07 21:26:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register mem_reg\[7\]\[0\] mem_reg\[7\]\[0\] 420.17 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 420.17 MHz between source register \"mem_reg\[7\]\[0\]\" and destination register \"mem_reg\[7\]\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[7\]\[0\] 1 REG LCFF_X16_Y34_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns mem_reg\[7\]\[0\]~0 2 COMB LCCOMB_X16_Y34_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X16_Y34_N24; Fanout = 1; COMB Node = 'mem_reg\[7\]\[0\]~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { mem_reg[7][0] mem_reg[7][0]~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns mem_reg\[7\]\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { mem_reg[7][0] mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { mem_reg[7][0] {} mem_reg[7][0]~0 {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns mem_reg\[7\]\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns mem_reg\[7\]\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { mem_reg[7][0] mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { mem_reg[7][0] {} mem_reg[7][0]~0 {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { mem_reg[7][0] {} } {  } {  } "" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem_reg\[0\]\[0\] regn_wr_ena clk_in 4.980 ns register " "Info: tsu for register \"mem_reg\[0\]\[0\]\" (data pin = \"regn_wr_ena\", clock pin = \"clk_in\") is 4.980 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.698 ns + Longest pin register " "Info: + Longest pin to register delay is 7.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns regn_wr_ena 1 PIN PIN_D23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 3; PIN Node = 'regn_wr_ena'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_ena } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.384 ns) + CELL(0.150 ns) 6.386 ns Decoder0~1 2 COMB LCCOMB_X42_Y35_N20 8 " "Info: 2: + IC(5.384 ns) + CELL(0.150 ns) = 6.386 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 8; COMB Node = 'Decoder0~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { regn_wr_ena Decoder0~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.660 ns) 7.698 ns mem_reg\[0\]\[0\] 3 REG LCFF_X40_Y35_N11 2 " "Info: 3: + IC(0.652 ns) + CELL(0.660 ns) = 7.698 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { Decoder0~1 mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 21.59 % ) " "Info: Total cell delay = 1.662 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.036 ns ( 78.41 % ) " "Info: Total interconnect delay = 6.036 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.698 ns" { regn_wr_ena Decoder0~1 mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.698 ns" { regn_wr_ena {} regn_wr_ena~combout {} Decoder0~1 {} mem_reg[0][0] {} } { 0.000ns 0.000ns 5.384ns 0.652ns } { 0.000ns 0.852ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns mem_reg\[0\]\[0\] 3 REG LCFF_X40_Y35_N11 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.698 ns" { regn_wr_ena Decoder0~1 mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.698 ns" { regn_wr_ena {} regn_wr_ena~combout {} Decoder0~1 {} mem_reg[0][0] {} } { 0.000ns 0.000ns 5.384ns 0.652ns } { 0.000ns 0.852ns 0.150ns 0.660ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in regn_do_a\[0\] mem_reg\[0\]\[0\] 11.278 ns register " "Info: tco from clock \"clk_in\" to destination pin \"regn_do_a\[0\]\" through register \"mem_reg\[0\]\[0\]\" is 11.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.682 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns mem_reg\[0\]\[0\] 3 REG LCFF_X40_Y35_N11 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.346 ns + Longest register pin " "Info: + Longest register to pin delay is 8.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[0\]\[0\] 1 REG LCFF_X40_Y35_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.416 ns) 1.145 ns Mux7~0 2 COMB LCCOMB_X40_Y35_N16 1 " "Info: 2: + IC(0.729 ns) + CELL(0.416 ns) = 1.145 ns; Loc. = LCCOMB_X40_Y35_N16; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { mem_reg[0][0] Mux7~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.420 ns) 2.464 ns Mux7~1 3 COMB LCCOMB_X41_Y35_N16 1 " "Info: 3: + IC(0.899 ns) + CELL(0.420 ns) = 2.464 ns; Loc. = LCCOMB_X41_Y35_N16; Fanout = 1; COMB Node = 'Mux7~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.094 ns) + CELL(2.788 ns) 8.346 ns regn_do_a\[0\] 4 PIN PIN_AD16 0 " "Info: 4: + IC(3.094 ns) + CELL(2.788 ns) = 8.346 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'regn_do_a\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.624 ns ( 43.42 % ) " "Info: Total cell delay = 3.624 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.722 ns ( 56.58 % ) " "Info: Total interconnect delay = 4.722 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { mem_reg[0][0] Mux7~0 Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { mem_reg[0][0] {} Mux7~0 {} Mux7~1 {} regn_do_a[0] {} } { 0.000ns 0.729ns 0.899ns 3.094ns } { 0.000ns 0.416ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { mem_reg[0][0] Mux7~0 Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { mem_reg[0][0] {} Mux7~0 {} Mux7~1 {} regn_do_a[0] {} } { 0.000ns 0.729ns 0.899ns 3.094ns } { 0.000ns 0.416ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "regn_rd_sel_a\[0\] regn_do_a\[0\] 13.317 ns Longest " "Info: Longest tpd from source pin \"regn_rd_sel_a\[0\]\" to destination pin \"regn_do_a\[0\]\" is 13.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns regn_rd_sel_a\[0\] 1 PIN PIN_D16 16 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 16; PIN Node = 'regn_rd_sel_a\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_a[0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.878 ns) + CELL(0.398 ns) 6.116 ns Mux7~0 2 COMB LCCOMB_X40_Y35_N16 1 " "Info: 2: + IC(4.878 ns) + CELL(0.398 ns) = 6.116 ns; Loc. = LCCOMB_X40_Y35_N16; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { regn_rd_sel_a[0] Mux7~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.420 ns) 7.435 ns Mux7~1 3 COMB LCCOMB_X41_Y35_N16 1 " "Info: 3: + IC(0.899 ns) + CELL(0.420 ns) = 7.435 ns; Loc. = LCCOMB_X41_Y35_N16; Fanout = 1; COMB Node = 'Mux7~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.094 ns) + CELL(2.788 ns) 13.317 ns regn_do_a\[0\] 4 PIN PIN_AD16 0 " "Info: 4: + IC(3.094 ns) + CELL(2.788 ns) = 13.317 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'regn_do_a\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 33.39 % ) " "Info: Total cell delay = 4.446 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.871 ns ( 66.61 % ) " "Info: Total interconnect delay = 8.871 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.317 ns" { regn_rd_sel_a[0] Mux7~0 Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.317 ns" { regn_rd_sel_a[0] {} regn_rd_sel_a[0]~combout {} Mux7~0 {} Mux7~1 {} regn_do_a[0] {} } { 0.000ns 0.000ns 4.878ns 0.899ns 3.094ns } { 0.000ns 0.840ns 0.398ns 0.420ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem_reg\[7\]\[1\] z_flag_in clk_in -2.634 ns register " "Info: th for register \"mem_reg\[7\]\[1\]\" (data pin = \"z_flag_in\", clock pin = \"clk_in\") is -2.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns mem_reg\[7\]\[1\] 3 REG LCFF_X64_Y32_N1 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X64_Y32_N1; Fanout = 2; REG Node = 'mem_reg\[7\]\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_in~clkctrl mem_reg[7][1] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.584 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns z_flag_in 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'z_flag_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_flag_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(0.150 ns) 5.500 ns mem_reg\[7\]\[1\]~1 2 COMB LCCOMB_X64_Y32_N0 1 " "Info: 2: + IC(4.468 ns) + CELL(0.150 ns) = 5.500 ns; Loc. = LCCOMB_X64_Y32_N0; Fanout = 1; COMB Node = 'mem_reg\[7\]\[1\]~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { z_flag_in mem_reg[7][1]~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.584 ns mem_reg\[7\]\[1\] 3 REG LCFF_X64_Y32_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.584 ns; Loc. = LCFF_X64_Y32_N1; Fanout = 2; REG Node = 'mem_reg\[7\]\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg[7][1]~1 mem_reg[7][1] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 19.99 % ) " "Info: Total cell delay = 1.116 ns ( 19.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 80.01 % ) " "Info: Total interconnect delay = 4.468 ns ( 80.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { z_flag_in mem_reg[7][1]~1 mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.584 ns" { z_flag_in {} z_flag_in~combout {} mem_reg[7][1]~1 {} mem_reg[7][1] {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { z_flag_in mem_reg[7][1]~1 mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.584 ns" { z_flag_in {} z_flag_in~combout {} mem_reg[7][1]~1 {} mem_reg[7][1] {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 21:26:00 2024 " "Info: Processing ended: Tue May 07 21:26:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
