module wideexpr_00267(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[4]?{3{(ctrl[1]?$signed({1{2'sb00}}):-((ctrl[0]?((4'sb1111)&(s3))^(s5):(ctrl[2]?(s3)<<<(s6):1'sb0))))}}:{((ctrl[3]?3'sb111:(ctrl[1]?((ctrl[3]?u2:u5))|((u0)^~(u7)):($signed(s3))^(3'b000))))^((u7)-(4'sb0111)),{1{(ctrl[7]?(ctrl[4]?(6'sb111011)>>({4{s6}}):6'sb000111):(((3'sb010)^~(4'sb0100))>>(+(s0)))<<<($signed($signed(5'b01001))))}},2'sb00,(ctrl[0]?5'sb01001:s7)}))^~((ctrl[2]?{s6,({s4,s7,(s3)+((ctrl[0]?(s1)<<(s2):$signed(1'sb1)))})|({{1{u4}},s5}),~&({3{~|({1{$signed(s0)}})}})}:$signed(((s7)^($signed(((ctrl[0]?s7:1'sb1))>>>(!(6'b100100)))))>>>($signed(+(($signed(u0))&(u3)))))));
  assign y1 = 5'b00000;
  assign y2 = s0;
  assign y3 = {~|((((ctrl[0]?!(s5):({1{1'sb0}})>>>({$signed(s3),(2'sb01)-(s0),{3{s1}}})))|(s4))|({(ctrl[0]?$signed(4'sb0010):4'sb1101),(ctrl[1]?({1{(s6)>>>(s1)}})>>>({(u7)>>(s5),2'b00,(u5)>=(s1)}):(ctrl[6]?3'sb001:s6)),$signed((ctrl[4]?{$signed(5'b01101)}:(ctrl[7]?(s5)<<(5'b01001):(2'sb01)^~(3'sb111))))}))};
  assign y4 = ($signed(6'sb011100))-(+(((ctrl[2]?(ctrl[4]?($signed(3'sb001))<=(+(2'b10)):+(~(1'b0))):(ctrl[2]?{1'b0}:(+(1'b1))==(s4))))+((ctrl[4]?s0:5'b00001))));
  assign y5 = (-((ctrl[7]?(ctrl[5]?{($signed((s1)>>(6'sb100000)))<<((3'sb010)<<((+(s0))>>((1'b1)&(1'sb0)))),(ctrl[2]?((ctrl[0]?$signed(5'sb00110):+(s4)))^~(4'sb0110):(s0)<<<((ctrl[5]?(ctrl[0]?s6:s4):(5'sb11011)<<(6'sb000000)))),$signed(s7)}:s5):{2'sb01,3'b011,(ctrl[7]?5'sb11100:(ctrl[0]?-(~&(+(3'b011))):((s1)|(4'sb0010))<<<($signed(s7))))})))+(s5);
  assign y6 = 5'sb10011;
  assign y7 = -(($signed({s1}))^~((((ctrl[0]?s0:s6))>>(4'sb1011))<<<((s3)^(3'b111))));
endmodule
