INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/260524/sw_input/sw_input.srcs/sources_1/new/sw_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sw_input'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/260524/sw_input/sw_input.srcs/sim_1/new/sw_input_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sw_input'
