Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 19 21:04:08 2020
| Host         : DESKTOP-L84ILBF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZL03_181703_wrapper_timing_summary_routed.rpt -pb ZL03_181703_wrapper_timing_summary_routed.pb -rpx ZL03_181703_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZL03_181703_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.250        0.000                      0                 2661        0.043        0.000                      0                 2661        9.020        0.000                       0                  1207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.250        0.000                      0                 2661        0.043        0.000                      0                 2661        9.020        0.000                       0                  1207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[16]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[16]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[17]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[18]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[18]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[19]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[19]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[20]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[20]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[21]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[22]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[22]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.706ns (28.548%)  route 4.270ns (71.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.765     3.073    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.050     6.457    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.581 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.606     7.187    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0[3]_i_3/O
                         net (fo=32, routed)          1.083     8.394    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.518 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.531     9.049    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.498    22.690    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[23]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.299    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg6_reg[23]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.280ns  (required time - arrival time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.058ns (18.292%)  route 4.726ns (81.708%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.729     3.037    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.493 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          2.718     6.211    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.363 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.909     7.272    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.326     7.598 f  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.430     8.028    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.152 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.669     8.821    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X12Y38         FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.504    22.697    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y38         FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524    22.101    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.101    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                 13.280    

Slack (MET) :             13.280ns  (required time - arrival time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.058ns (18.292%)  route 4.726ns (81.708%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.729     3.037    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.493 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          2.718     6.211    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152     6.363 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.909     7.272    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.326     7.598 f  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.430     8.028    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.152 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.669     8.821    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X12Y38         FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        1.504    22.697    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y38         FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524    22.101    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.101    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                 13.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.236%)  route 0.216ns (53.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.586     0.927    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.216     1.284    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.329 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.329    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X2Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.853     1.223    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.584     0.925    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.280    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.893     1.263    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    ZL03_181703_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ZL03_181703_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.716%)  route 0.233ns (62.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.560     0.901    ZL03_181703_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  ZL03_181703_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ZL03_181703_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/Q
                         net (fo=1, routed)           0.233     1.274    ZL03_181703_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GPIO_intr
    SLICE_X20Y44         FDSE                                         r  ZL03_181703_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.830     1.200    ZL03_181703_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X20Y44         FDSE                                         r  ZL03_181703_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDSE (Hold_fdse_C_D)         0.060     1.226    ZL03_181703_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.566     0.907    ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  ZL03_181703_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.110     1.158    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y46          SRLC32E                                      r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.834     1.204    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.183ns (41.854%)  route 0.254ns (58.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.586     0.927    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/Q
                         net (fo=1, routed)           0.254     1.322    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[53]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.042     1.364 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[53]_i_1/O
                         net (fo=1, routed)           0.000     1.364    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[53]
    SLICE_X2Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.853     1.223    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.271ns (62.027%)  route 0.166ns (37.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.565     0.906    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=1, routed)           0.166     1.236    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/LED_ctrl_inst/slv_reg0_reg[31][18]
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.281 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/LED_ctrl_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.000     1.281    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/LED_ctrl_inst/axi_rdata[22]_i_2_n_0
    SLICE_X14Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.343 r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/LED_ctrl_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.343    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/reg_out__0[22]
    SLICE_X14Y49         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.832     1.202    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y49         FDRE                                         r  ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    ZL03_181703_i/led_ip_0/inst/led_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.210ns (45.322%)  route 0.253ns (54.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.586     0.927    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.253     1.344    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I1_O)        0.046     1.390 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X4Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.853     1.223    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.131     1.325    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.204%)  route 0.253ns (54.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.586     0.927    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.253     1.344    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0
    SLICE_X4Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.389 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.389    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X4Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.853     1.223    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.120     1.314    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.227%)  route 0.194ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.584     0.925    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.194     1.267    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.893     1.263    ZL03_181703_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZL03_181703_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.181    ZL03_181703_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.449%)  route 0.263ns (58.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.586     0.927    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.263     1.330    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.375 r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.375    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[52]
    SLICE_X2Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZL03_181703_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1207, routed)        0.853     1.223    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZL03_181703_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  ZL03_181703_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X17Y46   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y44   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y45   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y45   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y46   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y46   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y46   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y46   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X23Y43   ZL03_181703_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y39    ZL03_181703_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



