vhdl xil_defaultlib  \
"../../../../project_5.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.vhdl" \

nosort
