database -open waves -into waves.shm -default
probe -create -shm RISCV_pipeline_tb.DUV:clock RISCV_pipeline_tb.DUV:data_i RISCV_pipeline_tb.DUV:data_o RISCV_pipeline_tb.DUV:dataAddress RISCV_pipeline_tb.DUV:instruction RISCV_pipeline_tb.DUV:instruction_1 RISCV_pipeline_tb.DUV:instructionAddress RISCV_pipeline_tb.DUV:MemWrite RISCV_pipeline_tb.DUV:PC_START_ADDRESS RISCV_pipeline_tb.DUV:reset RISCV_pipeline_tb.DUV:uins RISCV_pipeline_tb.DUV:CONTROL_PATH:clock RISCV_pipeline_tb.DUV:CONTROL_PATH:decodedFormat RISCV_pipeline_tb.DUV:CONTROL_PATH:decodedInstruction RISCV_pipeline_tb.DUV:CONTROL_PATH:funct3 RISCV_pipeline_tb.DUV:CONTROL_PATH:funct7 RISCV_pipeline_tb.DUV:CONTROL_PATH:instruction RISCV_pipeline_tb.DUV:CONTROL_PATH:opcode RISCV_pipeline_tb.DUV:CONTROL_PATH:reset RISCV_pipeline_tb.DUV:CONTROL_PATH:uins RISCV_pipeline_tb.DUV:DATA_PATH:ALUoperand2 RISCV_pipeline_tb.DUV:DATA_PATH:branch_decision RISCV_pipeline_tb.DUV:DATA_PATH:branchTarget RISCV_pipeline_tb.DUV:DATA_PATH:bubble_branch_ID RISCV_pipeline_tb.DUV:DATA_PATH:bubble_hazard_EX RISCV_pipeline_tb.DUV:DATA_PATH:ce_pc RISCV_pipeline_tb.DUV:DATA_PATH:ce_stage_ID RISCV_pipeline_tb.DUV:DATA_PATH:cicles RISCV_pipeline_tb.DUV:DATA_PATH:clock RISCV_pipeline_tb.DUV:DATA_PATH:Data1_ID RISCV_pipeline_tb.DUV:DATA_PATH:Data1_ID_mux RISCV_pipeline_tb.DUV:DATA_PATH:Data2_ID RISCV_pipeline_tb.DUV:DATA_PATH:Data2_ID_mux RISCV_pipeline_tb.DUV:DATA_PATH:data_i RISCV_pipeline_tb.DUV:DATA_PATH:data_i_WB RISCV_pipeline_tb.DUV:DATA_PATH:data_o RISCV_pipeline_tb.DUV:DATA_PATH:dataAddress RISCV_pipeline_tb.DUV:DATA_PATH:decodedFormat_IF RISCV_pipeline_tb.DUV:DATA_PATH:decodedInstruction_IF RISCV_pipeline_tb.DUV:DATA_PATH:Forward1 RISCV_pipeline_tb.DUV:DATA_PATH:Forward2 RISCV_pipeline_tb.DUV:DATA_PATH:ForwardA RISCV_pipeline_tb.DUV:DATA_PATH:ForwardB RISCV_pipeline_tb.DUV:DATA_PATH:ForwardWb_A RISCV_pipeline_tb.DUV:DATA_PATH:ForwardWb_B RISCV_pipeline_tb.DUV:DATA_PATH:funct3 RISCV_pipeline_tb.DUV:DATA_PATH:funct7 RISCV_pipeline_tb.DUV:DATA_PATH:imm_data_EX RISCV_pipeline_tb.DUV:DATA_PATH:imm_data_ID RISCV_pipeline_tb.DUV:DATA_PATH:imm_data_ID_mux RISCV_pipeline_tb.DUV:DATA_PATH:incrementedPC_IF RISCV_pipeline_tb.DUV:DATA_PATH:instruction_ID RISCV_pipeline_tb.DUV:DATA_PATH:instruction_IF RISCV_pipeline_tb.DUV:DATA_PATH:instruction_IF_mux RISCV_pipeline_tb.DUV:DATA_PATH:instruction_out RISCV_pipeline_tb.DUV:DATA_PATH:instructionAddress RISCV_pipeline_tb.DUV:DATA_PATH:jumpTarget RISCV_pipeline_tb.DUV:DATA_PATH:MemWrite RISCV_pipeline_tb.DUV:DATA_PATH:opcode RISCV_pipeline_tb.DUV:DATA_PATH:operand1 RISCV_pipeline_tb.DUV:DATA_PATH:operand2 RISCV_pipeline_tb.DUV:DATA_PATH:pc_d RISCV_pipeline_tb.DUV:DATA_PATH:PC_EX RISCV_pipeline_tb.DUV:DATA_PATH:PC_ID RISCV_pipeline_tb.DUV:DATA_PATH:PC_IF_mux RISCV_pipeline_tb.DUV:DATA_PATH:pc_q RISCV_pipeline_tb.DUV:DATA_PATH:PC_START_ADDRESS RISCV_pipeline_tb.DUV:DATA_PATH:rd_EX RISCV_pipeline_tb.DUV:DATA_PATH:rd_ID RISCV_pipeline_tb.DUV:DATA_PATH:rd_ID_mux RISCV_pipeline_tb.DUV:DATA_PATH:rd_MEM RISCV_pipeline_tb.DUV:DATA_PATH:rd_WB RISCV_pipeline_tb.DUV:DATA_PATH:readData1_EX RISCV_pipeline_tb.DUV:DATA_PATH:readData1_ID RISCV_pipeline_tb.DUV:DATA_PATH:readData2_EX RISCV_pipeline_tb.DUV:DATA_PATH:readData2_ID RISCV_pipeline_tb.DUV:DATA_PATH:readReg1 RISCV_pipeline_tb.DUV:DATA_PATH:readReg2 RISCV_pipeline_tb.DUV:DATA_PATH:reset RISCV_pipeline_tb.DUV:DATA_PATH:result_EX RISCV_pipeline_tb.DUV:DATA_PATH:result_MEM RISCV_pipeline_tb.DUV:DATA_PATH:result_WB RISCV_pipeline_tb.DUV:DATA_PATH:rs1_EX RISCV_pipeline_tb.DUV:DATA_PATH:rs1_ID RISCV_pipeline_tb.DUV:DATA_PATH:rs1_ID_mux RISCV_pipeline_tb.DUV:DATA_PATH:rs2_EX RISCV_pipeline_tb.DUV:DATA_PATH:rs2_ID RISCV_pipeline_tb.DUV:DATA_PATH:rs2_ID_mux RISCV_pipeline_tb.DUV:DATA_PATH:SYNTHESIS RISCV_pipeline_tb.DUV:DATA_PATH:uins_bubble RISCV_pipeline_tb.DUV:DATA_PATH:uins_EX RISCV_pipeline_tb.DUV:DATA_PATH:uins_ID RISCV_pipeline_tb.DUV:DATA_PATH:uins_ID_mux RISCV_pipeline_tb.DUV:DATA_PATH:uins_MEM RISCV_pipeline_tb.DUV:DATA_PATH:uins_WB RISCV_pipeline_tb.DUV:DATA_PATH:writeData RISCV_pipeline_tb.DUV:DATA_PATH:ALU:op1_s RISCV_pipeline_tb.DUV:DATA_PATH:ALU:op1_u RISCV_pipeline_tb.DUV:DATA_PATH:ALU:op2_s RISCV_pipeline_tb.DUV:DATA_PATH:ALU:op2_u RISCV_pipeline_tb.DUV:DATA_PATH:ALU:operand1 RISCV_pipeline_tb.DUV:DATA_PATH:ALU:operand2 RISCV_pipeline_tb.DUV:DATA_PATH:ALU:operation RISCV_pipeline_tb.DUV:DATA_PATH:ALU:pc RISCV_pipeline_tb.DUV:DATA_PATH:ALU:result RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:clock RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:readData1 RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:readData2 RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:readRegister1 RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:readRegister2 RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:reg RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:reset RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:write RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:writeData RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:writeEnable RISCV_pipeline_tb.DUV:DATA_PATH:REGISTER_FILE:writeRegister RISCV_pipeline_tb.DUV:DATA_PATH:PROGRAM_COUNTER:ce RISCV_pipeline_tb.DUV:DATA_PATH:PROGRAM_COUNTER:clock RISCV_pipeline_tb.DUV:DATA_PATH:PROGRAM_COUNTER:d RISCV_pipeline_tb.DUV:DATA_PATH:PROGRAM_COUNTER:INIT_VALUE RISCV_pipeline_tb.DUV:DATA_PATH:PROGRAM_COUNTER:LENGTH RISCV_pipeline_tb.DUV:DATA_PATH:PROGRAM_COUNTER:q RISCV_pipeline_tb.DUV:DATA_PATH:PROGRAM_COUNTER:reset RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:ce RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:clock RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:INIT RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:instruction_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:instruction_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:pc_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:pc_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_ID:reset RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:clock RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:imm_data_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:imm_data_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:INIT RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:pc_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:pc_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:rd_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:rd_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:read_data_1_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:read_data_1_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:read_data_2_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:read_data_2_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:reset RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:rs1_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:rs1_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:rs2_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:rs2_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:uins_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_EX:uins_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:alu_result_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:alu_result_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:clock RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:INIT RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:rd_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:rd_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:reset RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:uins_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:uins_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:write_data_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_MEM:write_data_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:alu_result_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:alu_result_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:clock RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:INIT RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:rd_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:rd_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:read_data_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:read_data_out RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:reset RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:uins_in RISCV_pipeline_tb.DUV:DATA_PATH:Stage_WB:uins_out RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:Forward1 RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:Forward2 RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:ForwardA RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:ForwardB RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:ForwardWb_A RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:ForwardWb_B RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:rd_stage_EX RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:rd_stage_MEM RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:rd_stage_WB RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:RegWrite_stage_EX RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:RegWrite_stage_MEM RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:RegWrite_stage_WB RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:rs1_stage_EX RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:rs1_stage_ID RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:rs2_stage_EX RISCV_pipeline_tb.DUV:DATA_PATH:Forwarding_unit:rs2_stage_ID RISCV_pipeline_tb.DUV:DATA_PATH:BranchDetection_unit:branch_decision RISCV_pipeline_tb.DUV:DATA_PATH:BranchDetection_unit:branch_prediction RISCV_pipeline_tb.DUV:DATA_PATH:BranchDetection_unit:bubble_branch_ID RISCV_pipeline_tb.DUV:DATA_PATH:BranchDetection_unit:Data1_ID RISCV_pipeline_tb.DUV:DATA_PATH:BranchDetection_unit:Data2_ID RISCV_pipeline_tb.DUV:DATA_PATH:BranchDetection_unit:instruction RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:bubble_hazard_EX RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:ce RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:ce_pc RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:ce_stage_ID RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:MemToReg_EX RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:rd_EX RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:rs1_ID RISCV_pipeline_tb.DUV:DATA_PATH:HazardDetection_unit:rs2_ID RISCV_pipeline_tb.DUV:DATA_PATH:IMM_DATA_EXTRACT:imm_data RISCV_pipeline_tb.DUV:DATA_PATH:IMM_DATA_EXTRACT:instruction RISCV_pipeline_tb.DUV:DATA_PATH:IMM_DATA_EXTRACT:instruction_f RISCV_pipeline_tb.u_mem.addr0_i RISCV_pipeline_tb.u_mem.addr1_i RISCV_pipeline_tb.u_mem.clk_i RISCV_pipeline_tb.u_mem.data0_i RISCV_pipeline_tb.u_mem.data0_o RISCV_pipeline_tb.u_mem.data1_i RISCV_pipeline_tb.u_mem.data1_o RISCV_pipeline_tb.u_mem.ram RISCV_pipeline_tb.u_mem.ram_read0_q RISCV_pipeline_tb.u_mem.ram_read1_q RISCV_pipeline_tb.u_mem.rst_i RISCV_pipeline_tb.u_mem.wr0_i RISCV_pipeline_tb.u_mem.wr1_i
run 4000ns
exit
