==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.46 seconds. CPU system time: 1.33 seconds. Elapsed time: 26.06 seconds; current allocated memory: 224.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:73:2)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.28 seconds; current allocated memory: 225.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 225.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (softmax_10_bp/src/softmax_10_bp.cpp:42) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (softmax_10_bp/src/softmax_10_bp.cpp:42) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (softmax_10_bp/src/softmax_10_bp.cpp:42) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:53), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 249.145 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_40_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 348.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 348.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 349.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to schedule 'load' operation ('weights_load_1', softmax_10_bp/src/softmax_10_bp.cpp:45) on array 'weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to schedule 'load' operation ('weights_load_3', softmax_10_bp/src/softmax_10_bp.cpp:45) on array 'weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to schedule 'load' operation ('weights_load_5', softmax_10_bp/src/softmax_10_bp.cpp:45) on array 'weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_40_2'): Unable to schedule 'load' operation ('weights_load_7', softmax_10_bp/src/softmax_10_bp.cpp:45) on array 'weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 34, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 350.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 350.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 351.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 351.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 351.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 352.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 352.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 352.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 354.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 357.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 358.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 359.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 360.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 361.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 364.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc3_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 366.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 368.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/layer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/label_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_error' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.3 seconds. CPU system time: 1.33 seconds. Elapsed time: 26.44 seconds; current allocated memory: 224.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:75:2)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Complete partitioning on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.34 seconds; current allocated memory: 225.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.570 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (softmax_10_bp/src/softmax_10_bp.cpp:42) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (softmax_10_bp/src/softmax_10_bp.cpp:42) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (softmax_10_bp/src/softmax_10_bp.cpp:42) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:53), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 249.512 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.21 seconds; current allocated memory: 346.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_40_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 347.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 348.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 349.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 349.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 349.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 350.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 351.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 351.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 351.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 351.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 352.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 352.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 352.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_3 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_4 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_5 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_6 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_7 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_8 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_9 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 352.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 352.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 352.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 355.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 358.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 360.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 361.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 363.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 365.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.73 seconds. CPU system time: 1.36 seconds. Elapsed time: 27.93 seconds; current allocated memory: 224.949 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:66:2)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Complete partitioning on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:53:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.23 seconds; current allocated memory: 225.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.527 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (softmax_10_bp/src/softmax_10_bp.cpp:34) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (softmax_10_bp/src/softmax_10_bp.cpp:34) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_3' (softmax_10_bp/src/softmax_10_bp.cpp:34) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:47), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 249.309 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:29:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 327.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_26_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_26_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_32_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_32_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 327.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 329.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 329.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 329.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 329.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 329.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 330.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 331.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 331.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 331.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 331.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 332.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 332.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 332.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 332.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 332.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 332.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 333.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 335.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 338.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_26_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.53 seconds. CPU system time: 1.43 seconds. Elapsed time: 26.64 seconds; current allocated memory: 224.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:72:2)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Complete partitioning on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.18 seconds; current allocated memory: 225.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.590 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 347.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 349.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 349.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 349.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 349.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 350.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 351.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 351.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 351.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 352.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 352.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_3 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_4 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_5 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_6 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_7 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_8 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_9 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 352.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 352.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 352.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 354.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 356.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 359.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 360.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 361.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 363.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 365.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.38 seconds. CPU system time: 1.37 seconds. Elapsed time: 26.48 seconds; current allocated memory: 224.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:72:2)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Complete partitioning on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.21 seconds; current allocated memory: 225.379 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.379 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.961 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 249.473 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 347.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 348.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 349.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 349.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 350.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 351.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 351.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 351.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 352.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 352.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_3 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_4 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_5 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_6 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_7 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_8 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_9 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 352.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 352.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 352.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 354.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 355.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 359.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 360.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 361.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 361.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 363.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 366.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.12 seconds. CPU system time: 1.35 seconds. Elapsed time: 26.35 seconds; current allocated memory: 224.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:72:2)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.22 seconds; current allocated memory: 225.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 226.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 226.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc3'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 249.363 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 346.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 348.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 348.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 349.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 349.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_4', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_9', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_1', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_5', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 350.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 350.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 351.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 351.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 351.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 351.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 352.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 352.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 352.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 352.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 354.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 357.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 359.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 360.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 360.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 362.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 364.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc3_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 366.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.1 seconds. CPU system time: 1.29 seconds. Elapsed time: 26.26 seconds; current allocated memory: 224.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel(float*, float*, unsigned int, float*)' (softmax_10_bp/src/softmax_10_bp.cpp:70:2)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.16 seconds; current allocated memory: 225.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.488 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (softmax_10_bp/src/softmax_10_bp.cpp:40) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (softmax_10_bp/src/softmax_10_bp.cpp:12) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_38_2' (softmax_10_bp/src/softmax_10_bp.cpp:40) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_3' (softmax_10_bp/src/softmax_10_bp.cpp:40) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:49), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc3'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 249.555 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:10:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 346.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_12_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_21_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_35_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_38_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 348.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 348.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 349.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 349.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 349.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to schedule 'load' operation ('weights_load_4', softmax_10_bp/src/softmax_10_bp.cpp:42) on array 'weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to schedule 'load' operation ('weights_load_9', softmax_10_bp/src/softmax_10_bp.cpp:42) on array 'weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to schedule 'load' operation ('weights_load_1', softmax_10_bp/src/softmax_10_bp.cpp:42) on array 'weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to schedule 'load' operation ('weights_load_5', softmax_10_bp/src/softmax_10_bp.cpp:42) on array 'weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 351.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 351.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 351.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 351.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 352.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 352.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 352.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 352.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 352.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 353.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 356.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 358.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 360.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 360.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1' pipeline 'VITIS_LOOP_35_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 361.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 363.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 365.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc3_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 367.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 369.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/layer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/label_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_error' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_softmax_weights', 'layer_output', 'label_r', 'input_error' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 371.277 MB.
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_error_propagation_10u_128u_s_output_error_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'label_r_c_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_error_c_U(accel_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.12 seconds. CPU system time: 1.23 seconds. Elapsed time: 23.17 seconds; current allocated memory: 224.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:73:2)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Complete partitioning on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.86 seconds; current allocated memory: 225.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 226.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 249.453 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 349.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 349.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 349.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 349.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 350.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 351.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 351.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 351.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 351.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 352.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 352.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 352.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 353.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 353.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_3 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_4 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_5 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_6 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_7 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_8 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_9 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 353.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 353.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 353.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 354.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 356.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 359.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 361.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 362.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 362.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 364.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 366.863 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.06 seconds. CPU system time: 1.44 seconds. Elapsed time: 25.23 seconds; current allocated memory: 224.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:73:2)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Complete partitioning on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.9 seconds; current allocated memory: 225.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.703 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 347.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 349.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 349.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 350.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 351.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 351.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 351.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 351.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 352.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 352.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 352.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 353.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_3 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_4 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_5 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_6 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_7 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_8 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_9 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 353.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 353.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 354.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 356.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 359.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 361.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 362.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 362.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 364.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 366.863 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.44 seconds. CPU system time: 1.22 seconds. Elapsed time: 23.59 seconds; current allocated memory: 224.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:73:2)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Complete partitioning on dimension 1. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.6 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 227.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 229.379 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.44 seconds; current allocated memory: 255.969 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 376.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 378.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 378.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 387.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 387.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 387.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 387.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 387.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 387.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.99 seconds; current allocated memory: 398.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 398.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.35 seconds; current allocated memory: 417.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 417.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 418.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 418.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 419.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 419.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_3 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_4 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_5 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_6 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_7 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_8 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_9 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_10 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_11 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_12 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_13 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_14 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_15 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_16 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_17 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_18 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_19 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_20 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_21 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_22 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_23 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_24 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_25 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_26 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_27 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_28 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_29 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_30 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_31 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_32 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_33 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_34 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_35 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_36 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_37 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_38 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_39 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_40 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_41 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_42 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_43 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_44 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_45 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_46 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_47 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_48 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_49 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_50 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_51 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_52 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_53 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_54 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_55 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_56 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_57 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_58 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_59 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_60 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_61 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_62 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_63 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_64 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_65 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_66 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_67 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_68 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_69 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_70 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_71 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_72 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_73 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_74 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_75 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_76 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_77 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_78 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_79 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_80 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_81 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_82 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_83 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_84 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_85 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_86 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_87 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_88 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_89 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_90 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_91 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_92 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_93 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_94 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_95 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_96 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_97 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_98 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_99 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_100 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_101 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_102 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_103 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_104 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_105 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_106 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_107 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_108 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_109 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_110 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_111 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_112 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_113 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_114 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_115 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_116 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_117 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_118 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_119 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_120 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_121 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_122 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_123 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_124 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_125 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_126 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_127 (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.58 seconds; current allocated memory: 419.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 420.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 420.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 423.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 432.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 438.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 440.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 441.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 442.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 10 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.34 seconds. CPU system time: 1.19 seconds. Elapsed time: 23.41 seconds; current allocated memory: 224.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:74:2)
INFO: [HLS 214-248] Applying array_reshape to 'softmax_weights': Complete reshaping on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.7 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.062 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] softmax_10_bp/src/softmax_10_bp.cpp:43: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.512 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 249.477 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 348.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 348.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 349.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 350.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 351.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 351.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 351.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 351.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 352.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 352.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 354.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 357.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 359.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 359.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 360.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 362.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 364.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 366.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 368.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/layer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.7 seconds. CPU system time: 1.05 seconds. Elapsed time: 22.59 seconds; current allocated memory: 224.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:73:2)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.67 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.523 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc3'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 249.398 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 346.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 348.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 348.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 349.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_4', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_9', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_1', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_5', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 350.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 350.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 351.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 351.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 351.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 352.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 352.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 352.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 354.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 357.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 359.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 360.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 360.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 362.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 364.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc3_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 366.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.38 seconds. CPU system time: 1.27 seconds. Elapsed time: 22.49 seconds; current allocated memory: 224.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:73:2)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.85 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc3'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 249.395 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 346.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 348.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 348.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 349.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_4', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_9', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_1', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' (loop 'VITIS_LOOP_39_2'): Unable to schedule 'load' operation ('weights_load_5', softmax_10_bp/src/softmax_10_bp.cpp:43) on array 'weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 350.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 350.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 351.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 351.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 351.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 352.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 352.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 354.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 357.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 359.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 360.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 360.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 362.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 364.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc3_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc3_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 366.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.32 seconds. CPU system time: 1.13 seconds. Elapsed time: 22.39 seconds; current allocated memory: 224.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:73:2)
INFO: [HLS 214-248] Applying array_reshape to 'softmax_weights': Complete reshaping on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.46 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] softmax_10_bp/src/softmax_10_bp.cpp:43: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.512 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 249.477 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 348.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 348.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 349.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 350.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 351.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 351.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 351.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 352.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 352.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 353.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 354.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 357.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 359.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 359.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 360.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 362.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 364.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 366.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 368.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/layer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.42 seconds. CPU system time: 1.05 seconds. Elapsed time: 22.37 seconds; current allocated memory: 224.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:74:2)
INFO: [HLS 214-248] Applying array_reshape to 'softmax_weights': Complete reshaping on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.58 seconds; current allocated memory: 225.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] softmax_10_bp/src/softmax_10_bp.cpp:43: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.559 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (softmax_10_bp/src/softmax_10_bp.cpp:10) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (softmax_10_bp/src/softmax_10_bp.cpp:13) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (softmax_10_bp/src/softmax_10_bp.cpp:41) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 249.527 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (softmax_10_bp/src/softmax_10_bp.cpp:11:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_13_3' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_22_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_36_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_39_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 348.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 348.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 349.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 350.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 350.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 351.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 351.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 351.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 351.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 352.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 352.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 352.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 353.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_13_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 354.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 357.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 359.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 359.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 360.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 362.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 364.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 366.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 368.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.01 seconds. CPU system time: 1.29 seconds. Elapsed time: 25.08 seconds; current allocated memory: 224.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-273] In function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (softmax_10_bp/src/softmax_10_bp.hpp:38:0)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:74:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (softmax_10_bp/src/softmax_10_bp.cpp:41:20) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10 (softmax_10_bp/src/softmax_10_bp.cpp:33:0)
INFO: [HLS 214-248] Applying array_reshape to 'softmax_weights': Complete reshaping on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:56:8)
INFO: [HLS 214-115] Multiple burst reads of length 640 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:9:18)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.26 seconds; current allocated memory: 225.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] softmax_10_bp/src/softmax_10_bp.cpp:5: in function 'save_variables_locally<10, 128>': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.645 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (softmax_10_bp/src/softmax_10_bp.cpp:40) in function 'softmax_error_propagation<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (softmax_10_bp/src/softmax_10_bp.cpp:12) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'accel' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_write_out_mem_proc' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'accel'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:50), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'Loop_write_out_mem_proc1'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 249.547 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (softmax_10_bp/src/softmax_10_bp.cpp:9:37) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_9_1_L' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_VITIS_LOOP_12_2' to 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_VITIS_LOOP_21_1' to 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_35_1' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_VITIS_LOOP_38_2' to 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 346.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 348.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 348.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 349.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 350.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 350.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 351.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 351.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 351.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 351.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 352.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 352.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 352.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L' pipeline 'VITIS_LOOP_9_1_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_9_1_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_VITIS_LOOP_12_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 354.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 357.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 359.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 359.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1' pipeline 'VITIS_LOOP_35_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 360.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 362.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 364.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_write_out_mem_proc1_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 366.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_write_out_mem_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_write_out_mem_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 368.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/layer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/label_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_error' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_softmax_weights', 'layer_output', 'label_r', 'input_error' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.45 seconds. CPU system time: 1.33 seconds. Elapsed time: 25.53 seconds; current allocated memory: 224.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'kernel' is marked as complete unroll implied by the pipeline pragma (softmax_10_bp/src/softmax_10_bp.cpp:43:11)
INFO: [HLS 214-186] Unrolling loop 'kernel' (softmax_10_bp/src/softmax_10_bp.cpp:43:11) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10 (softmax_10_bp/src/softmax_10_bp.cpp:33:0)
INFO: [HLS 214-248] Applying array_reshape to 'softmax_weights': Complete reshaping on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:58:8)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.hpp:40:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.15 seconds; current allocated memory: 225.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] softmax_10_bp/src/softmax_10_bp.cpp:5: in function 'save_variables_locally<10, 128>': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'output_error' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_input' (softmax_10_bp/src/softmax_10_bp.cpp:12) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:52), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'write_mem<float, 128u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:9)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.965 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'save_weights' (softmax_10_bp/src/softmax_10_bp.cpp:9:35) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:23)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 347.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_save_weights_L' to 'save_variables_locally_10u_128u_Pipeline_save_weights_L'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_stream_input' to 'save_variables_locally_10u_128u_Pipeline_stream_input'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_output_error' to 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_store_output_error' to 'softmax_error_propagation_10u_128u_Pipeline_store_output_error'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_input' to 'softmax_error_propagation_10u_128u_Pipeline_input'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem<float, 128u>_Pipeline_write_out_mem' to 'write_mem_float_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem<float, 128u>' to 'write_mem_float_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'save_weights_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'save_weights_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 349.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 349.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_stream_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_input'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'stream_input'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 349.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 349.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_error'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'output_error'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 351.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 351.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_error'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'store_output_error'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 351.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'input'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 351.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 351.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 352.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 352.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_float_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 352.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 352.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_float_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 353.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 353.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 353.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 353.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 353.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' pipeline 'save_weights_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_save_weights_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 356.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_stream_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_stream_input' pipeline 'stream_input' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_stream_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 359.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 362.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' pipeline 'output_error' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 362.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 363.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' pipeline 'store_output_error' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_store_output_error'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 364.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./softmax_10_bp/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'softmax_10_bp/src/softmax_10_bp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.47 seconds. CPU system time: 1.28 seconds. Elapsed time: 24.59 seconds; current allocated memory: 224.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'kernel' is marked as complete unroll implied by the pipeline pragma (softmax_10_bp/src/softmax_10_bp.cpp:43:11)
INFO: [HLS 214-186] Unrolling loop 'kernel' (softmax_10_bp/src/softmax_10_bp.cpp:43:11) in function 'softmax_error_propagation<10u, 128u>' completely with a factor of 10 (softmax_10_bp/src/softmax_10_bp.cpp:33:0)
INFO: [HLS 214-248] Applying array_reshape to 'softmax_weights': Complete reshaping on dimension 2. (softmax_10_bp/src/softmax_10_bp.cpp:58:8)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (softmax_10_bp/src/softmax_10_bp.hpp:40:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.04 seconds; current allocated memory: 225.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] softmax_10_bp/src/softmax_10_bp.cpp:5: in function 'save_variables_locally<10, 128>': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'output_error' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'sparce_categorical_cross_entropy<10u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_input' (softmax_10_bp/src/softmax_10_bp.cpp:12) in function 'save_variables_locally<10u, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (softmax_10_bp/src/softmax_10_bp.cpp:52), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'save_variables_locally<10u, 128u>'
	 'sparce_categorical_cross_entropy<10u>'
	 'softmax_error_propagation<10u, 128u>'
	 'write_mem<float, 128u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'softmax_error_propagation<10u, 128u>' (softmax_10_bp/src/softmax_10_bp.cpp:0:9)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.965 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'save_weights' (softmax_10_bp/src/softmax_10_bp.cpp:9:35) in function 'save_variables_locally<10u, 128u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_error' (softmax_10_bp/src/softmax_10_bp.cpp:37:23)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 347.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_save_weights_L' to 'save_variables_locally_10u_128u_Pipeline_save_weights_L'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>_Pipeline_stream_input' to 'save_variables_locally_10u_128u_Pipeline_stream_input'.
WARNING: [SYN 201-103] Legalizing function name 'save_variables_locally<10u, 128u>' to 'save_variables_locally_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>_Pipeline_output_error' to 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'.
WARNING: [SYN 201-103] Legalizing function name 'sparce_categorical_cross_entropy<10u>' to 'sparce_categorical_cross_entropy_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_store_output_error' to 'softmax_error_propagation_10u_128u_Pipeline_store_output_error'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>_Pipeline_input' to 'softmax_error_propagation_10u_128u_Pipeline_input'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_error_propagation<10u, 128u>' to 'softmax_error_propagation_10u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem<float, 128u>_Pipeline_write_out_mem' to 'write_mem_float_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem<float, 128u>' to 'write_mem_float_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'save_weights_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'save_weights_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 349.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 349.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_Pipeline_stream_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_input'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'stream_input'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 349.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 349.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_error'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'output_error'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 351.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_error'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'store_output_error'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 351.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_Pipeline_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'input'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 351.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 351.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_error_propagation_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 352.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_float_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 352.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 352.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_float_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 353.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 353.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_10u_128u_U0 to softmax_error_propagation_10u_128u_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 353.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 353.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 353.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_save_weights_L' pipeline 'save_weights_L' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_save_weights_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 356.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_Pipeline_stream_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_10u_128u_Pipeline_stream_input' pipeline 'stream_input' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_Pipeline_stream_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 359.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 362.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparce_categorical_cross_entropy_10u_Pipeline_output_error' pipeline 'output_error' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 362.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparce_categorical_cross_entropy_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparce_categorical_cross_entropy_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 363.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_error_propagation_10u_128u_Pipeline_store_output_error' pipeline 'store_output_error' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_error_propagation_10u_128u_Pipeline_store_output_error'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 364.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
