<root><simulation><result_generated_time />2023-05-16 16:10:19<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />105/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [24, 1, 1], 'O': [192, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 2)]], [[('K', 8)], [('C', 4), ('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('OY', 3)], [('OY', 2), ('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 3), ('K', 8)], [('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 4), ('C', 4), ('K', 2), ('OX', 6), ('OX', 25), ('OY', 5), ('OY', 5)], []]<I />[[('K', 2), ('C', 4), ('C', 4), ('K', 2)], [('OX', 6), ('OX', 25), ('OY', 5)], [('OY', 5)]]<O />[[('K', 2), ('C', 4), ('C', 4)], [('K', 2), ('OX', 6), ('OX', 25), ('OY', 5)], [('OY', 5)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [6.0, 1, 3750, 1], 'I': [32.0, 4.0, 1.0, 1.0], 'O': [4.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 65536, 65536], 'I': [128, 2304000, 11520000], 'O': [16, 4608000, 23040000], 'O_partial': [16, 0, 0], 'O_final': [0, 4608000, 23040000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.25, 0.07, 0.0], 'O': [0.03, 0.14, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.21, 0.0], 'I': [0.25, 0.21, 0.0], 'O': [0.03, 0.21, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [128, 2304000, 11520000], 'O': [16, 2304000, 4608000], 'O_partial': [16, 0, 0], 'O_final': [0, 2304000, 4608000]}<total_unit_count />{'W': [768, 128, 1, 1], 'I': [768, 24, 1, 1], 'O': [768, 192, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [24, 24, 1, 1], 'O': [192, 192, 1, 1]}<duplicate_unit_count />{'W': [6.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[30720000, 30720000], [30720000, 8192], [8192, 0]]<I />[[11443328, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(43200000, 46080000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(43200000, 46080000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3840000, 3840000], [480000, 128], [32, 0]]<I />[[1430416, 715208], [89401, 89401], [22350, 0]]<O />[[(5400000, 5760000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([5400000, 5760000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />61440000</mac_count></basic_info><energy><total_energy />406124962.5<mem_energy_breakdown><W />[2690.2, 50545.8, 42.6]<I />[741.4, 17718.2, 29767.2]<O />[4035.4, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />3072000.0<total />405995520.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3549<utilization_without_data_loading />0.3582<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.4733<mac_utilize_temporal_without_data_loading />0.4776</mac_array_utilization><latency><latency_cycle_with_data_loading />507122<latency_cycle_without_data_loading />502490<ideal_computing_cycle />240000<data_loading><load_cycle_total />4632<load_cycle_individual />{'W': [4, 128, 0], 'I': [6, 4500, 0]}<load_cycle_combined />{'W': 128, 'I': 4500}</data_loading><mem_stalling><mem_stall_cycle_total />262490<mem_stall_cycle_individual />{'W': [[-239999], [-239998, 239998], [-240000, -240000]], 'I': [[-239999], [-232438, -217442], [-174000, -187500]], 'O': [[-240000], [-240000, -195000], [-195000, -228750]]}<mem_stall_cycle_shared />{'W': [[-239999], [-239998, 262490], [0, 0]], 'I': [[-239999], [-232438, 262490], [0, 0]], 'O': [[-240000], [-240000, -195000], [-195000, -228750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 65536, 65536], 'I': [128, 2304000, 11520000], 'O': [16, 4608000, 23040000], 'O_partial': [16, 0, 0], 'O_final': [0, 4608000, 23040000]}<data_size_each_level_total />{'W': [2048, 65536, 65536], 'I': [3072, 2304000, 11520000], 'O': [3072, 4608000, 23040000]}<loop_cycles_each_level />{'W': [2, 240000, 240000], 'I': [64, 48000, 240000], 'O': [32, 48000, 240000]}<top_ir_loop_size />{'W': [1, 3750, 1], 'I': [2, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 2.0], [48.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 0.5], [96.0, 96.0], [96.0, 96.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 0.3]], 'I': [[8.0, 4.0], [96.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [1536.0, 96.0], [96.0, 96.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 0.3], [0.3, 0]], 'I': [[8.0, 2.0], [48.0, 48.0], [48.0, 0]], 'O': [[8.0, 0.5], [96.0, 96.0], [96.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1168.0, 144.3], [48.3, 96.0]], 'I': [[8.0, 2.0], [1168.0, 144.3], [48.3, 96.0]], 'O': [[8.0, 0.5], [1168.0, 144.3], [48.3, 96.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 240000], [2, 2, 120000], [240000, 240000, 1]], 'I': [[1, 1, 240000], [64, 64, 3750], [48000, 48000, 5]], 'O': [[1, 1, 240000], [32, 32, 7500], [48000, 48000, 5]]}<trans_time_real />{'W': [[0, 1, 240000], [[0, 2, 120000], [4, 2, 120000]], [[128, 240000, 1], [32, 240000, 1]]], 'I': [[0, 1, 240000], [[2, 64, 3750], [6, 64, 3750]], [[4500, 48000, 5], [1125, 48000, 5]]], 'O': [[0, 1, 240000], [[0, 32, 7500], [6, 32, 7500]], [[9000, 48000, 5], [2250, 48000, 5]]]}<single_stall_cycle />{'W': [[-1], [-2, 2], [-239872, -239968]], 'I': [[-1], [-62, -58], [-43500, -46875]], 'O': [[-1], [-32, -26], [-39000, -45750]]}<single_stall_count />{'W': [239999, 119999, 0], 'I': [239999, 3749, 4], 'O': [240000, 7500, 5]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [18000, 0], 'O': [45000, 0]}, 1: {'W': [239998, 0], 'I': [22494, 18000], 'O': [45000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-222000, -240000], [-195000, -240000]], 1: [[22492, -222000], [-195000, -195000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>