

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Sun Mar 24 03:14:13 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.84|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

 <State 1> : 0.48ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:69]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %._crit_edge161, label %0" [correlator.cpp:75]
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:84]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:115]

 <State 2> : 3.18ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phaseClass_V_load = load i4* @phaseClass_V, align 1" [correlator.cpp:94]
ST_2 : Operation 19 [1/1] (1.06ns)   --->   "store i4 0, i4* @phaseClass_V, align 1" [correlator.cpp:79]
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:84]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [correlator.cpp:84]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i1 } %empty, 1" [correlator.cpp:84]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_1 = trunc i32 %tmp_data_V to i16" [correlator.cpp:87]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i16 %p_Val2_1, i16* @unScalled_V, align 2" [correlator.cpp:87]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%op_V_read_assign = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_1, i5 0)" [correlator.cpp:88]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%op_V_read_assign_cas = sext i21 %op_V_read_assign to i22" [correlator.cpp:88]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i21 %op_V_read_assign, i21* @newVal_V, align 4" [correlator.cpp:88]
ST_2 : Operation 28 [1/1] (1.08ns)   --->   "%cond_i = icmp eq i4 %phaseClass_V_load, 0" [correlator.cpp:123->correlator.cpp:94]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.06ns)   --->   "br i1 %cond_i, label %.preheader.0.i, label %correlator.exit" [correlator.cpp:123->correlator.cpp:94]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_14 = load i32* @cor_phaseClass0_V_14, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_13 = load i32* @cor_phaseClass0_V_13, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_13, i32* @cor_phaseClass0_V_14, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_12 = load i32* @cor_phaseClass0_V_12, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_12, i32* @cor_phaseClass0_V_13, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_11 = load i32* @cor_phaseClass0_V_11, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_11, i32* @cor_phaseClass0_V_12, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_10 = load i32* @cor_phaseClass0_V_10, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_10, i32* @cor_phaseClass0_V_11, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_9_s, i32* @cor_phaseClass0_V_10, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_8_s, i32* @cor_phaseClass0_V_9, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_7_s, i32* @cor_phaseClass0_V_8, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_6_s, i32* @cor_phaseClass0_V_7, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_5_s, i32* @cor_phaseClass0_V_6, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_4_s, i32* @cor_phaseClass0_V_5, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%extLd4 = sext i21 %cor_phaseClass0_V_3_s to i32"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %extLd4, i32* @cor_phaseClass0_V_4, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%extLd2 = sext i21 %cor_phaseClass0_V_2_s to i32"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store i21 %cor_phaseClass0_V_2_s, i21* @cor_phaseClass0_V_3, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_1_1 = sext i21 %cor_phaseClass0_V_1_s to i23" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i21 %cor_phaseClass0_V_1_s, i21* @cor_phaseClass0_V_2, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_0_1 = sext i21 %cor_phaseClass0_V_0_s to i22" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store i21 %cor_phaseClass0_V_0_s, i21* @cor_phaseClass0_V_1, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i21 %op_V_read_assign, i21* @cor_phaseClass0_V_0, align 4" [correlator.cpp:129->correlator.cpp:94]
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %cor_phaseClass0_V_8_s, %cor_phaseClass0_V_13" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %cor_phaseClass0_V_12, %tmp1" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (1.78ns)   --->   "%tmp3 = add i32 %cor_phaseClass0_V_6_s, %cor_phaseClass0_V_7_s" [correlator.cpp:262->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.78ns)   --->   "%tmp4 = add i32 %extLd2, %cor_phaseClass0_V_5_s" [correlator.cpp:262->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.78ns)   --->   "%tmp6 = add i32 %cor_phaseClass0_V_14, %cor_phaseClass0_V_11" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.78ns)   --->   "%tmp9 = add i32 %extLd4, %cor_phaseClass0_V_4_s" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%tmp11 = add i22 %op_V_read_assign_cas, %cor_phaseClass0_V_0_1" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp11_cast_cast = sext i22 %tmp11 to i23" [correlator.cpp:264->correlator.cpp:95]
ST_2 : Operation 72 [1/1] (1.59ns)   --->   "%tmp10 = add i23 %cor_phaseClass0_V_1_1, %tmp11_cast_cast" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.32ns)   --->   "%tmp_9 = add i4 %phaseClass_V_load, 1" [correlator.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.06ns)   --->   "store i4 %tmp_9, i4* @phaseClass_V, align 1" [correlator.cpp:100]

 <State 3> : 2.78ns
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %tmp4" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_6_i = add i32 %tmp, %tmp2" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_10" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp7" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 3.84ns
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i23 %tmp10 to i32" [correlator.cpp:264->correlator.cpp:95]
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp9, %tmp10_cast" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_3_7_i = add i32 %tmp5, %tmp8" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (1.06ns)   --->   "br label %correlator.exit"

 <State 5> : 2.62ns
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i32 [ %p_Val2_3_7_i, %.preheader.0.i ], [ 0, %._crit_edge161 ]" [correlator.cpp:264->correlator.cpp:95]
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i32 [ %p_Val2_6_i, %.preheader.0.i ], [ 0, %._crit_edge161 ]" [correlator.cpp:262->correlator.cpp:95]
ST_5 : Operation 85 [1/1] (1.54ns)   --->   "%tmp_i = icmp sgt i32 %p_Val2_3, %p_Val2_2" [correlator.cpp:420->correlator.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.78ns)   --->   "%p_Val2_i = sub i32 %p_Val2_2, %p_Val2_3" [correlator.cpp:423->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.78ns)   --->   "%p_Val2_9_i = sub i32 %p_Val2_3, %p_Val2_2" [correlator.cpp:421->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.84ns)   --->   "%tmp_1_i = select i1 %tmp_i, i32 %p_Val2_9_i, i32 %p_Val2_i" [correlator.cpp:420->correlator.cpp:95]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 3.35ns
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %tmp_1_i to i42" [correlator.cpp:425->correlator.cpp:95]
ST_6 : Operation 90 [5/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.35ns
ST_7 : Operation 91 [4/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.35ns
ST_8 : Operation 92 [3/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.35ns
ST_9 : Operation 93 [2/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.35ns
ST_10 : Operation 94 [1/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%res_V = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_4, i32 10, i32 41)" [correlator.cpp:425->correlator.cpp:95]

 <State 11> : 1.55ns
ST_11 : Operation 96 [1/1] (1.54ns)   --->   "%tmp_s = icmp sgt i32 %res_V, 29696000" [correlator.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %1" [correlator.cpp:105]

 <State 12> : 0.00ns
ST_12 : Operation 98 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 0, i1 %tmp_last_V)" [correlator.cpp:110]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 13> : 2.85ns
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !103"
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !107"
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !111"
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !115"
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:14]
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:15]
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:16]
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [correlator.cpp:18]
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:42]
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:45]
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:52]
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:57]
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:60]
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:63]
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:69]
ST_13 : Operation 115 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [correlator.cpp:78]
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "br label %._crit_edge160" [correlator.cpp:82]
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [correlator.cpp:98]
ST_13 : Operation 118 [1/1] (1.78ns)   --->   "%out_sample_data_V = add i32 %loadCount_V_load, 1" [correlator.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (1.06ns)   --->   "store i32 %out_sample_data_V, i32* @loadCount_V, align 4" [correlator.cpp:98]
ST_13 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 0, i1 %tmp_last_V)" [correlator.cpp:110]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "br label %2"
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge160" [correlator.cpp:117]
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:120]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.479ns
The critical path consists of the following:
	'load' operation ('currentState_load', correlator.cpp:69) on static variable 'currentState' [40]  (0 ns)
	blocking operation 0.479 ns on control path)

 <State 2>: 3.18ns
The critical path consists of the following:
	axis read on port 'i_data_V_data_V' (correlator.cpp:84) [49]  (0 ns)
	'add' operation ('tmp11', correlator.cpp:264->correlator.cpp:95) [104]  (1.58 ns)
	'add' operation ('tmp10', correlator.cpp:264->correlator.cpp:95) [106]  (1.6 ns)

 <State 3>: 2.78ns
The critical path consists of the following:
	'add' operation ('tmp2', correlator.cpp:262->correlator.cpp:95) [98]  (0 ns)
	'add' operation ('p_Val2_6_i', correlator.cpp:262->correlator.cpp:95) [99]  (2.78 ns)

 <State 4>: 3.84ns
The critical path consists of the following:
	'add' operation ('tmp8', correlator.cpp:264->correlator.cpp:95) [108]  (0 ns)
	'add' operation ('p_Val2_3_7_i', correlator.cpp:264->correlator.cpp:95) [109]  (2.78 ns)
	multiplexor before 'phi' operation ('__Val2__', correlator.cpp:264->correlator.cpp:95) with incoming values : ('p_Val2_3_7_i', correlator.cpp:264->correlator.cpp:95) [112]  (1.06 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	'phi' operation ('__Val2__', correlator.cpp:264->correlator.cpp:95) with incoming values : ('p_Val2_3_7_i', correlator.cpp:264->correlator.cpp:95) [112]  (0 ns)
	'sub' operation ('p_Val2_i', correlator.cpp:423->correlator.cpp:95) [115]  (1.78 ns)
	'select' operation ('tmp_1_i', correlator.cpp:420->correlator.cpp:95) [117]  (0.84 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', correlator.cpp:425->correlator.cpp:95) [119]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', correlator.cpp:425->correlator.cpp:95) [119]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', correlator.cpp:425->correlator.cpp:95) [119]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', correlator.cpp:425->correlator.cpp:95) [119]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', correlator.cpp:425->correlator.cpp:95) [119]  (3.35 ns)

 <State 11>: 1.55ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', correlator.cpp:105) [126]  (1.55 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.85ns
The critical path consists of the following:
	'load' operation ('loadCount_V_load', correlator.cpp:98) on static variable 'loadCount_V' [121]  (0 ns)
	'add' operation ('out_sample.data.V', correlator.cpp:98) [122]  (1.78 ns)
	'store' operation (correlator.cpp:98) of variable 'out_sample.data.V', correlator.cpp:98 on static variable 'loadCount_V' [123]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
