Fitter report for clock_top
Mon Dec 04 21:58:19 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Dec 04 21:58:19 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; clock_top                                   ;
; Top-level Entity Name              ; clock_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 985 / 10,320 ( 10 % )                       ;
;     Total combinational functions  ; 984 / 10,320 ( 10 % )                       ;
;     Dedicated logic registers      ; 57 / 10,320 ( < 1 % )                       ;
; Total registers                    ; 57                                          ;
; Total pins                         ; 16 / 180 ( 9 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.75        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  25.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; seg[0]   ; Missing drive strength and slew rate ;
; seg[1]   ; Missing drive strength and slew rate ;
; seg[2]   ; Missing drive strength and slew rate ;
; seg[3]   ; Missing drive strength and slew rate ;
; seg[4]   ; Missing drive strength and slew rate ;
; seg[5]   ; Missing drive strength and slew rate ;
; seg[6]   ; Missing drive strength and slew rate ;
; seg[7]   ; Missing drive strength and slew rate ;
; sel[0]   ; Missing drive strength and slew rate ;
; sel[1]   ; Missing drive strength and slew rate ;
; sel[2]   ; Missing drive strength and slew rate ;
; sel[3]   ; Missing drive strength and slew rate ;
; sel[4]   ; Missing drive strength and slew rate ;
; sel[5]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1086 ) ; 0.00 % ( 0 / 1086 )        ; 0.00 % ( 0 / 1086 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1086 ) ; 0.00 % ( 0 / 1086 )        ; 0.00 % ( 0 / 1086 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1076 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FPGA/File/seg_clock/prj/output_files/clock_top.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 985 / 10,320 ( 10 % ) ;
;     -- Combinational with no register       ; 928                   ;
;     -- Register only                        ; 1                     ;
;     -- Combinational with a register        ; 56                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 254                   ;
;     -- 3 input functions                    ; 213                   ;
;     -- <=2 input functions                  ; 517                   ;
;     -- Register only                        ; 1                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 703                   ;
;     -- arithmetic mode                      ; 281                   ;
;                                             ;                       ;
; Total registers*                            ; 57 / 11,172 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 57 / 10,320 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )       ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 71 / 645 ( 11 % )     ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 16 / 180 ( 9 % )      ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )        ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )         ;
;                                             ;                       ;
; Global signals                              ; 2                     ;
; M9Ks                                        ; 0 / 46 ( 0 % )        ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ;
; PLLs                                        ; 0 / 2 ( 0 % )         ;
; Global clocks                               ; 2 / 10 ( 20 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%          ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 5%          ;
; Maximum fan-out                             ; 57                    ;
; Highest non-global fan-out                  ; 45                    ;
; Total fan-out                               ; 2807                  ;
; Average fan-out                             ; 2.58                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 985 / 10320 ( 10 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 928                  ; 0                              ;
;     -- Register only                        ; 1                    ; 0                              ;
;     -- Combinational with a register        ; 56                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 254                  ; 0                              ;
;     -- 3 input functions                    ; 213                  ; 0                              ;
;     -- <=2 input functions                  ; 517                  ; 0                              ;
;     -- Register only                        ; 1                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 703                  ; 0                              ;
;     -- arithmetic mode                      ; 281                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 57                   ; 0                              ;
;     -- Dedicated logic registers            ; 57 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 71 / 645 ( 11 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 16                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 2802                 ; 5                              ;
;     -- Registered Connections               ; 284                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 0                              ;
;     -- Output Ports                         ; 14                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk  ; E1    ; 1        ; 0            ; 11           ; 7            ; 57                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rstn ; M1    ; 2        ; 0            ; 11           ; 21           ; 57                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; seg[0] ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[1] ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[2] ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[3] ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[4] ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[5] ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[6] ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[7] ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[0] ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[1] ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[2] ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[3] ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[4] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[5] ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 6 / 27 ( 22 % ) ; 2.5V          ; --           ;
; 5        ; 6 / 25 ( 24 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 2 / 26 ( 8 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; seg[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; rstn                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; sel[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sel[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; sel[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sel[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sel[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; sel[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |clock_top                                ; 985 (0)     ; 57 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 16   ; 0            ; 928 (0)      ; 1 (0)             ; 56 (0)           ; |clock_top                                                                                                                          ; work         ;
;    |counter:u0_counter|                   ; 743 (88)    ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 700 (45)     ; 0 (0)             ; 43 (43)          ; |clock_top|counter:u0_counter                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 176 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div0                                                                                       ; work         ;
;          |lpm_divide_ikm:auto_generated|  ; 176 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_anh:divider| ; 176 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                             ; work         ;
;                |alt_u_div_8af:divider|    ; 176 (176)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (176)    ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider       ; work         ;
;       |lpm_divide:Div1|                   ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div1                                                                                       ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                             ; work         ;
;                |alt_u_div_47f:divider|    ; 122 (122)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider       ; work         ;
;       |lpm_divide:Mod0|                   ; 218 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod0                                                                                       ; work         ;
;          |lpm_divide_lcm:auto_generated|  ; 218 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_anh:divider| ; 218 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                             ; work         ;
;                |alt_u_div_8af:divider|    ; 218 (218)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (218)    ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider       ; work         ;
;       |lpm_divide:Mod1|                   ; 139 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod1                                                                                       ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 139 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 139 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (0)      ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                             ; work         ;
;                |alt_u_div_47f:divider|    ; 139 (139)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (139)    ; 0 (0)             ; 0 (0)            ; |clock_top|counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider       ; work         ;
;    |seg_driver:u0_seg_driver|             ; 242 (71)    ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (57)     ; 1 (1)             ; 13 (13)          ; |clock_top|seg_driver:u0_seg_driver                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_64f:divider|    ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_64f:divider|    ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_ghm:auto_generated|  ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8kh:divider| ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider                       ; work         ;
;                |alt_u_div_44f:divider|    ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_64f:divider|    ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9kh:divider| ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                |alt_u_div_64f:divider|    ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_j9m:auto_generated|  ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8kh:divider| ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; work         ;
;                |alt_u_div_44f:divider|    ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |clock_top|seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; seg[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rstn   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; rstn                ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                ;
+-----------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                              ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                               ; PIN_E1             ; 57      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; rstn                              ; PIN_M1             ; 57      ; Async. clear ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; seg_driver:u0_seg_driver|Equal0~2 ; LCCOMB_X24_Y16_N30 ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_E1   ; 57      ; 8                                    ; Global Clock         ; GCLK2            ; --                        ;
; rstn ; PIN_M1   ; 57      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[13]~18     ; 45      ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[13]~18     ; 38      ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[13]~18     ; 36      ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[13]~18     ; 36      ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[13]~18     ; 34      ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[13]~18     ; 34      ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[13]~18     ; 34      ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[13]~18     ; 34      ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[12]~16     ; 31      ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[12]~16     ; 31      ;
; counter:u0_counter|Equal0~8                                                                                                                         ; 30      ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[7]~10       ; 26      ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[7]~10       ; 23      ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[7]~10       ; 23      ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[7]~10      ; 22      ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[13]~18     ; 22      ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[7]~10       ; 21      ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[6]~8        ; 17      ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[7]~10      ; 17      ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[7]~10       ; 17      ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[7]~10       ; 17      ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[7]~10       ; 17      ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[7]~10       ; 17      ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[6]~8        ; 17      ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[7]~10      ; 15      ;
; counter:u0_counter|cnt_day[16]~0                                                                                                                    ; 12      ;
; seg_driver:u0_seg_driver|Equal0~2                                                                                                                   ; 12      ;
; seg_driver:u0_seg_driver|sel_r[2]                                                                                                                   ; 12      ;
; seg_driver:u0_seg_driver|sel_r[0]                                                                                                                   ; 12      ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[4]~6  ; 12      ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[4]~6  ; 12      ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[4]~6  ; 12      ;
; counter:u0_counter|cnt_day[4]                                                                                                                       ; 11      ;
; counter:u0_counter|cnt_day[5]                                                                                                                       ; 11      ;
; counter:u0_counter|cnt_day[6]                                                                                                                       ; 11      ;
; counter:u0_counter|cnt_day[7]                                                                                                                       ; 11      ;
; counter:u0_counter|cnt_day[8]                                                                                                                       ; 11      ;
; seg_driver:u0_seg_driver|sel_r[1]                                                                                                                   ; 11      ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[5]~8  ; 11      ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[4]~6  ; 11      ;
; seg_driver:u0_seg_driver|sel_r[3]                                                                                                                   ; 10      ;
; counter:u0_counter|cnt_day[9]                                                                                                                       ; 9       ;
; counter:u0_counter|cnt_day[10]                                                                                                                      ; 9       ;
; counter:u0_counter|cnt_day[11]                                                                                                                      ; 9       ;
; counter:u0_counter|cnt_day[12]                                                                                                                      ; 9       ;
; counter:u0_counter|cnt_day[13]                                                                                                                      ; 9       ;
; counter:u0_counter|cnt_day[14]                                                                                                                      ; 9       ;
; counter:u0_counter|cnt_day[15]                                                                                                                      ; 9       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[4]~6  ; 9       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[5]~8  ; 9       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[5]~8  ; 9       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[4]~6  ; 9       ;
; seg_driver:u0_seg_driver|Selector0~5                                                                                                                ; 8       ;
; seg_driver:u0_seg_driver|Selector1~8                                                                                                                ; 8       ;
; seg_driver:u0_seg_driver|Selector2~10                                                                                                               ; 8       ;
; counter:u0_counter|cnt_day[1]                                                                                                                       ; 8       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[5]~8  ; 8       ;
; seg_driver:u0_seg_driver|Selector3~14                                                                                                               ; 7       ;
; counter:u0_counter|cnt_day[2]                                                                                                                       ; 7       ;
; counter:u0_counter|cnt_day[3]                                                                                                                       ; 7       ;
; counter:u0_counter|cnt_day[16]                                                                                                                      ; 7       ;
; seg_driver:u0_seg_driver|sel_r[5]                                                                                                                   ; 7       ;
; seg_driver:u0_seg_driver|sel_r[4]                                                                                                                   ; 7       ;
; counter:u0_counter|cnt_day[0]                                                                                                                       ; 6       ;
; seg_driver:u0_seg_driver|Selector3~7                                                                                                                ; 5       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[210]~321                ; 4       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~170                 ; 4       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[79]~169                 ; 4       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[80]~168                 ; 4       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[81]~167                 ; 4       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[82]~166                 ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[211]~307                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[212]~306                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[213]~305                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[214]~304                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[215]~303                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[216]~302                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[217]~301                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[218]~300                ; 4       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[219]~299                ; 4       ;
; counter:u0_counter|cnt_day[4]~13                                                                                                                    ; 4       ;
; counter:u0_counter|cnt_1s[0]                                                                                                                        ; 4       ;
; counter:u0_counter|cnt_1s[1]                                                                                                                        ; 4       ;
; seg_driver:u0_seg_driver|Selector3~9                                                                                                                ; 4       ;
; seg_driver:u0_seg_driver|Selector3~3                                                                                                                ; 4       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[5]~10 ; 4       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[5]~10 ; 4       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[5]~10 ; 4       ;
; counter:u0_counter|always1~4                                                                                                                        ; 3       ;
; seg_driver:u0_seg_driver|Selector3~15                                                                                                               ; 3       ;
; seg_driver:u0_seg_driver|Selector3~10                                                                                                               ; 3       ;
; seg_driver:u0_seg_driver|Selector3~6                                                                                                                ; 3       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[1]~14      ; 3       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~6       ; 3       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[4]~4       ; 3       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[3]~2       ; 3       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[2]~0       ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[2]~22      ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[3]~20      ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[11]~14     ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[10]~12     ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[9]~10      ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[8]~8       ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[7]~6       ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[6]~4       ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[5]~2       ; 3       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[4]~0       ; 3       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~171                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[197]~320                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[184]~319                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[171]~318                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[172]~317                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[173]~316                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[174]~315                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[161]~314                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[162]~313                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[163]~312                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[164]~311                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[165]~310                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[166]~309                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[184]~251                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[171]~250                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[172]~249                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[173]~248                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[174]~247                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[161]~246                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[162]~245                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[163]~244                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[164]~243                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[165]~242                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[166]~241                ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[63]~138                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~133                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~132                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~131                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~130                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~129                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~127                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~126                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~125                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~124                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~123                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~121                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[42]~120                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~119                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~118                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~117                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[43]~115                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~114                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[44]~113                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[45]~112                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~111                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[36]~109                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[37]~108                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[38]~107                 ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[39]~106                 ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~27            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~26            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~25            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~35            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~34            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~33            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~31            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~30            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~29            ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[71]~165                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[63]~164                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~163                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~162                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~161                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~159                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~158                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~157                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~156                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~155                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~153                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~152                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~151                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~150                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~149                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~147                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[42]~146                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~145                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~144                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~143                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[43]~141                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~140                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[44]~139                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[45]~138                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~137                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[36]~135                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[37]~134                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[38]~133                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[39]~132                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[198]~298                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[199]~297                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[200]~296                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[201]~295                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[202]~294                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[203]~293                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[204]~292                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[205]~291                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[185]~289                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[186]~288                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[187]~287                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[188]~286                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[189]~285                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[190]~284                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[191]~283                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[192]~282                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[175]~280                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[176]~279                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[177]~278                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[178]~277                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[179]~276                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[185]~230                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[186]~229                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[187]~228                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[188]~227                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[189]~226                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[190]~225                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[191]~224                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[192]~223                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[175]~221                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[176]~220                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[177]~219                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[178]~218                ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[179]~217                ; 2       ;
; counter:u0_counter|cnt_1s[2]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[3]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[7]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[4]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[5]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[6]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[8]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[9]                                                                                                                        ; 2       ;
; counter:u0_counter|cnt_1s[10]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[11]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[12]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[13]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[14]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[15]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[16]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[18]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[17]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[19]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[20]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[21]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[22]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[23]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[24]                                                                                                                       ; 2       ;
; counter:u0_counter|cnt_1s[25]                                                                                                                       ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[3]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[2]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[4]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[5]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[6]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[7]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[8]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|cnt_20us[9]                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|Selector2~2                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~23            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~22            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~23            ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~130                 ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~22            ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~21            ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[79]~128                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[80]~127                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[81]~126                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[82]~125                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~124                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~123                 ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[210]~268                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[211]~263                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[212]~257                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[213]~256                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[214]~255                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[215]~254                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[216]~253                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[217]~252                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[218]~251                ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[219]~250                ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[15]~7             ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[15]~6             ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[17]~3             ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[17]~2             ; 2       ;
; seg_driver:u0_seg_driver|Selector3~2                                                                                                                ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[0]~8  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[2]~2  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[0]~10 ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[2]~2  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[1]~0  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[0]~8  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[2]~2  ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[7]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[0]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[1]~10       ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[2]~0        ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[0]~8  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[2]~2  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[1]~0  ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~14      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[1]~24      ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[0]~8  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[2]~2  ; 2       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[1]~0  ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[1]~12      ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[1]~24      ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[2]~22      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[1]~24      ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~14       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[1]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[0]~12       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[1]~10       ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[4]~4        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[3]~2        ; 2       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[2]~0        ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[3]~20      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[2]~22      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[1]~24      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_15_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[3]~20      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[2]~22      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[1]~24      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[3]~20      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[2]~22      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[3]~20      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_16_result_int[13]~18     ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[2]~22      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[1]~24      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[3]~20      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[2]~22      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[1]~24      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_14_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[3]~20      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[2]~22      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_13_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[3]~20      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_12_result_int[4]~0       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[10]~12     ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[9]~10      ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[8]~8       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[7]~6       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[6]~4       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[5]~2       ; 2       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_11_result_int[4]~0       ; 2       ;
; seg_driver:u0_seg_driver|sel_r[1]~1                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|sel_r[0]~0                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~31            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~30            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~31            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~30            ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[167]~308                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[167]~240                ; 1       ;
; seg_driver:u0_seg_driver|Selector1~9                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector2~11                                                                                                               ; 1       ;
; seg_driver:u0_seg_driver|Selector3~17                                                                                                               ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[71]~139                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~137                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~136                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~135                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~134                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~128                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~122                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~116                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[47]~110                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~105                 ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~31            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~30            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~29            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~28            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~24            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~32            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~28            ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~160                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~154                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~148                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~142                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[47]~136                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~131                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[206]~290                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[193]~281                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[180]~275                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[198]~239                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[199]~238                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[200]~237                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[201]~236                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[202]~235                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[203]~234                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[204]~233                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[205]~232                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[206]~231                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[193]~222                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[180]~216                ; 1       ;
; counter:u0_counter|cnt_1s~11                                                                                                                        ; 1       ;
; counter:u0_counter|cnt_1s~10                                                                                                                        ; 1       ;
; counter:u0_counter|cnt_1s~9                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~8                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~7                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~6                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~5                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~4                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~3                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~2                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~1                                                                                                                         ; 1       ;
; counter:u0_counter|cnt_1s~0                                                                                                                         ; 1       ;
; seg_driver:u0_seg_driver|cnt_20us~5                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|cnt_20us~4                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|cnt_20us~3                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|cnt_20us~2                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|cnt_20us~1                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|cnt_20us~0                                                                                                                 ; 1       ;
; counter:u0_counter|cnt_day[1]~18                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[2]~17                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[3]~16                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[0]~15                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[4]~14                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[5]~12                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[6]~11                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[7]~10                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[8]~9                                                                                                                     ; 1       ;
; counter:u0_counter|cnt_day[9]~8                                                                                                                     ; 1       ;
; counter:u0_counter|cnt_day[10]~7                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[11]~6                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[12]~5                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[13]~4                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[14]~3                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[15]~2                                                                                                                    ; 1       ;
; counter:u0_counter|cnt_day[16]~1                                                                                                                    ; 1       ;
; counter:u0_counter|always1~3                                                                                                                        ; 1       ;
; counter:u0_counter|always1~2                                                                                                                        ; 1       ;
; counter:u0_counter|always1~1                                                                                                                        ; 1       ;
; counter:u0_counter|always1~0                                                                                                                        ; 1       ;
; counter:u0_counter|Equal0~7                                                                                                                         ; 1       ;
; counter:u0_counter|Equal0~6                                                                                                                         ; 1       ;
; counter:u0_counter|Equal0~5                                                                                                                         ; 1       ;
; counter:u0_counter|Equal0~4                                                                                                                         ; 1       ;
; counter:u0_counter|Equal0~3                                                                                                                         ; 1       ;
; counter:u0_counter|Equal0~2                                                                                                                         ; 1       ;
; counter:u0_counter|Equal0~1                                                                                                                         ; 1       ;
; counter:u0_counter|Equal0~0                                                                                                                         ; 1       ;
; seg_driver:u0_seg_driver|Equal0~1                                                                                                                   ; 1       ;
; seg_driver:u0_seg_driver|Equal0~0                                                                                                                   ; 1       ;
; seg_driver:u0_seg_driver|Mux0~2                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Mux0~1                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Mux0~0                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|WideOr1~0                                                                                                                  ; 1       ;
; seg_driver:u0_seg_driver|WideOr2~0                                                                                                                  ; 1       ;
; seg_driver:u0_seg_driver|WideOr3~0                                                                                                                  ; 1       ;
; seg_driver:u0_seg_driver|WideOr4~0                                                                                                                  ; 1       ;
; seg_driver:u0_seg_driver|Decoder1~0                                                                                                                 ; 1       ;
; seg_driver:u0_seg_driver|seg[1]~1                                                                                                                   ; 1       ;
; seg_driver:u0_seg_driver|seg[0]~0                                                                                                                   ; 1       ;
; seg_driver:u0_seg_driver|Selector0~4                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector0~3                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[28]~27            ; 1       ;
; seg_driver:u0_seg_driver|Selector0~2                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector0~1                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector0~0                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector3~16                                                                                                               ; 1       ;
; seg_driver:u0_seg_driver|Selector1~7                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector1~6                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector1~5                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector1~4                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector1~3                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector1~2                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[27]~26            ; 1       ;
; seg_driver:u0_seg_driver|Selector2~9                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector2~8                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector2~7                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector2~6                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector2~5                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector2~4                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|Selector2~3                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[26]~25            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[15]~7             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[15]~6             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[16]~5             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[16]~4             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[17]~3             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[17]~2             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[18]~1             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[18]~0             ; 1       ;
; seg_driver:u0_seg_driver|Selector3~13                                                                                                               ; 1       ;
; seg_driver:u0_seg_driver|Selector3~12                                                                                                               ; 1       ;
; seg_driver:u0_seg_driver|Selector3~11                                                                                                               ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~29            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~28            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~27            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~26            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~25            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~24            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~23            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~22            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~21            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~20            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~19            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~18            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~17            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~16            ; 1       ;
; seg_driver:u0_seg_driver|Selector3~8                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~29            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~28            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~27            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~26            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~25            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~24            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~21            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~20            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~19            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~18            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~17            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~16            ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[71]~104                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[63]~103                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~102                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~101                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~100                 ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~99                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~98                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~97                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~96                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~95                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~94                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~93                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~92                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~91                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~90                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~89                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~88                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~87                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~86                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[42]~85                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~84                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~83                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~82                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~81                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[43]~80                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~79                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[44]~78                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[45]~77                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~76                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[47]~75                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[36]~74                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[37]~73                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[38]~72                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[39]~71                  ; 1       ;
; counter:u0_counter|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~70                  ; 1       ;
; seg_driver:u0_seg_driver|Selector3~5                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[20]~23            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[21]~22            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[22]~21            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~20            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~19            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~18            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~17            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~16            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[25]~24            ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~129                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[209]~274                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[195]~273                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[195]~272                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[209]~271                ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[23]~20            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[15]~19            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[16]~18            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[17]~17            ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[18]~16            ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[208]~270                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[208]~269                ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[71]~122                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[63]~121                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[196]~267                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[182]~266                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[182]~265                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[196]~264                ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~120                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~119                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~118                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~117                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~116                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~115                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[197]~262                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[183]~261                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[169]~260                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[169]~259                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[183]~258                ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~114                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~113                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~112                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~111                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~110                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~109                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~108                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~107                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~106                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~105                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~104                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[42]~103                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~102                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~101                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~100                 ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~99                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[43]~98                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[35]~97                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[44]~96                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[45]~95                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~94                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[47]~93                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[36]~92                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[37]~91                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[38]~90                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[39]~89                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[40]~88                  ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[198]~249                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[184]~248                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[170]~247                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[156]~246                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[156]~245                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[170]~244                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[199]~243                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[200]~242                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[201]~241                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[202]~240                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[203]~239                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[204]~238                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[205]~237                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[206]~236                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[185]~235                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[171]~234                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[157]~233                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[143]~232                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[143]~231                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[157]~230                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[186]~229                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[187]~228                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[188]~227                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[189]~226                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[190]~225                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[191]~224                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[192]~223                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[193]~222                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[172]~221                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[158]~220                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[144]~219                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[144]~218                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[158]~217                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[173]~216                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[174]~215                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[175]~214                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[176]~213                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[177]~212                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[178]~211                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[179]~210                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[180]~209                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[159]~208                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[145]~207                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[145]~206                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[159]~205                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[160]~204                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[160]~203                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[161]~202                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[162]~201                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[163]~200                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[164]~199                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[165]~198                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[166]~197                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[167]~196                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[146]~195                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[146]~194                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[147]~193                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[147]~192                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[148]~191                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[148]~190                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[149]~189                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[149]~188                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[150]~187                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[150]~186                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[151]~185                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[151]~184                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[152]~183                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[152]~182                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[153]~181                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[153]~180                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[154]~179                ; 1       ;
; counter:u0_counter|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[154]~178                ; 1       ;
; seg_driver:u0_seg_driver|Selector3~4                                                                                                                ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[16]~5             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[16]~4             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[18]~1             ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|StageOut[18]~0             ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[198]~215                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[184]~214                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[170]~213                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[156]~212                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[156]~211                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[170]~210                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[199]~209                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[200]~208                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[201]~207                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[202]~206                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[203]~205                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[204]~204                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[205]~203                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[206]~202                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[185]~201                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[171]~200                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[157]~199                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[143]~198                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[143]~197                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[157]~196                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[186]~195                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[187]~194                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[188]~193                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[189]~192                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[190]~191                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[191]~190                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[192]~189                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[193]~188                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[172]~187                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[158]~186                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[144]~185                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[144]~184                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[158]~183                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[173]~182                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[174]~181                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[175]~180                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[176]~179                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[177]~178                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[178]~177                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[179]~176                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[180]~175                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[159]~174                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[145]~173                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[145]~172                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[159]~171                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[160]~170                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[160]~169                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[161]~168                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[162]~167                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[163]~166                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[164]~165                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[165]~164                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[166]~163                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[167]~162                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[146]~161                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[146]~160                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[147]~159                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[147]~158                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[148]~157                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[148]~156                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[149]~155                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[149]~154                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[150]~153                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[150]~152                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[151]~151                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[151]~150                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[152]~149                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[152]~148                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[153]~147                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[153]~146                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[154]~145                ; 1       ;
; counter:u0_counter|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|StageOut[154]~144                ; 1       ;
; counter:u0_counter|Add0~50                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~49                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~48                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~47                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~46                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~45                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~44                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~43                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~42                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~41                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~40                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~39                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~38                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~37                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~36                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~35                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~34                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~33                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~32                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~31                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~30                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~29                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~28                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~27                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~26                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~25                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~24                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~23                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~22                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~21                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~20                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~19                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~18                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~17                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~16                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~15                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~14                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~13                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~12                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~11                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~10                                                                                                                          ; 1       ;
; counter:u0_counter|Add0~9                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~8                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~7                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~6                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~5                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~4                                                                                                                           ; 1       ;
; seg_driver:u0_seg_driver|Add0~16                                                                                                                    ; 1       ;
; seg_driver:u0_seg_driver|Add0~15                                                                                                                    ; 1       ;
; seg_driver:u0_seg_driver|Add0~14                                                                                                                    ; 1       ;
; seg_driver:u0_seg_driver|Add0~13                                                                                                                    ; 1       ;
; seg_driver:u0_seg_driver|Add0~12                                                                                                                    ; 1       ;
; seg_driver:u0_seg_driver|Add0~11                                                                                                                    ; 1       ;
; seg_driver:u0_seg_driver|Add0~10                                                                                                                    ; 1       ;
; seg_driver:u0_seg_driver|Add0~9                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~8                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~7                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~6                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~5                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~4                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~3                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~2                                                                                                                     ; 1       ;
; seg_driver:u0_seg_driver|Add0~1                                                                                                                     ; 1       ;
; counter:u0_counter|Add0~3                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~2                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~1                                                                                                                           ; 1       ;
; counter:u0_counter|Add0~0                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~32                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~31                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~30                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~29                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~28                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~27                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~26                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~25                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~24                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~23                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~22                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~21                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~20                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~19                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~18                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~17                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~16                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~15                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~14                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~13                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~12                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~11                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~10                                                                                                                          ; 1       ;
; counter:u0_counter|Add1~9                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~8                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~7                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~6                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~5                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~4                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~3                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~2                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~1                                                                                                                           ; 1       ;
; counter:u0_counter|Add1~0                                                                                                                           ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[5]~8  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[4]~7  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[3]~5  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[2]~3  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[1]~1  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[0]~8  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[3]~5  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[3]~4  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[2]~3  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[2]~2  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div2|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_3_result_int[1]~1  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[5]~8  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[4]~7  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[3]~5  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[2]~3  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[1]~1  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[0]~10 ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[4]~7  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[3]~5  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[3]~4  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[2]~3  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[2]~2  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[1]~1  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[1]~0  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[3]~5  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[3]~4  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[2]~3  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[1]~1  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[4]~9  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[3]~7  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[3]~6  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[2]~5  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[2]~4  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[1]~3  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[1]~2  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[4]~7  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[3]~5  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[3]~4  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[2]~3  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[1]~1  ; 1       ;
; seg_driver:u0_seg_driver|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[3]~5  ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 898 / 32,401 ( 3 % )   ;
; C16 interconnects     ; 11 / 1,326 ( < 1 % )   ;
; C4 interconnects      ; 293 / 21,816 ( 1 % )   ;
; Direct links          ; 322 / 32,401 ( < 1 % ) ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 421 / 10,320 ( 4 % )   ;
; R24 interconnects     ; 6 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 321 / 28,186 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.87) ; Number of LABs  (Total = 71) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 3                            ;
; 13                                          ; 5                            ;
; 14                                          ; 3                            ;
; 15                                          ; 11                           ;
; 16                                          ; 41                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.34) ; Number of LABs  (Total = 71) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 11                           ;
; 1 Clock                            ; 11                           ;
; 1 Clock enable                     ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.86) ; Number of LABs  (Total = 71) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 6                            ;
; 14                                           ; 7                            ;
; 15                                           ; 26                           ;
; 16                                           ; 9                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.23) ; Number of LABs  (Total = 71) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 4                            ;
; 3                                               ; 2                            ;
; 4                                               ; 7                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 6                            ;
; 8                                               ; 6                            ;
; 9                                               ; 11                           ;
; 10                                              ; 4                            ;
; 11                                              ; 6                            ;
; 12                                              ; 3                            ;
; 13                                              ; 5                            ;
; 14                                              ; 1                            ;
; 15                                              ; 3                            ;
; 16                                              ; 4                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.73) ; Number of LABs  (Total = 71) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 4                            ;
; 7                                            ; 6                            ;
; 8                                            ; 1                            ;
; 9                                            ; 5                            ;
; 10                                           ; 4                            ;
; 11                                           ; 9                            ;
; 12                                           ; 8                            ;
; 13                                           ; 7                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 5                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 7                            ;
; 20                                           ; 0                            ;
; 21                                           ; 3                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 16        ; 0            ; 16        ; 0            ; 0            ; 16        ; 16        ; 0            ; 16        ; 16        ; 0            ; 14           ; 0            ; 0            ; 2            ; 0            ; 14           ; 2            ; 0            ; 0            ; 0            ; 14           ; 0            ; 0            ; 0            ; 0            ; 0            ; 16        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 16           ; 0         ; 16           ; 16           ; 0         ; 0         ; 16           ; 0         ; 0         ; 16           ; 2            ; 16           ; 16           ; 14           ; 16           ; 2            ; 14           ; 16           ; 16           ; 16           ; 2            ; 16           ; 16           ; 16           ; 16           ; 16           ; 0         ; 16           ; 16           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; seg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rstn               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "clock_top"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'clock_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node rstn~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/FPGA/File/seg_clock/prj/output_files/clock_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5755 megabytes
    Info: Processing ended: Mon Dec 04 21:58:19 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/FPGA/File/seg_clock/prj/output_files/clock_top.fit.smsg.


