QuestaSim vcom 10.6c_1 Compiler 2017.09 Sep 15 2017
Start time: 17:55:00 on Jan 24,2019
vcom -check_synthesis -2008 -work libraries/work -suppress 1236 ../fft/src/fft_wrapper/fft_wrapper_header.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity fft_wrapper_header
-- Compiling architecture arch of fft_wrapper_header
** Warning: ../fft/src/fft_wrapper/fft_wrapper_header.vhd(140): (vcom-1400) Synthesis Warning: Signal "si_eop" is read in the process but is not in the sensitivity list.
End time: 17:55:00 on Jan 24,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
QuestaSim vcom 10.6c_1 Compiler 2017.09 Sep 15 2017
Start time: 17:55:00 on Jan 24,2019
vcom -check_synthesis -2008 -work libraries/work -suppress 1236 ../tb/tb_util_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package tb_util_pkg
-- Compiling package body tb_util_pkg
-- Loading package tb_util_pkg
End time: 17:55:00 on Jan 24,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vcom 10.6c_1 Compiler 2017.09 Sep 15 2017
Start time: 17:55:00 on Jan 24,2019
vcom -check_synthesis -2008 -work libraries/work -suppress 1236 ../fft/tb/fft_tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package tb_util_pkg
-- Compiling entity fft_tb
-- Compiling architecture bench of fft_tb
End time: 17:55:00 on Jan 24,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Warnings: 12
