Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jun 26 15:48:30 2023
| Host         : davide-Precision-7750 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  14          
TIMING-16  Warning   Large setup violation         117         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.511     -494.134                    118                68990        0.015        0.000                      0                68990       48.750        0.000                       0                 28615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.511     -494.134                    118                68542        0.015        0.000                      0                68542       48.750        0.000                       0                 28615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              94.982        0.000                      0                  448        0.507        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          118  Failing Endpoints,  Worst Slack       -6.511ns,  Total Violation     -494.134ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.511ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.194ns  (logic 51.724ns (49.642%)  route 52.470ns (50.358%))
  Logic Levels:           143  (CARRY4=85 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.729 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.729    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0_n_759
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.846 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.846    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1_n_759
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.169 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__2/O[1]
                         net (fo=1, routed)           0.295   106.465    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[285]
    SLICE_X91Y68         LUT2 (Prop_lut2_I1_O)        0.306   106.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_1__0/O
                         net (fo=1, routed)           0.437   107.208    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[175]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -107.208    
  -------------------------------------------------------------------
                         slack                                 -6.511    

Slack (VIOLATED) :        -6.500ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.183ns  (logic 51.492ns (49.425%)  route 52.691ns (50.575%))
  Logic Levels:           142  (CARRY4=84 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.729 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.729    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0_n_759
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   105.948 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1/O[0]
                         net (fo=1, routed)           0.454   106.403    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[280]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295   106.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_6__0/O
                         net (fo=1, routed)           0.499   107.197    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[170]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -107.197    
  -------------------------------------------------------------------
                         slack                                 -6.500    

Slack (VIOLATED) :        -6.453ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.136ns  (logic 51.609ns (49.559%)  route 52.527ns (50.441%))
  Logic Levels:           143  (CARRY4=85 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.729 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.729    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0_n_759
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.846 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.846    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1_n_759
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.065 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__2/O[0]
                         net (fo=1, routed)           0.494   106.559    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[284]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295   106.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_2__0/O
                         net (fo=1, routed)           0.296   107.150    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[174]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -107.150    
  -------------------------------------------------------------------
                         slack                                 -6.453    

Slack (VIOLATED) :        -6.421ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.104ns  (logic 51.607ns (49.573%)  route 52.497ns (50.427%))
  Logic Levels:           142  (CARRY4=84 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.729 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.729    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0_n_759
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.052 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1/O[1]
                         net (fo=1, routed)           0.443   106.496    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[281]
    SLICE_X93Y69         LUT2 (Prop_lut2_I1_O)        0.306   106.802 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_5__0/O
                         net (fo=1, routed)           0.316   107.118    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[171]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -107.118    
  -------------------------------------------------------------------
                         slack                                 -6.421    

Slack (VIOLATED) :        -6.360ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.043ns  (logic 51.518ns (49.516%)  route 52.525ns (50.484%))
  Logic Levels:           142  (CARRY4=84 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.729 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.729    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0_n_759
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   105.968 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1/O[2]
                         net (fo=1, routed)           0.341   106.310    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[282]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.301   106.611 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_4__0/O
                         net (fo=1, routed)           0.446   107.057    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[172]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -107.057    
  -------------------------------------------------------------------
                         slack                                 -6.360    

Slack (VIOLATED) :        -6.336ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.018ns  (logic 51.483ns (49.494%)  route 52.535ns (50.506%))
  Logic Levels:           141  (CARRY4=83 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   105.927 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/O[3]
                         net (fo=1, routed)           0.347   106.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[279]
    SLICE_X91Y66         LUT2 (Prop_lut2_I1_O)        0.307   106.581 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_7__0/O
                         net (fo=1, routed)           0.451   107.032    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[169]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -107.032    
  -------------------------------------------------------------------
                         slack                                 -6.336    

Slack (VIOLATED) :        -6.323ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.006ns  (logic 51.635ns (49.646%)  route 52.371ns (50.354%))
  Logic Levels:           143  (CARRY4=85 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.729 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.729    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0_n_759
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.846 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1/CO[3]
                         net (fo=1, routed)           0.000   105.846    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1_n_759
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.085 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__2/O[2]
                         net (fo=1, routed)           0.296   106.381    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[286]
    SLICE_X91Y68         LUT2 (Prop_lut2_I1_O)        0.301   106.682 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_33/O
                         net (fo=1, routed)           0.338   107.020    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[176]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -107.020    
  -------------------------------------------------------------------
                         slack                                 -6.323    

Slack (VIOLATED) :        -6.288ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        103.971ns  (logic 51.401ns (49.438%)  route 52.570ns (50.562%))
  Logic Levels:           141  (CARRY4=83 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   105.851 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/O[2]
                         net (fo=1, routed)           0.346   106.198    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[278]
    SLICE_X91Y66         LUT2 (Prop_lut2_I1_O)        0.301   106.499 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_8__0/O
                         net (fo=1, routed)           0.486   106.985    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[168]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -106.985    
  -------------------------------------------------------------------
                         slack                                 -6.288    

Slack (VIOLATED) :        -6.251ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        103.934ns  (logic 51.600ns (49.647%)  route 52.334ns (50.353%))
  Logic Levels:           142  (CARRY4=84 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.729 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.729    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0_n_759
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.044 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__1/O[3]
                         net (fo=1, routed)           0.300   106.345    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[283]
    SLICE_X91Y69         LUT2 (Prop_lut2_I1_O)        0.307   106.652 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_3__0/O
                         net (fo=1, routed)           0.297   106.948    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[173]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -106.948    
  -------------------------------------------------------------------
                         slack                                 -6.251    

Slack (VIOLATED) :        -6.251ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        103.934ns  (logic 51.490ns (49.541%)  route 52.444ns (50.459%))
  Logic Levels:           141  (CARRY4=83 DSP48E1=5 LUT2=4 LUT3=28 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X62Y18         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.518     3.532 r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=136, routed)         0.518     4.050    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/ap_enable_reg_pp0_iter0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.174 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__0_i_154/O
                         net (fo=4, routed)           0.584     4.758    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_result_V_read5
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_198/O
                         net (fo=87, routed)          0.521     5.403    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/grp_macply_fu_1913_y_V_read132_out
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.527 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout_i_196/O
                         net (fo=85, routed)          0.915     6.443    design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_76_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.567 f  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69/O
                         net (fo=1, routed)           0.762     7.329    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_69_n_759
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.453 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19/O
                         net (fo=1, routed)           0.679     8.131    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_19_n_759
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout__14_i_1/O
                         net (fo=5, routed)           1.077     9.332    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_1[16]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.368 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    13.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__20_n_865
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.083 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    15.085    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__21_n_865
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22/PCOUT[47]
                         net (fo=1, routed)           0.002    16.800    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__22_n_865
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.318 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23/P[1]
                         net (fo=2, routed)           1.581    19.899    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__23_n_863
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124    20.023 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2/O
                         net (fo=1, routed)           0.000    20.023    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_i_2_n_759
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry_n_759
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.535 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.535    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__0_n_759
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.649 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.649    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__1_n_759
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.871 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1_carry__2/O[0]
                         net (fo=2, routed)           1.103    21.975    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/dout__1661[45]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.299    22.274 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4/O
                         net (fo=1, routed)           0.000    22.274    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60[47]_i_4_n_759
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.824    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[47]_i_1_n_759
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.172 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_1913/mul_85s_85s_170_1_1_U56/sum_V_fu_60_reg[51]_i_1/O[1]
                         net (fo=7, routed)           0.922    24.094    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__64_2[49]
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.303    24.397 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_i_19/O
                         net (fo=1, routed)           0.304    24.701    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_14
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.825 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_2540/dout__4_i_2/O
                         net (fo=10, routed)          1.318    26.143    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4_1[15]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_P[19])
                                                      3.841    29.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout__4/P[19]
                         net (fo=3, routed)           1.022    31.006    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__10_i_4_0[19]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124    31.130 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12/O
                         net (fo=2, routed)           0.823    31.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__3_i_12_n_759
    SLICE_X20Y21         LUT5 (Prop_lut5_I1_O)        0.124    32.077 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4/O
                         net (fo=2, routed)           0.888    32.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_4_n_759
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.089 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    33.089    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___3_carry__4_i_8_n_759
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.621 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.621    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__4_n_759
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.735 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.735    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__5_n_759
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.849 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.849    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__6_n_759
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7/CO[3]
                         net (fo=1, routed)           0.000    33.963    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__7_n_759
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.202 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8/O[2]
                         net (fo=3, routed)           0.669    34.871    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__1/i___3_carry__8_n_764
    SLICE_X20Y21         LUT3 (Prop_lut3_I2_O)        0.302    35.173 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1/O
                         net (fo=1, routed)           0.939    36.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_2__1_n_759
    SLICE_X19Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.510 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__4_n_759
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.760    37.583    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___0_carry__5_n_763
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.306    37.889 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4/O
                         net (fo=1, routed)           0.504    38.393    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___142_carry__6_i_4_n_759
    SLICE_X30Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.943 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.943    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__6_n_759
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.266 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7/O[1]
                         net (fo=3, routed)           0.561    39.827    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__2/i___142_carry__7_n_765
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.306    40.133 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2/O
                         net (fo=1, routed)           0.607    40.740    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__2_n_759
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.247    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__3_n_759
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.560 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.458    42.018    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___0_carry__4_n_763
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.306    42.324 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12/O
                         net (fo=2, routed)           0.308    42.632    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__4_i_12_n_759
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.756 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4/O
                         net (fo=2, routed)           0.906    43.662    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_4_n_759
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    43.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8/O
                         net (fo=1, routed)           0.000    43.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__5_i_8_n_759
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.299 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__5_n_759
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.416    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__6_n_759
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.739 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7/O[1]
                         net (fo=3, routed)           0.316    45.055    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__3/i___144_carry__7_n_765
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.306    45.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3/O
                         net (fo=1, routed)           0.643    46.004    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__3_n_759
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.511 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.511    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__3_n_759
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.625 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.625    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__4_n_759
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.938 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5/O[3]
                         net (fo=3, routed)           0.508    47.446    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___0_carry__5_n_763
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.306    47.752 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4/O
                         net (fo=1, routed)           0.715    48.467    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__6_i_4_n_759
    SLICE_X50Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.017 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.017    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__6_n_759
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.256 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7/O[2]
                         net (fo=3, routed)           0.845    50.101    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__4/i___284_carry__7_n_764
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.301    50.402 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4/O
                         net (fo=1, routed)           0.786    51.188    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_2__4_n_759
    SLICE_X63Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    51.586 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.586    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__3_n_759
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.524    52.331    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___0_carry__4_n_766
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.299    52.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11/O
                         net (fo=2, routed)           0.588    53.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_11_n_759
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.124    53.342 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3/O
                         net (fo=2, routed)           0.591    53.933    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_3_n_759
    SLICE_X66Y38         LUT6 (Prop_lut6_I0_O)        0.124    54.057 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7/O
                         net (fo=1, routed)           0.000    54.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__4_i_7_n_759
    SLICE_X66Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.590 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    54.590    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__4_n_759
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.707 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    54.707    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__5_n_759
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.824 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.824    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__6_n_759
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.147 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7/O[1]
                         net (fo=3, routed)           0.305    55.452    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__5/i___286_carry__7_n_765
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.306    55.758 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5/O
                         net (fo=1, routed)           0.652    56.410    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_3__5_n_759
    SLICE_X67Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.917 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    56.917    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__3_n_759
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4/O[0]
                         net (fo=3, routed)           0.701    57.840    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___0_carry__4_n_766
    SLICE_X67Y33         LUT3 (Prop_lut3_I2_O)        0.299    58.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3/O
                         net (fo=1, routed)           0.760    58.899    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__4_i_3_n_759
    SLICE_X68Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.406 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.406    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__4_n_759
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.719 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5/O[3]
                         net (fo=3, routed)           0.808    60.527    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__6/i___426_carry__5_n_763
    SLICE_X68Y43         LUT3 (Prop_lut3_I2_O)        0.306    60.833 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6/O
                         net (fo=1, routed)           0.677    61.510    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_1__6_n_759
    SLICE_X65Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.895 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.895    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__1_n_759
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.117 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2/O[0]
                         net (fo=3, routed)           0.921    63.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___0_carry__2_n_766
    SLICE_X72Y39         LUT3 (Prop_lut3_I0_O)        0.299    63.337 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11/O
                         net (fo=2, routed)           0.732    64.069    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_11_n_759
    SLICE_X75Y38         LUT5 (Prop_lut5_I1_O)        0.124    64.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3/O
                         net (fo=2, routed)           0.622    64.815    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_3_n_759
    SLICE_X74Y36         LUT6 (Prop_lut6_I0_O)        0.124    64.939 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7/O
                         net (fo=1, routed)           0.000    64.939    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__2_i_7_n_759
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.489 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2/CO[3]
                         net (fo=1, routed)           0.000    65.489    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__2_n_759
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.823 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3/O[1]
                         net (fo=3, routed)           0.339    66.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__7/i___428_carry__3_n_765
    SLICE_X75Y37         LUT3 (Prop_lut3_I2_O)        0.303    66.465 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7/O
                         net (fo=1, routed)           0.825    67.290    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry_i_3__7_n_759
    SLICE_X80Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.797 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.797    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry_n_759
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.911 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__0_n_759
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.025 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.025    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__1_n_759
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.139 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    68.139    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__2_n_759
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.253 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__3_n_759
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.566 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4/O[3]
                         net (fo=3, routed)           0.628    69.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___0_carry__4_n_763
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.306    69.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0/O
                         net (fo=1, routed)           0.493    69.993    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__5_i_4__0_n_759
    SLICE_X81Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.519 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.519    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__5_n_759
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.633 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.633    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__6_n_759
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.747 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    70.747    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__7_n_759
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.969 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8/O[0]
                         net (fo=3, routed)           0.760    71.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___426_carry__8_n_766
    SLICE_X85Y45         LUT3 (Prop_lut3_I0_O)        0.299    72.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3/O
                         net (fo=1, routed)           0.527    72.555    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___568_carry__8_i_3_n_759
    SLICE_X83Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    73.062 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8/CO[3]
                         net (fo=1, routed)           0.000    73.062    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__8_n_759
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.284 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9/O[0]
                         net (fo=3, routed)           0.624    73.909    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__8/i___568_carry__9_n_766
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.299    74.208 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6/O
                         net (fo=1, routed)           0.465    74.673    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_4__6_n_759
    SLICE_X86Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    75.223 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.223    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__5_n_759
    SLICE_X86Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.340 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    75.340    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__6_n_759
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    75.663 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.376    76.039    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___0_carry__7_n_765
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.306    76.345 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0/O
                         net (fo=2, routed)           0.445    76.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_10__0_n_759
    SLICE_X87Y48         LUT5 (Prop_lut5_I1_O)        0.124    76.914 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0/O
                         net (fo=2, routed)           0.800    77.714    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___428_carry__7_i_2__0_n_759
    SLICE_X89Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    78.112 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7/CO[3]
                         net (fo=1, routed)           0.000    78.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__7_n_759
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.226 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8/CO[3]
                         net (fo=1, routed)           0.001    78.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__8_n_759
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.561 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9/O[1]
                         net (fo=3, routed)           0.664    79.225    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__9/i___428_carry__9_n_765
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.303    79.528 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7/O
                         net (fo=1, routed)           0.702    80.230    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__5_i_3__7_n_759
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.750 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.750    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__5_n_759
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.867 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    80.867    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__6_n_759
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.190 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7/O[1]
                         net (fo=3, routed)           0.663    81.853    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___0_carry__7_n_765
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.306    82.159 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1/O
                         net (fo=1, routed)           0.655    82.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___426_carry__7_i_2__1_n_759
    SLICE_X82Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    83.218 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7/CO[3]
                         net (fo=1, routed)           0.000    83.218    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__7_n_759
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.541 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8/O[1]
                         net (fo=3, routed)           0.669    84.210    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__10/i___426_carry__8_n_765
    SLICE_X82Y64         LUT3 (Prop_lut3_I2_O)        0.306    84.516 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10/O
                         net (fo=1, routed)           0.338    84.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__4_i_3__10_n_759
    SLICE_X81Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    85.361 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    85.361    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__4_n_759
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.600 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.344    85.945    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___0_carry__5_n_764
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.302    86.247 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0/O
                         net (fo=2, routed)           0.678    86.924    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_9__0_n_759
    SLICE_X82Y60         LUT5 (Prop_lut5_I1_O)        0.124    87.048 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0/O
                         net (fo=2, routed)           0.863    87.911    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_1__0_n_759
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    88.035 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    88.035    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___286_carry__5_i_5__0_n_759
    SLICE_X84Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    88.436 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5/CO[3]
                         net (fo=1, routed)           0.000    88.436    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__5_n_759
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.550 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6/CO[3]
                         net (fo=1, routed)           0.000    88.550    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__6_n_759
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.772 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7/O[0]
                         net (fo=3, routed)           0.531    89.303    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__11/i___286_carry__7_n_766
    SLICE_X88Y60         LUT3 (Prop_lut3_I2_O)        0.299    89.602 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11/O
                         net (fo=1, routed)           0.629    90.231    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__3_i_4__11_n_759
    SLICE_X89Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    90.757 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.757    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__3_n_759
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.091 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4/O[1]
                         net (fo=3, routed)           0.465    91.556    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___0_carry__4_n_765
    SLICE_X88Y60         LUT3 (Prop_lut3_I1_O)        0.303    91.859 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0/O
                         net (fo=1, routed)           0.764    92.624    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___284_carry__4_i_2__0_n_759
    SLICE_X91Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    93.022 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.022    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__4_n_759
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.244 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5/O[0]
                         net (fo=3, routed)           0.487    93.730    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__12/i___284_carry__5_n_766
    SLICE_X92Y58         LUT3 (Prop_lut3_I2_O)        0.299    94.029 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12/O
                         net (fo=1, routed)           0.695    94.724    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__1_i_4__12_n_759
    SLICE_X94Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    95.274 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    95.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__1_n_759
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.391 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    95.391    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__2_n_759
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.630 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3/O[2]
                         net (fo=3, routed)           0.665    96.295    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___0_carry__3_n_764
    SLICE_X96Y61         LUT3 (Prop_lut3_I1_O)        0.301    96.596 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0/O
                         net (fo=2, routed)           0.450    97.046    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_9__0_n_759
    SLICE_X96Y61         LUT5 (Prop_lut5_I1_O)        0.124    97.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0/O
                         net (fo=2, routed)           0.846    98.016    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___144_carry__3_i_1__0_n_759
    SLICE_X93Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    98.401 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.401    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__3_n_759
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.515 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4/CO[3]
                         net (fo=1, routed)           0.000    98.515    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__4_n_759
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.629 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.629    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__5_n_759
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    98.963 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6/O[1]
                         net (fo=3, routed)           0.634    99.597    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__13/i___144_carry__6_n_765
    SLICE_X92Y62         LUT3 (Prop_lut3_I2_O)        0.303    99.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13/O
                         net (fo=1, routed)           0.355   100.255    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___0_carry__2_i_3__13_n_759
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   100.762 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   100.762    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__2_n_759
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.984 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3/O[0]
                         net (fo=3, routed)           0.749   101.733    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___0_carry__3_n_766
    SLICE_X92Y68         LUT3 (Prop_lut3_I0_O)        0.299   102.032 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3/O
                         net (fo=1, routed)           0.770   102.802    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___94_carry__3_i_3_n_759
    SLICE_X89Y68         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   103.398 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3/O[3]
                         net (fo=3, routed)           0.611   104.009    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__14/i___94_carry__3_n_763
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.306   104.315 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1/O
                         net (fo=2, routed)           0.797   105.112    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_1_n_759
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.124   105.236 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000   105.236    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/i___2_carry_i_4_n_759
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.612 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000   105.612    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry_n_759
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   105.935 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout_inferred__15/i___2_carry__0/O[1]
                         net (fo=1, routed)           0.409   106.345    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/out[277]
    SLICE_X91Y68         LUT2 (Prop_lut2_I1_O)        0.306   106.651 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/ram_reg_4_i_9__0/O
                         net (fo=1, routed)           0.297   106.948    design_1_i/runge_kutta_45_0/inst/e_V_U/d1[167]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.640   102.819    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.115   102.934    
                         clock uncertainty           -1.500   101.434    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                     -0.737   100.697    design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                        100.697    
                         arrival time                        -106.948    
  -------------------------------------------------------------------
                         slack                                 -6.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.601%)  route 0.157ns (51.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.548     0.884    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[54]/Q
                         net (fo=1, routed)           0.157     1.188    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq_n_794
    SLICE_X48Y85         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.819     1.185    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[58]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.023     1.173    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.620     0.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y33          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X2Y33          RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.888     1.254    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y33          RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.285     0.969    
    SLICE_X2Y33          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/atol_loc_V_reg_5819_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/conv_i602_reg_5930_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.406%)  route 0.200ns (58.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.559     0.895    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X51Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/atol_loc_V_reg_5819_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/runge_kutta_45_0/inst/atol_loc_V_reg_5819_reg[21]/Q
                         net (fo=1, routed)           0.200     1.235    design_1_i/runge_kutta_45_0/inst/atol_loc_V_reg_5819[21]
    SLICE_X51Y50         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/conv_i602_reg_5930_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.821     1.187    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/conv_i602_reg_5930_reg[21]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.057     1.214    design_1_i/runge_kutta_45_0/inst/conv_i602_reg_5930_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y21  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y21  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y21  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y21  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y13  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y13  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y43  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       94.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.773ns (25.306%)  route 2.282ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.844     3.138    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.478     3.616 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.568    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.295     4.863 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.329     6.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X35Y106        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.654   102.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y106        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.247   103.080    
                         clock uncertainty           -1.500   101.580    
    SLICE_X35Y106        FDCE (Recov_fdce_C_CLR)     -0.405   101.175    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 94.982    

Slack (MET) :             94.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.773ns (25.306%)  route 2.282ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.844     3.138    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.478     3.616 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.568    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.295     4.863 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.329     6.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X35Y106        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.654   102.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y106        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.247   103.080    
                         clock uncertainty           -1.500   101.580    
    SLICE_X35Y106        FDCE (Recov_fdce_C_CLR)     -0.405   101.175    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 94.982    

Slack (MET) :             94.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.773ns (25.306%)  route 2.282ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.844     3.138    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.478     3.616 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.568    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.295     4.863 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.329     6.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X35Y106        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.654   102.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y106        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.247   103.080    
                         clock uncertainty           -1.500   101.580    
    SLICE_X35Y106        FDCE (Recov_fdce_C_CLR)     -0.405   101.175    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 94.982    

Slack (MET) :             94.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.773ns (25.306%)  route 2.282ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.844     3.138    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.478     3.616 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.568    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.295     4.863 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.329     6.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X35Y106        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.654   102.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y106        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.247   103.080    
                         clock uncertainty           -1.500   101.580    
    SLICE_X35Y106        FDCE (Recov_fdce_C_CLR)     -0.405   101.175    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 94.982    

Slack (MET) :             94.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.773ns (25.306%)  route 2.282ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.844     3.138    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.478     3.616 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.568    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.295     4.863 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.329     6.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X35Y106        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.654   102.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y106        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.247   103.080    
                         clock uncertainty           -1.500   101.580    
    SLICE_X35Y106        FDCE (Recov_fdce_C_CLR)     -0.405   101.175    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 94.982    

Slack (MET) :             95.028ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.773ns (25.306%)  route 2.282ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.844     3.138    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDPE (Prop_fdpe_C_Q)         0.478     3.616 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.568    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.295     4.863 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.329     6.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X35Y106        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.654   102.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y106        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.247   103.080    
                         clock uncertainty           -1.500   101.580    
    SLICE_X35Y106        FDPE (Recov_fdpe_C_PRE)     -0.359   101.221    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.221    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 95.028    

Slack (MET) :             95.028ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.715ns (23.518%)  route 2.325ns (76.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 102.758 - 100.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.757     3.051    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.470 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.388     4.858    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.296     5.154 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.937     6.091    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X15Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.579   102.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.267   103.025    
                         clock uncertainty           -1.500   101.525    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.405   101.120    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        101.120    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.028    

Slack (MET) :             95.028ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.715ns (23.518%)  route 2.325ns (76.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 102.758 - 100.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.757     3.051    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.470 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.388     4.858    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.296     5.154 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.937     6.091    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X15Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.579   102.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.267   103.025    
                         clock uncertainty           -1.500   101.525    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.405   101.120    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        101.120    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.028    

Slack (MET) :             95.028ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.715ns (23.518%)  route 2.325ns (76.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 102.758 - 100.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.757     3.051    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.470 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.388     4.858    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.296     5.154 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.937     6.091    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X15Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.579   102.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.267   103.025    
                         clock uncertainty           -1.500   101.525    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.405   101.120    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.120    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.028    

Slack (MET) :             95.028ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.715ns (23.518%)  route 2.325ns (76.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 102.758 - 100.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.757     3.051    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.470 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.388     4.858    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.296     5.154 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.937     6.091    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X15Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.579   102.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.267   103.025    
                         clock uncertainty           -1.500   101.525    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.405   101.120    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.120    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.835%)  route 0.247ns (54.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.638     0.974    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y104        FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.256    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.301 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129     1.430    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y104        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.910     1.276    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y104        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.286     0.990    
    SLICE_X36Y104        FDCE (Remov_fdce_C_CLR)     -0.067     0.923    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.835%)  route 0.247ns (54.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.638     0.974    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y104        FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.256    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.301 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129     1.430    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y104        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.910     1.276    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y104        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.286     0.990    
    SLICE_X36Y104        FDCE (Remov_fdce_C_CLR)     -0.067     0.923    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.835%)  route 0.247ns (54.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.638     0.974    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y104        FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.256    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.301 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129     1.430    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y104        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.910     1.276    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y104        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.286     0.990    
    SLICE_X36Y104        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.835%)  route 0.247ns (54.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.638     0.974    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y104        FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.256    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.301 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129     1.430    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y104        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.910     1.276    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y104        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.286     0.990    
    SLICE_X36Y104        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.835%)  route 0.247ns (54.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.638     0.974    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y104        FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.256    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.301 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129     1.430    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X36Y104        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.910     1.276    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y104        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.286     0.990    
    SLICE_X36Y104        FDPE (Remov_fdpe_C_PRE)     -0.071     0.919    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.647%)  route 0.270ns (56.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y43          FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.242    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.045     1.287 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.153     1.439    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.895     1.261    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.647%)  route 0.270ns (56.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y43          FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.242    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.045     1.287 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.153     1.439    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.895     1.261    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.647%)  route 0.270ns (56.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y43          FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.242    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.045     1.287 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.153     1.439    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.895     1.261    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.835%)  route 0.247ns (54.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.638     0.974    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y104        FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.256    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.301 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129     1.430    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y104        FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.910     1.276    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y104        FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.286     0.990    
    SLICE_X37Y104        FDCE (Remov_fdce_C_CLR)     -0.092     0.898    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.767%)  route 0.291ns (58.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.137     1.233    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.154     1.432    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X16Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.864     1.230    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.532    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.617ns  (logic 0.124ns (3.428%)  route 3.493ns (96.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.493     3.493    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.617 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.617    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.575     2.754    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.045ns (2.995%)  route 1.458ns (97.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.458     1.458    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.503 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.503    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.860     1.226    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.933ns  (logic 0.580ns (4.860%)  route 11.353ns (95.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         2.115     5.619    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.743 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         9.239    14.981    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y103        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.653     2.832    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.933ns  (logic 0.580ns (4.860%)  route 11.353ns (95.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         2.115     5.619    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.743 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         9.239    14.981    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y103        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.653     2.832    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y103        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.914ns  (logic 0.580ns (5.314%)  route 10.334ns (94.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         9.528    13.032    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y103        LUT1 (Prop_lut1_I0_O)        0.124    13.156 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.807    13.962    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y106        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.699     2.878    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y106        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.914ns  (logic 0.580ns (5.314%)  route 10.334ns (94.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         9.528    13.032    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y103        LUT1 (Prop_lut1_I0_O)        0.124    13.156 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.807    13.962    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y106        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.699     2.878    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y106        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.553ns  (logic 0.580ns (5.496%)  route 9.973ns (94.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         2.115     5.619    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.743 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         7.858    13.601    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X30Y109        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.697     2.876    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y109        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.553ns  (logic 0.580ns (5.496%)  route 9.973ns (94.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         2.115     5.619    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.743 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         7.858    13.601    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X30Y109        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.697     2.876    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y109        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 0.609ns (8.684%)  route 6.404ns (91.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         1.888     5.392    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.153     5.545 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         4.516    10.061    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.580     2.759    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 0.609ns (8.684%)  route 6.404ns (91.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         1.888     5.392    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.153     5.545 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         4.516    10.061    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.580     2.759    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 0.609ns (8.684%)  route 6.404ns (91.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         1.888     5.392    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.153     5.545 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         4.516    10.061    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.580     2.759    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 0.609ns (8.684%)  route 6.404ns (91.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.754     3.048    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         1.888     5.392    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.153     5.545 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         4.516    10.061    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       1.580     2.759    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.221%)  route 1.221ns (86.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.384     2.336    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y39          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.863     1.229    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y39          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.221%)  route 1.221ns (86.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.384     2.336    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y39          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.863     1.229    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y39          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.183ns (11.884%)  route 1.357ns (88.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.839     1.909    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.042     1.951 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.518     2.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y36          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.890     1.256    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y36          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.183ns (11.884%)  route 1.357ns (88.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.839     1.909    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.042     1.951 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.518     2.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y36          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.890     1.256    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y36          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.516%)  route 1.429ns (88.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.593     2.545    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.516%)  route 1.429ns (88.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.593     2.545    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.516%)  route 1.429ns (88.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.593     2.545    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.516%)  route 1.429ns (88.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.593     2.545    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.516%)  route 1.429ns (88.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.593     2.545    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.516%)  route 1.429ns (88.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.594     0.929    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=126, routed)         0.837     1.907    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.952 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.593     2.545    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28617, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





